Analysis & Synthesis report for sdram_instrCacheEnabled_dataCacheEnabled
Mon Apr 11 12:19:42 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|m_next
 12. State Machine - |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|m_state
 13. State Machine - |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|i_next
 14. State Machine - |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|i_state
 15. State Machine - |DE1_SoC_top_level|system:u0|dma_calculator:accelerator_0|state
 16. State Machine - |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Registers Packed Into Inferred Megafunctions
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 25. Source assignments for system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 26. Source assignments for system:u0|system_sdram_controller_0:sdram_controller_0
 27. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux
 28. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 29. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 30. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux
 31. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux_001
 32. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux_002
 33. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 34. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_004:rsp_demux_004
 35. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux_005
 36. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux_006
 37. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux_007
 38. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux_008
 39. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 40. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 41. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 42. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 43. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 44. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 45. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 46. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 47. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 48. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 49. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 50. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 51. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 52. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 53. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 54. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 55. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 56. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 57. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 58. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 59. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 60. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 61. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 62. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 63. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 64. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 65. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 66. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 67. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 68. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 69. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 70. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 71. Source assignments for system:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 72. Source assignments for system:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 73. Source assignments for system:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 74. Source assignments for system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 75. Source assignments for system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 76. Source assignments for system:u0|altera_reset_controller:rst_controller_001
 77. Source assignments for system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 78. Source assignments for system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 79. Source assignments for system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
 80. Source assignments for system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1
 81. Source assignments for sld_signaltap:auto_signaltap_0
 82. Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated
 83. Parameter Settings for User Entity Instance: system:u0|ParallelPort:custom_pio_0
 84. Parameter Settings for User Entity Instance: system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo
 85. Parameter Settings for User Entity Instance: system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo
 86. Parameter Settings for User Entity Instance: system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i
 87. Parameter Settings for User Entity Instance: system:u0|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator
 88. Parameter Settings for User Entity Instance: system:u0|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_comb_slave_translator0
 89. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 90. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 91. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:accelerator_0_master_translator
 92. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
 93. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator
 94. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator
 95. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 96. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator
 97. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator
 98. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_0_s1_translator
 99. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:high_res_timer_0_s1_translator
100. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerator_0_slave_translator
101. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
102. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
103. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:accelerator_0_master_agent
104. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
105. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
106. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
107. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo
108. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_pio_0_avalon_slave_0_agent
109. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_pio_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
110. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo
111. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo
112. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent
113. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
114. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo
115. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rdata_fifo
116. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
117. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
118. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
119. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo
120. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent
121. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
122. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo
123. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo
124. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent
125. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
126. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo
127. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo
128. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_0_s1_agent
129. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
130. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo
131. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo
132. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:high_res_timer_0_s1_agent
133. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:high_res_timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
134. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo
135. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo
136. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerator_0_slave_agent
137. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerator_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor
138. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo
139. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo
140. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode
141. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode
142. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002|system_mm_interconnect_0_router_002_default_decode:the_default_decode
143. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_003|system_mm_interconnect_0_router_003_default_decode:the_default_decode
144. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_004|system_mm_interconnect_0_router_003_default_decode:the_default_decode
145. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_005|system_mm_interconnect_0_router_003_default_decode:the_default_decode
146. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_006:router_006|system_mm_interconnect_0_router_006_default_decode:the_default_decode
147. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_007:router_007|system_mm_interconnect_0_router_007_default_decode:the_default_decode
148. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_008|system_mm_interconnect_0_router_003_default_decode:the_default_decode
149. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_009|system_mm_interconnect_0_router_003_default_decode:the_default_decode
150. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_010|system_mm_interconnect_0_router_003_default_decode:the_default_decode
151. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_011|system_mm_interconnect_0_router_003_default_decode:the_default_decode
152. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter
153. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter
154. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter
155. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
156. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb
157. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
158. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb
159. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
160. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
161. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
162. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
163. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
164. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter
165. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
166. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter
167. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
168. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
169. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
170. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
171. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
172. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
173. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
174. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
175. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
176. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
177. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
178. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
179. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
180. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
181. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
182. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
183. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004
184. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer
185. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
186. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
187. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005
188. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer
189. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
190. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
191. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006
192. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer
193. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
194. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
195. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007
196. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer
197. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
198. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
199. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008
200. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer
201. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
202. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
203. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009
204. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer
205. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
206. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
207. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010
208. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer
209. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
210. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
211. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011
212. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer
213. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
214. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
215. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012
216. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer
217. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
218. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
219. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013
220. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer
221. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
222. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
223. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014
224. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer
225. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
226. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
227. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015
228. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer
229. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
230. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
231. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
232. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
233. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
234. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
235. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004
236. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
237. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
238. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
239. Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
240. Parameter Settings for User Entity Instance: system:u0|altera_irq_clock_crosser:irq_synchronizer
241. Parameter Settings for User Entity Instance: system:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync
242. Parameter Settings for User Entity Instance: system:u0|altera_irq_clock_crosser:irq_synchronizer_001
243. Parameter Settings for User Entity Instance: system:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync
244. Parameter Settings for User Entity Instance: system:u0|altera_irq_clock_crosser:irq_synchronizer_002
245. Parameter Settings for User Entity Instance: system:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync
246. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller
247. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
248. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
249. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_001
250. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
251. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
252. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_002
253. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_003
254. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
255. Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1
256. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
257. Parameter Settings for Inferred Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0
258. scfifo Parameter Settings by Entity Instance
259. altsyncram Parameter Settings by Entity Instance
260. Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller_003"
261. Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller_002"
262. Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
263. Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller_001"
264. Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
265. Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller"
266. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015"
267. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014"
268. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013"
269. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012"
270. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011"
271. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010"
272. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009"
273. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008"
274. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007"
275. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006"
276. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005"
277. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004"
278. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
279. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
280. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
281. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
282. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter"
283. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
284. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter"
285. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
286. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
287. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
288. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
289. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_007:router_007|system_mm_interconnect_0_router_007_default_decode:the_default_decode"
290. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_006:router_006|system_mm_interconnect_0_router_006_default_decode:the_default_decode"
291. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_003|system_mm_interconnect_0_router_003_default_decode:the_default_decode"
292. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002|system_mm_interconnect_0_router_002_default_decode:the_default_decode"
293. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode"
294. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode"
295. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo"
296. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo"
297. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerator_0_slave_agent"
298. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo"
299. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo"
300. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:high_res_timer_0_s1_agent"
301. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo"
302. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo"
303. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_0_s1_agent"
304. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo"
305. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo"
306. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent"
307. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo"
308. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo"
309. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent"
310. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo"
311. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
312. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
313. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rdata_fifo"
314. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo"
315. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent"
316. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo"
317. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo"
318. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_pio_0_avalon_slave_0_agent"
319. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo"
320. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
321. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
322. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:accelerator_0_master_agent"
323. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
324. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
325. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerator_0_slave_translator"
326. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:high_res_timer_0_s1_translator"
327. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_0_s1_translator"
328. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator"
329. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator"
330. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
331. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator"
332. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator"
333. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
334. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:accelerator_0_master_translator"
335. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
336. Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
337. Port Connectivity Checks: "system:u0|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_comb_slave_translator0"
338. Port Connectivity Checks: "system:u0|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator"
339. Port Connectivity Checks: "system:u0|system_sdram_controller_0:sdram_controller_0|system_sdram_controller_0_input_efifo_module:the_system_sdram_controller_0_input_efifo_module"
340. Port Connectivity Checks: "system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i"
341. Port Connectivity Checks: "system:u0|system_pll_0:pll_0"
342. Port Connectivity Checks: "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu"
343. Port Connectivity Checks: "system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic"
344. Port Connectivity Checks: "system:u0|system_jtag_uart_0:jtag_uart_0"
345. Port Connectivity Checks: "system:u0"
346. Signal Tap Logic Analyzer Settings
347. Post-Synthesis Netlist Statistics for Top Partition
348. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
349. Elapsed Time Per Partition
350. Connections to In-System Debugging Instance "auto_signaltap_0"
351. Analysis & Synthesis Messages
352. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Apr 11 12:19:42 2022       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; sdram_instrCacheEnabled_dataCacheEnabled    ;
; Top-level Entity Name           ; DE1_SoC_top_level                           ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 5790                                        ;
; Total pins                      ; 126                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 96,320                                      ;
; Total DSP Blocks                ; 3                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                                   ;
+---------------------------------------------------------------------------------+--------------------+------------------------------------------+
; Option                                                                          ; Setting            ; Default Value                            ;
+---------------------------------------------------------------------------------+--------------------+------------------------------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                                          ;
; Top-level entity name                                                           ; DE1_SoC_top_level  ; sdram_instrCacheEnabled_dataCacheEnabled ;
; Family name                                                                     ; Cyclone V          ; Cyclone V                                ;
; Use smart compilation                                                           ; Off                ; Off                                      ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                                       ;
; Enable compact report table                                                     ; Off                ; Off                                      ;
; Restructure Multiplexers                                                        ; Auto               ; Auto                                     ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                                      ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                                      ;
; Preserve fewer node names                                                       ; On                 ; On                                       ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable                                   ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001                             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993                                ;
; State Machine Processing                                                        ; Auto               ; Auto                                     ;
; Safe State Machine                                                              ; Off                ; Off                                      ;
; Extract Verilog State Machines                                                  ; On                 ; On                                       ;
; Extract VHDL State Machines                                                     ; On                 ; On                                       ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                                      ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000                                     ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                                      ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                                       ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                                       ;
; Parallel Synthesis                                                              ; On                 ; On                                       ;
; DSP Block Balancing                                                             ; Auto               ; Auto                                     ;
; NOT Gate Push-Back                                                              ; On                 ; On                                       ;
; Power-Up Don't Care                                                             ; On                 ; On                                       ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                                      ;
; Remove Duplicate Registers                                                      ; On                 ; On                                       ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                                      ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                                      ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                                      ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                                      ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                                      ;
; Ignore SOFT Buffers                                                             ; On                 ; On                                       ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                                      ;
; Optimization Technique                                                          ; Balanced           ; Balanced                                 ;
; Carry Chain Length                                                              ; 70                 ; 70                                       ;
; Auto Carry Chains                                                               ; On                 ; On                                       ;
; Auto Open-Drain Pins                                                            ; On                 ; On                                       ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                                      ;
; Auto ROM Replacement                                                            ; On                 ; On                                       ;
; Auto RAM Replacement                                                            ; On                 ; On                                       ;
; Auto DSP Block Replacement                                                      ; On                 ; On                                       ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto                                     ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto                                     ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                                       ;
; Strict RAM Replacement                                                          ; Off                ; Off                                      ;
; Allow Synchronous Control Signals                                               ; On                 ; On                                       ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                                      ;
; Auto Resource Sharing                                                           ; Off                ; Off                                      ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                                      ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                                      ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                                      ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                                       ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                                      ;
; Timing-Driven Synthesis                                                         ; On                 ; On                                       ;
; Report Parameter Settings                                                       ; On                 ; On                                       ;
; Report Source Assignments                                                       ; On                 ; On                                       ;
; Report Connectivity Checks                                                      ; On                 ; On                                       ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                                      ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                                        ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation                       ;
; HDL message level                                                               ; Level2             ; Level2                                   ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                                      ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000                                     ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000                                     ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                                      ;
; Clock MUX Protection                                                            ; On                 ; On                                       ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                                      ;
; Block Design Naming                                                             ; Auto               ; Auto                                     ;
; SDC constraint protection                                                       ; Off                ; Off                                      ;
; Synthesis Effort                                                                ; Auto               ; Auto                                     ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                                       ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                                      ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium                                   ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto                                     ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                                       ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                                       ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                                      ;
+---------------------------------------------------------------------------------+--------------------+------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                                                                                          ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                                              ; Library     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../hdl/DE1_SoC_top_level.vhd                                                                                                                                                                              ; yes             ; User VHDL File                               ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd                                                                         ;             ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/parallelport.vhd                                                  ; yes             ; Auto-Found VHDL File                         ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/parallelport.vhd                                                  ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_avalon_sc_fifo.v                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_avalon_sc_fifo.v                                           ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_clock_crosser.v                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_clock_crosser.v                                  ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v                        ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_customins_master_translator.v                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_customins_master_translator.v                              ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_customins_slave_translator.sv                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_customins_slave_translator.sv                              ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_irq_clock_crosser.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_irq_clock_crosser.sv                                       ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv                                       ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter.sv                                    ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv                             ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv                               ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_master_agent.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_master_agent.sv                                     ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_master_translator.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_master_translator.sv                                ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv                                      ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_slave_translator.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_slave_translator.sv                                 ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv                                  ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_width_adapter.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_merlin_width_adapter.sv                                    ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_reset_controller.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_reset_controller.v                                         ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_reset_synchronizer.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_reset_synchronizer.v                                       ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_std_synchronizer_nocut.v                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/altera_std_synchronizer_nocut.v                                   ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/custom_function.vhd                                               ; yes             ; Auto-Found VHDL File                         ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/custom_function.vhd                                               ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/dma_calculator.vhd                                                ; yes             ; Auto-Found VHDL File                         ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/dma_calculator.vhd                                                ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_high_res_timer_0.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_high_res_timer_0.v                                         ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_irq_mapper.sv                                              ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v                                              ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v                                        ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v                      ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004.v                  ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv                             ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv                         ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_002.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_002.sv                         ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv                               ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_003.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_003.sv                           ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_004.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_004.sv                           ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv                                ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv                            ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv                            ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv                            ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv                            ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_007.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_007.sv                            ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_003.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_003.sv                         ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_004.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_004.sv                         ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv                               ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv                           ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_002.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_002.sv                           ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0.v                                             ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v                                         ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v                         ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v                               ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v                               ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_test_bench.v                              ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_custom_instruction_master_comb_xconnect.sv    ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_custom_instruction_master_comb_xconnect.sv    ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_performance_counter_0.v                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_performance_counter_0.v                                    ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_pio_0.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_pio_0.v                                                    ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_pll_0.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_pll_0.v                                                    ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_sdram_controller_0.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_sdram_controller_0.v                                       ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_sys_timer_0.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/submodules/system_sys_timer_0.v                                              ; system      ;
; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/system.v                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/quartus/db/ip/system/system.v                                                                     ; system      ;
; scfifo.tdf                                                                                                                                                                                                ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf                                                                                                                               ;             ;
; a_regfifo.inc                                                                                                                                                                                             ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                                            ;             ;
; a_dpfifo.inc                                                                                                                                                                                              ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                                             ;             ;
; a_i2fifo.inc                                                                                                                                                                                              ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                                             ;             ;
; a_fffifo.inc                                                                                                                                                                                              ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                                             ;             ;
; a_f2fifo.inc                                                                                                                                                                                              ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                                             ;             ;
; aglobal181.inc                                                                                                                                                                                            ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/aglobal181.inc                                                                                                                           ;             ;
; db/scfifo_3291.tdf                                                                                                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/scfifo_3291.tdf                                                                        ;             ;
; db/a_dpfifo_5771.tdf                                                                                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/a_dpfifo_5771.tdf                                                                      ;             ;
; db/a_fefifo_7cf.tdf                                                                                                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/a_fefifo_7cf.tdf                                                                       ;             ;
; db/cntr_vg7.tdf                                                                                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_vg7.tdf                                                                           ;             ;
; db/altsyncram_7pu1.tdf                                                                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_7pu1.tdf                                                                    ;             ;
; db/cntr_jgb.tdf                                                                                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_jgb.tdf                                                                           ;             ;
; alt_jtag_atlantic.v                                                                                                                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                                                                                             ; yes             ; Encrypted Megafunction                       ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                        ;             ;
; altsyncram.tdf                                                                                                                                                                                            ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                           ;             ;
; stratix_ram_block.inc                                                                                                                                                                                     ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                    ;             ;
; lpm_mux.inc                                                                                                                                                                                               ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                              ;             ;
; lpm_decode.inc                                                                                                                                                                                            ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                           ;             ;
; a_rdenreg.inc                                                                                                                                                                                             ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                            ;             ;
; altrom.inc                                                                                                                                                                                                ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altrom.inc                                                                                                                               ;             ;
; altram.inc                                                                                                                                                                                                ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altram.inc                                                                                                                               ;             ;
; altdpram.inc                                                                                                                                                                                              ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altdpram.inc                                                                                                                             ;             ;
; db/altsyncram_spj1.tdf                                                                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_spj1.tdf                                                                    ;             ;
; db/altsyncram_rgj1.tdf                                                                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_rgj1.tdf                                                                    ;             ;
; db/altsyncram_pdj1.tdf                                                                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_pdj1.tdf                                                                    ;             ;
; db/altsyncram_voi1.tdf                                                                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_voi1.tdf                                                                    ;             ;
; altera_mult_add.tdf                                                                                                                                                                                       ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                                                                      ;             ;
; db/altera_mult_add_37p2.v                                                                                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altera_mult_add_37p2.v                                                                 ;             ;
; altera_mult_add_rtl.v                                                                                                                                                                                     ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                                                                    ;             ;
; db/altsyncram_lpi1.tdf                                                                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_lpi1.tdf                                                                    ;             ;
; db/altsyncram_4kl1.tdf                                                                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_4kl1.tdf                                                                    ;             ;
; db/altsyncram_baj1.tdf                                                                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_baj1.tdf                                                                    ;             ;
; altera_std_synchronizer.v                                                                                                                                                                                 ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                                                ;             ;
; db/altsyncram_qid1.tdf                                                                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_qid1.tdf                                                                    ;             ;
; sld_virtual_jtag_basic.v                                                                                                                                                                                  ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                                                 ;             ;
; altera_pll.v                                                                                                                                                                                              ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_pll.v                                                                                                                             ;             ;
; altera_std_synchronizer_bundle.v                                                                                                                                                                          ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v                                                                                                         ;             ;
; pzdyqx.vhd                                                                                                                                                                                                ; yes             ; Encrypted Megafunction                       ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                                                               ;             ;
; sld_signaltap.vhd                                                                                                                                                                                         ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                                        ;             ;
; sld_signaltap_impl.vhd                                                                                                                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                                                   ;             ;
; sld_ela_control.vhd                                                                                                                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                                      ;             ;
; lpm_shiftreg.tdf                                                                                                                                                                                          ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                                         ;             ;
; lpm_constant.inc                                                                                                                                                                                          ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                                         ;             ;
; dffeea.inc                                                                                                                                                                                                ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/dffeea.inc                                                                                                                               ;             ;
; sld_mbpmg.vhd                                                                                                                                                                                             ; yes             ; Encrypted Megafunction                       ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                                            ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                                                                                                                              ; yes             ; Encrypted Megafunction                       ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                                             ;             ;
; sld_buffer_manager.vhd                                                                                                                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                                                   ;             ;
; db/altsyncram_gb84.tdf                                                                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_gb84.tdf                                                                    ;             ;
; altdpram.tdf                                                                                                                                                                                              ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altdpram.tdf                                                                                                                             ;             ;
; memmodes.inc                                                                                                                                                                                              ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                                           ;             ;
; a_hdffe.inc                                                                                                                                                                                               ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                                              ;             ;
; alt_le_rden_reg.inc                                                                                                                                                                                       ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                                      ;             ;
; altsyncram.inc                                                                                                                                                                                            ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.inc                                                                                                                           ;             ;
; lpm_mux.tdf                                                                                                                                                                                               ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                                              ;             ;
; muxlut.inc                                                                                                                                                                                                ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/muxlut.inc                                                                                                                               ;             ;
; bypassff.inc                                                                                                                                                                                              ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/bypassff.inc                                                                                                                             ;             ;
; altshift.inc                                                                                                                                                                                              ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altshift.inc                                                                                                                             ;             ;
; db/mux_ilc.tdf                                                                                                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/mux_ilc.tdf                                                                            ;             ;
; lpm_decode.tdf                                                                                                                                                                                            ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                                           ;             ;
; declut.inc                                                                                                                                                                                                ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/declut.inc                                                                                                                               ;             ;
; lpm_compare.inc                                                                                                                                                                                           ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                                          ;             ;
; db/decode_vnf.tdf                                                                                                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/decode_vnf.tdf                                                                         ;             ;
; lpm_counter.tdf                                                                                                                                                                                           ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                                          ;             ;
; lpm_add_sub.inc                                                                                                                                                                                           ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                                          ;             ;
; cmpconst.inc                                                                                                                                                                                              ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/cmpconst.inc                                                                                                                             ;             ;
; lpm_counter.inc                                                                                                                                                                                           ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                                          ;             ;
; alt_counter_stratix.inc                                                                                                                                                                                   ; yes             ; Megafunction                                 ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                                                  ;             ;
; db/cntr_29i.tdf                                                                                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_29i.tdf                                                                           ;             ;
; db/cmpr_e9c.tdf                                                                                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cmpr_e9c.tdf                                                                           ;             ;
; db/cntr_3vi.tdf                                                                                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_3vi.tdf                                                                           ;             ;
; db/cntr_59i.tdf                                                                                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_59i.tdf                                                                           ;             ;
; db/cmpr_d9c.tdf                                                                                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cmpr_d9c.tdf                                                                           ;             ;
; db/cntr_kri.tdf                                                                                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_kri.tdf                                                                           ;             ;
; db/cmpr_99c.tdf                                                                                                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cmpr_99c.tdf                                                                           ;             ;
; sld_rom_sr.vhd                                                                                                                                                                                            ; yes             ; Encrypted Megafunction                       ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                           ;             ;
; sld_hub.vhd                                                                                                                                                                                               ; yes             ; Encrypted Megafunction                       ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                              ; altera_sld  ;
; db/ip/sld08b1c883/alt_sld_fab.v                                                                                                                                                                           ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sld08b1c883/alt_sld_fab.v                                                           ; alt_sld_fab ;
; db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab.v                                                                                                                                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                                                                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_ident.sv                             ; alt_sld_fab ;
; db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                                                                                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                          ; alt_sld_fab ;
; db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                                                                                        ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                        ; alt_sld_fab ;
; db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                                                                                          ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                          ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                                                                                          ; yes             ; Encrypted Megafunction                       ; c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                         ;             ;
; db/altsyncram_40n1.tdf                                                                                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_40n1.tdf                                                                    ;             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------+
; Resource                                    ; Usage                                                               ;
+---------------------------------------------+---------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 3459                                                                ;
;                                             ;                                                                     ;
; Combinational ALUT usage for logic          ; 4128                                                                ;
;     -- 7 input functions                    ; 47                                                                  ;
;     -- 6 input functions                    ; 1022                                                                ;
;     -- 5 input functions                    ; 742                                                                 ;
;     -- 4 input functions                    ; 578                                                                 ;
;     -- <=3 input functions                  ; 1739                                                                ;
;                                             ;                                                                     ;
; Dedicated logic registers                   ; 5790                                                                ;
;                                             ;                                                                     ;
; I/O pins                                    ; 126                                                                 ;
; Total MLAB memory bits                      ; 0                                                                   ;
; Total block memory bits                     ; 96320                                                               ;
;                                             ;                                                                     ;
; Total DSP Blocks                            ; 3                                                                   ;
;                                             ;                                                                     ;
; Total PLLs                                  ; 3                                                                   ;
;     -- PLLs                                 ; 3                                                                   ;
;                                             ;                                                                     ;
; Maximum fan-out node                        ; system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[2] ;
; Maximum fan-out                             ; 2659                                                                ;
; Total fan-out                               ; 44394                                                               ;
; Average fan-out                             ; 4.19                                                                ;
+---------------------------------------------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                          ; Entity Name                                    ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; |DE1_SoC_top_level                                                                                                                      ; 4128 (1)            ; 5790 (0)                  ; 96320             ; 3          ; 126  ; 0            ; |DE1_SoC_top_level                                                                                                                                                                                                                                                                                                                                                                                           ; DE1_SoC_top_level                              ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 94 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx                                         ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 94 (12)             ; 72 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                ; pzdyqx_impl                                    ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 49 (24)             ; 28 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                  ; GHVD5181                                       ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 25 (25)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                ; LQYT7093                                       ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 1 (1)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                              ; KIFI3548                                       ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                              ; LQYT7093                                       ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                              ; PUDL0439                                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 148 (1)             ; 119 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                          ; sld_hub                                        ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 147 (0)             ; 119 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                          ; alt_sld_fab_with_jtag_input                    ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 147 (0)             ; 119 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                       ; alt_sld_fab                                    ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 147 (1)             ; 119 (8)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                   ; alt_sld_fab_alt_sld_fab                        ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 146 (0)             ; 111 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                       ; alt_sld_fab_alt_sld_fab_sldfabric              ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 146 (108)           ; 111 (82)                  ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                          ; sld_jtag_hub                                   ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                  ; sld_rom_sr                                     ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                ; sld_shadow_jsm                                 ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 295 (2)             ; 1032 (120)                ; 30720             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                            ; sld_signaltap                                  ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 293 (0)             ; 912 (0)                   ; 30720             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                      ; sld_signaltap_impl                             ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 293 (67)            ; 912 (318)                 ; 30720             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                               ; sld_signaltap_implb                            ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 58 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                ; altdpram                                       ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                            ; lpm_decode                                     ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                                  ; decode_vnf                                     ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 30720             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                               ; altsyncram                                     ; work         ;
;                |altsyncram_gb84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 30720             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gb84:auto_generated                                                                                                                                                                                                ; altsyncram_gb84                                ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                ; lpm_shiftreg                                   ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                  ; lpm_shiftreg                                   ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                       ; serial_crc_16                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 69 (69)             ; 54 (54)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                    ; sld_buffer_manager                             ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 74 (1)              ; 316 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                   ; sld_ela_control                                ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                           ; lpm_shiftreg                                   ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 60 (0)              ; 300 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                            ; sld_ela_basic_multi_level_trigger              ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 180 (180)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                                 ; lpm_shiftreg                                   ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 60 (0)              ; 120 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                                             ; sld_mbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                       ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                                       ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                                       ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                                       ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                                       ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                                                      ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                                       ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                                       ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                                       ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                                       ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                                       ; sld_sbpmg                                      ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 13 (13)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                     ; sld_ela_trigger_flow_mgr                       ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                             ; lpm_shiftreg                                   ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 40 (11)             ; 119 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                              ; sld_offload_buffer_mgr                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                    ; lpm_counter                                    ; work         ;
;                   |cntr_29i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_29i:auto_generated                                                                                                            ; cntr_29i                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 9 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                             ; lpm_counter                                    ; work         ;
;                   |cntr_3vi:auto_generated|                                                                                             ; 9 (9)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_3vi:auto_generated                                                                                                                                     ; cntr_3vi                                       ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                   ; lpm_counter                                    ; work         ;
;                   |cntr_59i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_59i:auto_generated                                                                                                                           ; cntr_59i                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                      ; lpm_counter                                    ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                              ; cntr_kri                                       ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                             ; lpm_shiftreg                                   ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                              ; lpm_shiftreg                                   ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                           ; lpm_shiftreg                                   ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                         ; sld_rom_sr                                     ; work         ;
;    |system:u0|                                                                                                                          ; 3590 (0)            ; 4567 (0)                  ; 65600             ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0                                                                                                                                                                                                                                                                                                                                                                                 ; system                                         ; system       ;
;       |ParallelPort:custom_pio_0|                                                                                                       ; 40 (40)             ; 57 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|ParallelPort:custom_pio_0                                                                                                                                                                                                                                                                                                                                                       ; ParallelPort                                   ; system       ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                                                                   ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                                                                   ; altera_irq_clock_crosser                       ; system       ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                               ; altera_std_synchronizer_bundle                 ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                             ; altera_std_synchronizer                        ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_002|                                                                                   ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_irq_clock_crosser:irq_synchronizer_002                                                                                                                                                                                                                                                                                                                                   ; altera_irq_clock_crosser                       ; system       ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                               ; altera_std_synchronizer_bundle                 ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                             ; altera_std_synchronizer                        ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                                                       ; altera_irq_clock_crosser                       ; system       ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                   ; altera_std_synchronizer_bundle                 ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                 ; altera_std_synchronizer                        ; work         ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                        ; system       ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                      ; system       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                      ; system       ;
;       |altera_reset_controller:rst_controller_003|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                        ; system       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                      ; system       ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                        ; system       ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                      ; system       ;
;       |dma_calculator:accelerator_0|                                                                                                    ; 142 (142)           ; 293 (293)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|dma_calculator:accelerator_0                                                                                                                                                                                                                                                                                                                                                    ; dma_calculator                                 ; system       ;
;       |system_high_res_timer_0:high_res_timer_0|                                                                                        ; 89 (89)             ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_high_res_timer_0:high_res_timer_0                                                                                                                                                                                                                                                                                                                                        ; system_high_res_timer_0                        ; system       ;
;       |system_jtag_uart_0:jtag_uart_0|                                                                                                  ; 115 (34)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                  ; system_jtag_uart_0                             ; system       ;
;          |alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|                                                                       ; 33 (33)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                           ; alt_jtag_atlantic                              ; work         ;
;          |system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|                                                                  ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                      ; system_jtag_uart_0_scfifo_r                    ; system       ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                         ; scfifo                                         ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                              ; scfifo_3291                                    ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                         ; a_dpfifo_5771                                  ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                 ; a_fefifo_7cf                                   ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                            ; cntr_vg7                                       ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                 ; altsyncram_7pu1                                ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                   ; cntr_jgb                                       ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                         ; cntr_jgb                                       ; work         ;
;          |system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|                                                                  ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                      ; system_jtag_uart_0_scfifo_w                    ; system       ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                         ; scfifo                                         ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                              ; scfifo_3291                                    ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                         ; a_dpfifo_5771                                  ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                 ; a_fefifo_7cf                                   ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                            ; cntr_vg7                                       ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                 ; altsyncram_7pu1                                ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                   ; cntr_jgb                                       ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                         ; cntr_jgb                                       ; work         ;
;       |system_mm_interconnect_0:mm_interconnect_0|                                                                                      ; 751 (0)             ; 1449 (0)                  ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                      ; system_mm_interconnect_0                       ; system       ;
;          |altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|                                                                   ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|                                                             ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|                                                                   ; 21 (21)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo|                                                                     ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|                                                          ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 8 (8)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rdata_fifo|                                                   ; 37 (37)             ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rdata_fifo                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|                                                     ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|                                                                              ; 12 (12)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|                                                                                ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|                                                                 ; 15 (15)             ; 26 (26)                   ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                          ; system       ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                    ; altsyncram                                     ; work         ;
;                |altsyncram_40n1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                                                     ; altsyncram_40n1                                ; work         ;
;          |altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|                                                                   ; 40 (40)             ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|                                                                        ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo|                                                                          ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                          ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 6 (0)               ; 142 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser       ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6 (6)               ; 142 (138)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                 ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 4 (0)               ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser       ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 26 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                 ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 4 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser       ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 22 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                 ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                         ; 4 (0)               ; 52 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser       ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 52 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                 ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                         ; 4 (0)               ; 84 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser       ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 84 (80)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                 ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                                         ; 5 (0)               ; 74 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser       ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 74 (70)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                 ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                                         ; 4 (0)               ; 140 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser       ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 140 (136)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                 ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_008|                                                                         ; 4 (0)               ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser       ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 72 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                 ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_009|                                                                         ; 5 (0)               ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser       ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)               ; 72 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                 ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_010|                                                                         ; 4 (0)               ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser       ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 72 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                 ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_011|                                                                         ; 3 (0)               ; 70 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser       ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 70 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                 ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_012|                                                                         ; 3 (0)               ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser       ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 16 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                 ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_013|                                                                         ; 2 (0)               ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser       ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 2 (2)               ; 12 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                 ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_014|                                                                         ; 4 (0)               ; 40 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser       ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 40 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                 ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_015|                                                                         ; 2 (0)               ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser       ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 2 (2)               ; 10 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                 ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                   ; altera_std_synchronizer_nocut                  ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 3 (0)               ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                     ; altera_avalon_st_handshake_clock_crosser       ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 24 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                            ; altera_avalon_st_clock_crosser                 ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                       ; altera_std_synchronizer_nocut                  ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                       ; altera_std_synchronizer_nocut                  ; system       ;
;          |altera_merlin_master_agent:accelerator_0_master_agent|                                                                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:accelerator_0_master_agent                                                                                                                                                                                                                                                                                ; altera_merlin_master_agent                     ; system       ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                            ; altera_merlin_master_agent                     ; system       ;
;          |altera_merlin_master_translator:accelerator_0_master_translator|                                                              ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:accelerator_0_master_translator                                                                                                                                                                                                                                                                      ; altera_merlin_master_translator                ; system       ;
;          |altera_merlin_slave_agent:accelerator_0_slave_agent|                                                                          ; 2 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerator_0_slave_agent                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                      ; system       ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerator_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                    ; altera_merlin_burst_uncompressor               ; system       ;
;          |altera_merlin_slave_agent:high_res_timer_0_s1_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:high_res_timer_0_s1_agent                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                      ; system       ;
;          |altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|                                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                      ; system       ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                      ; system       ;
;          |altera_merlin_slave_agent:performance_counter_0_control_slave_agent|                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                      ; system       ;
;          |altera_merlin_slave_agent:pio_0_s1_agent|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                      ; system       ;
;          |altera_merlin_slave_agent:sdram_controller_0_s1_agent|                                                                        ; 20 (12)             ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                      ; system       ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8 (8)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                  ; altera_merlin_burst_uncompressor               ; system       ;
;          |altera_merlin_slave_translator:accelerator_0_slave_translator|                                                                ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerator_0_slave_translator                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                 ; system       ;
;          |altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator|                                                        ; 8 (8)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                 ; system       ;
;          |altera_merlin_slave_translator:high_res_timer_0_s1_translator|                                                                ; 4 (4)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:high_res_timer_0_s1_translator                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                 ; system       ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 3 (3)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                 ; system       ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                 ; system       ;
;          |altera_merlin_slave_translator:performance_counter_0_control_slave_translator|                                                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                 ; system       ;
;          |altera_merlin_slave_translator:pio_0_s1_translator|                                                                           ; 5 (5)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                 ; system       ;
;          |altera_merlin_slave_translator:sys_timer_0_s1_translator|                                                                     ; 4 (4)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_0_s1_translator                                                                                                                                                                                                                                                                             ; altera_merlin_slave_translator                 ; system       ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|                                                               ; 15 (15)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                                       ; altera_merlin_traffic_limiter                  ; system       ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|                                                        ; 11 (11)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                                                ; altera_merlin_traffic_limiter                  ; system       ;
;          |altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|                                                          ; 48 (48)             ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter                                                                                                                                                                                                                                                                  ; altera_merlin_width_adapter                    ; system       ;
;          |altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|                                                          ; 54 (54)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter                                                                                                                                                                                                                                                                  ; altera_merlin_width_adapter                    ; system       ;
;          |system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                 ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                         ; system_mm_interconnect_0_cmd_demux             ; system       ;
;          |system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                         ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                 ; system_mm_interconnect_0_cmd_demux_001         ; system       ;
;          |system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                             ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                                                                     ; system_mm_interconnect_0_cmd_mux_003           ; system       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                       ; system       ;
;          |system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|                                                                             ; 63 (56)             ; 7 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                                                                     ; system_mm_interconnect_0_cmd_mux_004           ; system       ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                       ; system       ;
;          |system_mm_interconnect_0_router:router|                                                                                       ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                               ; system_mm_interconnect_0_router                ; system       ;
;          |system_mm_interconnect_0_router_001:router_001|                                                                               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                       ; system_mm_interconnect_0_router_001            ; system       ;
;          |system_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                                         ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                                                                 ; system_mm_interconnect_0_rsp_demux_003         ; system       ;
;          |system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                     ; 106 (106)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                             ; system_mm_interconnect_0_rsp_mux               ; system       ;
;          |system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                             ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                     ; system_mm_interconnect_0_rsp_mux_001           ; system       ;
;       |system_nios2_gen2_0:nios2_gen2_0|                                                                                                ; 1529 (1)            ; 1791 (39)                 ; 64448             ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                ; system_nios2_gen2_0                            ; system       ;
;          |system_nios2_gen2_0_cpu:cpu|                                                                                                  ; 1528 (1353)         ; 1752 (1415)               ; 64448             ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                    ; system_nios2_gen2_0_cpu                        ; system       ;
;             |system_nios2_gen2_0_cpu_bht_module:system_nios2_gen2_0_cpu_bht|                                                            ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_bht_module:system_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                                     ; system_nios2_gen2_0_cpu_bht_module             ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_bht_module:system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                           ; altsyncram                                     ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_bht_module:system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                            ; altsyncram_pdj1                                ; work         ;
;             |system_nios2_gen2_0_cpu_dc_data_module:system_nios2_gen2_0_cpu_dc_data|                                                    ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_data_module:system_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                                             ; system_nios2_gen2_0_cpu_dc_data_module         ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_data_module:system_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_data_module:system_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                                    ; altsyncram_4kl1                                ; work         ;
;             |system_nios2_gen2_0_cpu_dc_tag_module:system_nios2_gen2_0_cpu_dc_tag|                                                      ; 0 (0)               ; 0 (0)                     ; 1216              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_tag_module:system_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                                               ; system_nios2_gen2_0_cpu_dc_tag_module          ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1216              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_tag_module:system_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                     ; altsyncram                                     ; work         ;
;                   |altsyncram_lpi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1216              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_tag_module:system_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lpi1:auto_generated                                                                                                                                                                                      ; altsyncram_lpi1                                ; work         ;
;             |system_nios2_gen2_0_cpu_dc_victim_module:system_nios2_gen2_0_cpu_dc_victim|                                                ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_victim_module:system_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                                         ; system_nios2_gen2_0_cpu_dc_victim_module       ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_victim_module:system_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                     ; work         ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_victim_module:system_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                ; altsyncram_baj1                                ; work         ;
;             |system_nios2_gen2_0_cpu_ic_data_module:system_nios2_gen2_0_cpu_ic_data|                                                    ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_data_module:system_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                                             ; system_nios2_gen2_0_cpu_ic_data_module         ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_data_module:system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_data_module:system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                    ; altsyncram_spj1                                ; work         ;
;             |system_nios2_gen2_0_cpu_ic_tag_module:system_nios2_gen2_0_cpu_ic_tag|                                                      ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_tag_module:system_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                                               ; system_nios2_gen2_0_cpu_ic_tag_module          ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_tag_module:system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                     ; altsyncram                                     ; work         ;
;                   |altsyncram_rgj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_tag_module:system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated                                                                                                                                                                                      ; altsyncram_rgj1                                ; work         ;
;             |system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|                                                   ; 0 (0)               ; 64 (0)                    ; 0                 ; 3          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell                                                                                                                                                                                                                                            ; system_nios2_gen2_0_cpu_mult_cell              ; system       ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                         ; altera_mult_add                                ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                     ; altera_mult_add_37p2                           ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                            ; altera_mult_add_rtl                            ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                   ; ama_multiplier_function                        ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                 ; ama_register_function                          ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                         ; altera_mult_add                                ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                     ; altera_mult_add_37p2                           ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                            ; altera_mult_add_rtl                            ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                   ; ama_multiplier_function                        ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                 ; ama_register_function                          ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                         ; altera_mult_add                                ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                     ; altera_mult_add_37p2                           ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                            ; altera_mult_add_rtl                            ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                   ; ama_multiplier_function                        ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                 ; ama_register_function                          ; work         ;
;             |system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|                                                   ; 175 (8)             ; 273 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                            ; system_nios2_gen2_0_cpu_nios2_oci              ; system       ;
;                |system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|                            ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                ; system_nios2_gen2_0_cpu_debug_slave_wrapper    ; system       ;
;                   |sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy|                                                      ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy                                                                                 ; sld_virtual_jtag_basic                         ; work         ;
;                   |system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|                           ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; system_nios2_gen2_0_cpu_debug_slave_sysclk     ; system       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                        ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                        ; work         ;
;                   |system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|                                 ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck                                                            ; system_nios2_gen2_0_cpu_debug_slave_tck        ; system       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                        ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                        ; work         ;
;                |system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|                                  ; 14 (14)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                      ; system_nios2_gen2_0_cpu_nios2_avalon_reg       ; system       ;
;                |system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break|                                    ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                        ; system_nios2_gen2_0_cpu_nios2_oci_break        ; system       ;
;                |system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|                                    ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                        ; system_nios2_gen2_0_cpu_nios2_oci_debug        ; system       ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                    ; altera_std_synchronizer                        ; work         ;
;                |system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|                                          ; 82 (82)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                              ; system_nios2_gen2_0_cpu_nios2_ocimem           ; system       ;
;                   |system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|                                  ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; system_nios2_gen2_0_cpu_ociram_sp_ram_module   ; system       ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                     ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                ; work         ;
;             |system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|                                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                             ; system_nios2_gen2_0_cpu_register_bank_a_module ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                    ; altsyncram_voi1                                ; work         ;
;             |system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b|                                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                             ; system_nios2_gen2_0_cpu_register_bank_b_module ; system       ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                    ; altsyncram_voi1                                ; work         ;
;       |system_performance_counter_0:performance_counter_0|                                                                              ; 629 (629)           ; 420 (420)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_performance_counter_0:performance_counter_0                                                                                                                                                                                                                                                                                                                              ; system_performance_counter_0                   ; system       ;
;       |system_pio_0:pio_0|                                                                                                              ; 12 (12)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_pio_0:pio_0                                                                                                                                                                                                                                                                                                                                                              ; system_pio_0                                   ; system       ;
;       |system_pll_0:pll_0|                                                                                                              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                                              ; system_pll_0                                   ; system       ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                      ; altera_pll                                     ; work         ;
;       |system_sdram_controller_0:sdram_controller_0|                                                                                    ; 231 (179)           ; 250 (158)                 ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0                                                                                                                                                                                                                                                                                                                                    ; system_sdram_controller_0                      ; system       ;
;          |system_sdram_controller_0_input_efifo_module:the_system_sdram_controller_0_input_efifo_module|                                ; 52 (52)             ; 92 (92)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|system_sdram_controller_0_input_efifo_module:the_system_sdram_controller_0_input_efifo_module                                                                                                                                                                                                                                      ; system_sdram_controller_0_input_efifo_module   ; system       ;
;       |system_sys_timer_0:sys_timer_0|                                                                                                  ; 46 (46)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_top_level|system:u0|system_sys_timer_0:sys_timer_0                                                                                                                                                                                                                                                                                                                                                  ; system_sys_timer_0                             ; system       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gb84:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 512          ; 60           ; 512          ; 60           ; 30720 ; None ;
; system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None ;
; system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128   ; None ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_bht_module:system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512   ; None ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_data_module:system_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_tag_module:system_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lpi1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 19           ; 64           ; 19           ; 1216  ; None ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_victim_module:system_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256   ; None ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_data_module:system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_tag_module:system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072  ; None ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------+---------+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                                                                       ; IP Include File                                                                                                             ;
+--------+------------------------------------------+---------+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                ;                                                                                                                             ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                            ;                                                                                                                             ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                  ;                                                                                                                             ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                ;                                                                                                                             ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE1_SoC_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                  ;                                                                                                                             ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0                                                                                                                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_high_res_timer_0:high_res_timer_0                                                                                                                                                                                                                                                                                                 ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                                             ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_irq_clock_crosser                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_irq_clock_crosser                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                            ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_irq_clock_crosser                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|altera_irq_clock_crosser:irq_synchronizer_002                                                                                                                                                                                                                                                                                            ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                           ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                               ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:accelerator_0_master_agent                                                                                                                                                                                                                                         ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:accelerator_0_master_translator                                                                                                                                                                                                                               ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerator_0_slave_agent                                                                                                                                                                                                                                           ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo                                                                                                                                                                                                                                    ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo                                                                                                                                                                                                                                      ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerator_0_slave_translator                                                                                                                                                                                                                                 ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                       ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                              ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                   ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                              ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                   ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                                              ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                   ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0                                                                                                                                           ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                                                              ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                   ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                                                                              ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                   ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                                                                                              ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                   ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                                                                                              ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                   ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                      ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                              ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                              ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                                  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                              ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_pio_0_avalon_slave_0_agent                                                                                                                                                                                                                                   ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                            ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                              ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator                                                                                                                                                                                                                         ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:high_res_timer_0_s1_agent                                                                                                                                                                                                                                           ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                    ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                      ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:high_res_timer_0_s1_translator                                                                                                                                                                                                                                 ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                                                                 ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                            ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                       ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                     ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                           ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo                                                                                                                                                                                                                           ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                             ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                        ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                              ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                         ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                    ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent                                                                                                                                                                                                                           ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rdata_fifo                                                                                                                                                                                                                    ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                      ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator                                                                                                                                                                                                                 ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                                                                                                      ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                               ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                 ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                                                            ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                        ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_004                                                                                                                                                                                                                                                ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_005                                                                                                                                                                                                                                                ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_006:router_006                                                                                                                                                                                                                                                ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_007:router_007                                                                                                                                                                                                                                                ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_008                                                                                                                                                                                                                                                ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_009                                                                                                                                                                                                                                                ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_010                                                                                                                                                                                                                                                ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_011                                                                                                                                                                                                                                                ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux                                                                                                                                                                                                                                              ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux_001                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux_002                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux_005                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux_006                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux_007                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux_008                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                      ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                              ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                              ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent                                                                                                                                                                                                                                         ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                  ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                    ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter                                                                                                                                                                                                                               ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter                                                                                                                                                                                                                           ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter                                                                                                                                                                                                                           ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator                                                                                                                                                                                                                               ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_0_s1_agent                                                                                                                                                                                                                                                ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                         ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                           ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_0_s1_translator                                                                                                                                                                                                                                      ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                         ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                             ;                                                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_bht_module:system_nios2_gen2_0_cpu_bht                                                                                                                                                                                                              ;                                                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_data_module:system_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                      ;                                                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_tag_module:system_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                        ;                                                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_victim_module:system_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                  ;                                                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_data_module:system_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                      ;                                                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_tag_module:system_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                        ;                                                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                      ;                                                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                      ;                                                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                     ;                                                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                               ;                                                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                 ;                                                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk                                                                                                                   ;                                                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                 ;                                                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_nios2_gen2_0_cpu_nios2_oci_dtrace                                                                                                               ;                                                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_nios2_gen2_0_cpu_nios2_oci_dtrace|system_nios2_gen2_0_cpu_nios2_oci_td_mode:system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode                  ;                                                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo                                                                                                                   ;                                                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo|system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt ;                                                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo|system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc                 ;                                                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo|system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc             ;                                                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_im:the_system_nios2_gen2_0_cpu_nios2_oci_im                                                                                                                       ;                                                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_nios2_gen2_0_cpu_nios2_oci_itrace                                                                                                               ;                                                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_pib:the_system_nios2_gen2_0_cpu_nios2_oci_pib                                                                                                                     ;                                                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk                                                                                                                   ;                                                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                       ;                                                                                                                             ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram                                    ;                                                                                                                             ;
; Altera ; altera_customins_slave_translator        ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_comb_slave_translator0                                                                                                                                                                                                                                          ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_customins_xconnect                ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0_custom_instruction_master_comb_xconnect:nios2_gen2_0_custom_instruction_master_comb_xconnect                                                                                                                                                                                                                         ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_customins_master_translator       ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator                                                                                                                                                                                                                                                     ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_performance_counter        ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_performance_counter_0:performance_counter_0                                                                                                                                                                                                                                                                                       ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_pio_0:pio_0                                                                                                                                                                                                                                                                                                                       ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_pll                               ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_pll_0:pll_0                                                                                                                                                                                                                                                                                                                       ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                   ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                               ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                               ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                               ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0                                                                                                                                                                                                                                                                                             ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A           ; |DE1_SoC_top_level|system:u0|system_sys_timer_0:sys_timer_0                                                                                                                                                                                                                                                                                                           ; C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/system.qsys ;
+--------+------------------------------------------+---------+--------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|m_next ;
+------------------+------------------+------------------+------------------+----------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001     ;
+------------------+------------------+------------------+------------------+----------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                    ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                    ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                    ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                    ;
+------------------+------------------+------------------+------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|m_state                                                                                                     ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|i_next ;
+------------+------------+------------+------------+----------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                   ;
+------------+------------+------------+------------+----------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                            ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                            ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                            ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                            ;
+------------+------------+------------+------------+----------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+---------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000   ;
+-------------+-------------+-------------+-------------+-------------+-------------+---------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0             ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1             ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1             ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1             ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1             ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1             ;
+-------------+-------------+-------------+-------------+-------------+-------------+---------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|system:u0|dma_calculator:accelerator_0|state                                                                    ;
+--------------------+--------------------+--------------------+---------------+-------------------+-------------------+----------------+------------+
; Name               ; state.WaitForWrite ; state.SendWriteReq ; state.Compute ; state.WaitForRead ; state.SendReadReq ; state.LoadPara ; state.Idle ;
+--------------------+--------------------+--------------------+---------------+-------------------+-------------------+----------------+------------+
; state.Idle         ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0              ; 0          ;
; state.LoadPara     ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 1              ; 1          ;
; state.SendReadReq  ; 0                  ; 0                  ; 0             ; 0                 ; 1                 ; 0              ; 1          ;
; state.WaitForRead  ; 0                  ; 0                  ; 0             ; 1                 ; 0                 ; 0              ; 1          ;
; state.Compute      ; 0                  ; 0                  ; 1             ; 0                 ; 0                 ; 0              ; 1          ;
; state.SendWriteReq ; 0                  ; 1                  ; 0             ; 0                 ; 0                 ; 0              ; 1          ;
; state.WaitForWrite ; 1                  ; 0                  ; 0             ; 0                 ; 0                 ; 0              ; 1          ;
+--------------------+--------------------+--------------------+---------------+-------------------+-------------------+----------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                          ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                          ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                          ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                          ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                          ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                          ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                     ; yes                                                              ; yes                                        ;
; system:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; system:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; system:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; system:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; Total number of protected registers is 121                                                                                                                                                                                                                                                                                                                                                        ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                             ; Reason for Removal                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,68,72,80,82,89..92,107,109]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,68,72,80,82,89..92,107,109]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,36,37,64..70,72,79,80,82,89,91,92,107,109]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,36,37,64..70,72,79,80,82,89,91,92,107,109]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68,74,75,90..92]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68,74,75,90..92]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68,74,75,90..92]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68,74,75,90..92]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68,74,75,90..92]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68,74,75,90..92]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68,74,75,90..92]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68,74,75,90..92]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,64..68,72,80,82,90..92,107,109]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,64..68,72,80,82,90..92,107,109]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68,74,75,90..92]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68,74,75,90..92]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|locked[0..2]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:high_res_timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_sys_timer_0:sys_timer_0|readdata[2..15]                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_sdram_controller_0:sdram_controller_0|i_addr[4,5]                                                                                                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_pio_0:pio_0|readdata[4..31]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|ParallelPort:custom_pio_0|ReadData[8..31]                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[5..31]                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[28..31]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_im:the_system_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_im:the_system_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[3]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_0_s1_translator|av_readdata_pre[2..15]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator|av_readdata_pre[8..31]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[0..2]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                       ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                      ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                      ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                       ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                       ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                       ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                       ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                    ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[0]                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[1]                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_channel[1]                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[1]                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                                            ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                            ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                            ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                            ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                                            ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                            ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                             ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                             ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                             ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                             ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][64]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][50]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][74]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][73]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                          ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                          ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                          ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                        ;
; system:u0|system_sdram_controller_0:sdram_controller_0|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                 ; Merged with system:u0|system_sdram_controller_0:sdram_controller_0|i_addr[12]                                                                                                                                                                                                                                                                         ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[0..26]                                                                                                                                                                                                                                         ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                                                                                            ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                          ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                          ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerator_0_slave_translator|waitrequest_reset_override                                                                                                                                                                                             ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:accelerator_0_master_agent|hold_waitrequest                                                                                                                                                                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:high_res_timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                             ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:accelerator_0_master_agent|hold_waitrequest                                                                                                                                                                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                             ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:accelerator_0_master_agent|hold_waitrequest                                                                                                                                                                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:accelerator_0_master_agent|hold_waitrequest                                                                                                                                                                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:accelerator_0_master_agent|hold_waitrequest                                                                                                                                                                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                           ; Merged with system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                    ; Merged with system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                                     ; Merged with system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                   ; Merged with system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                    ; Merged with system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|last_dest_id[3]                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|last_channel[6]                                                                                                                                                                                                       ;
; system:u0|dma_calculator:accelerator_0|avm_master_byteenable[1..3]                                                                                                                                                                                                                                                                        ; Merged with system:u0|dma_calculator:accelerator_0|avm_master_byteenable[0]                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                          ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                          ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                          ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                          ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                          ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                        ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[5..9,11..27]                                                                                                                                                                                                                                  ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][73]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][74]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][91]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][73]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][74]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][89]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][91]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                             ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                             ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                             ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                             ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                  ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][73]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][74]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][91]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                                            ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                                            ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                                            ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                                            ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                                            ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                                            ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                     ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                                                 ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                                 ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                                 ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                                 ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                                 ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                                 ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                                 ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                                 ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                                 ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerator_0_slave_translator|av_readdata_pre[1..9,11..31]                                                                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerator_0_slave_translator|av_readdata_pre[10]                                                                                                                                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][73]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][74]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][89]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][91]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                 ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                                 ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                                 ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                                 ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                                 ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                                 ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                                 ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                                 ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                                 ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                ;
; system:u0|dma_calculator:accelerator_0|avs_csr_readdata[1..9,11..31]                                                                                                                                                                                                                                                                      ; Merged with system:u0|dma_calculator:accelerator_0|avs_csr_readdata[10]                                                                                                                                                                                                                                                                               ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][73]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][74]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][89]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][91]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerator_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                   ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerator_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                   ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:high_res_timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                   ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:high_res_timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                   ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                              ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                              ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][63]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][62]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                          ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                          ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                   ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                   ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_pio_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                           ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_pio_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|dma_calculator:accelerator_0|avs_csr_readdata[10]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerator_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerator_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:high_res_timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:high_res_timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][63]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_pio_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_pio_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerator_0_slave_translator|av_readdata_pre[10]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16..31]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16..31]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2..31]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2..31]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4..31]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4..31]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][63]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][63]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][63]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][63]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1..31]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1..31]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator|end_begintransfer                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count[0]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                         ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                                                                        ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                      ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                       ; Merged with system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                                                                       ;
; system:u0|system_sdram_controller_0:sdram_controller_0|m_next~9                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_sdram_controller_0:sdram_controller_0|m_next~10                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_sdram_controller_0:sdram_controller_0|m_next~13                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_sdram_controller_0:sdram_controller_0|m_next~14                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_sdram_controller_0:sdram_controller_0|m_next~16                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_sdram_controller_0:sdram_controller_0|i_next~4                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_sdram_controller_0:sdram_controller_0|i_next~5                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_sdram_controller_0:sdram_controller_0|i_next~6                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_sdram_controller_0:sdram_controller_0|i_state~14                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_sdram_controller_0:sdram_controller_0|i_state~15                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_sdram_controller_0:sdram_controller_0|i_state~16                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][49]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][47]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[31]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][49]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[30]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[29]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][47]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[28]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[27]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][49]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][48]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][47]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][61]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|dma_calculator:accelerator_0|avm_master_address[31]                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][49]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|dma_calculator:accelerator_0|avm_master_address[30]                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][48]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|dma_calculator:accelerator_0|avm_master_address[29]                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][47]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|dma_calculator:accelerator_0|avm_master_address[28]                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|dma_calculator:accelerator_0|avm_master_address[27]                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|dma_calculator:accelerator_0|avm_master_address[26]                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][61]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|dma_calculator:accelerator_0|CurrentWriteAddr[31]                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|dma_calculator:accelerator_0|CurrentReadAddr[31]                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][49]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|dma_calculator:accelerator_0|CurrentWriteAddr[30]                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|dma_calculator:accelerator_0|CurrentReadAddr[30]                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][48]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|dma_calculator:accelerator_0|CurrentWriteAddr[29]                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|dma_calculator:accelerator_0|CurrentReadAddr[29]                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][47]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|dma_calculator:accelerator_0|CurrentWriteAddr[28]                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|dma_calculator:accelerator_0|CurrentReadAddr[28]                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|dma_calculator:accelerator_0|CurrentWriteAddr[27]                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|dma_calculator:accelerator_0|CurrentReadAddr[27]                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|dma_calculator:accelerator_0|CurrentWriteAddr[26]                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|dma_calculator:accelerator_0|CurrentReadAddr[26]                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][61]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|dma_calculator:accelerator_0|RegWriteAddr[31]                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|dma_calculator:accelerator_0|RegReadAddr[31]                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][49]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|dma_calculator:accelerator_0|RegWriteAddr[30]                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|dma_calculator:accelerator_0|RegReadAddr[30]                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][48]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|dma_calculator:accelerator_0|RegWriteAddr[29]                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|dma_calculator:accelerator_0|RegReadAddr[29]                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][47]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|dma_calculator:accelerator_0|RegWriteAddr[28]                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|dma_calculator:accelerator_0|RegReadAddr[28]                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|dma_calculator:accelerator_0|RegWriteAddr[27]                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|dma_calculator:accelerator_0|RegReadAddr[27]                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|dma_calculator:accelerator_0|RegWriteAddr[26]                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|dma_calculator:accelerator_0|RegReadAddr[26]                                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][61]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][49]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][48]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][47]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[32..63]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[32..63]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[32..63]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[32..63]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][61]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][49]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][48]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][47]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][61]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][0]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                           ;
; Total Number of Removed Registers = 2037                                                                                                                                                                                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                           ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                          ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][49],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][48],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][47],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[31],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[30],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[29],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[28],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[27],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|dma_calculator:accelerator_0|avm_master_address[27],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|dma_calculator:accelerator_0|avm_master_address[26],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|dma_calculator:accelerator_0|CurrentWriteAddr[27],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|dma_calculator:accelerator_0|CurrentReadAddr[27],                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|dma_calculator:accelerator_0|CurrentWriteAddr[26],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|dma_calculator:accelerator_0|CurrentReadAddr[26],                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|dma_calculator:accelerator_0|RegWriteAddr[27],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|dma_calculator:accelerator_0|RegReadAddr[27],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|dma_calculator:accelerator_0|RegWriteAddr[26],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|dma_calculator:accelerator_0|RegReadAddr[26],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][45],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|dma_calculator:accelerator_0|avs_csr_readdata[10],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo|mem[0][76],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerator_0_slave_translator|av_readdata_pre[10],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[1][10],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                     ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[2],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][63],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][50],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][63],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][50],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][63],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][50],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][63],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][50],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][63],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][50],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][63],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][50],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                ;
; system:u0|system_sys_timer_0:sys_timer_0|readdata[10]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_0_s1_translator|av_readdata_pre[10],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                              ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo|mem[0][16],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                    ;
; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[63]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[62],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[61],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[60],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[59],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[58],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[57],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[56],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[55],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[54],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[53],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[52],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[51],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[50],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[49],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[48],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[47],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[46],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[45],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[44],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[43],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[42],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[41],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[40],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[39],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[38],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[37],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[36],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[35],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[34],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[33],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_0[32]                                                                                                                                                                                                                                                          ;
; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[63]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[62],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[61],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[60],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[59],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[58],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[57],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[56],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[55],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[54],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[53],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[52],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[51],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[50],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[49],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[48],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[47],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[46],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[45],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[44],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[43],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[42],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[41],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[40],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[39],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[38],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[37],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[36],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[35],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[34],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[33],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_1[32]                                                                                                                                                                                                                                                          ;
; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[63]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[62],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[61],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[60],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[59],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[58],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[57],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[56],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[55],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[54],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[53],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[52],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[51],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[50],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[49],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[48],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[47],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[46],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[45],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[44],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[43],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[42],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[41],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[40],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[39],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[38],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[37],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[36],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[35],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[34],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[33],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_2[32]                                                                                                                                                                                                                                                          ;
; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[63]                                                                                                                                                                                                                                                        ; Lost Fanouts                   ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[62],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[61],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[60],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[59],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[58],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[57],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[56],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[55],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[54],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[53],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[52],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[51],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[50],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[49],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[48],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[47],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[46],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[45],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[44],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[43],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[42],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[41],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[40],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[39],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[38],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[37],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[36],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[35],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[34],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[33],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_performance_counter_0:performance_counter_0|event_counter_3[32]                                                                                                                                                                                                                                                          ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][47],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][47],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|dma_calculator:accelerator_0|avm_master_address[29],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][47],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|dma_calculator:accelerator_0|CurrentWriteAddr[29],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|dma_calculator:accelerator_0|CurrentReadAddr[29],                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][47],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|dma_calculator:accelerator_0|RegWriteAddr[29],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|dma_calculator:accelerator_0|RegReadAddr[29],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][47],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][47],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][47]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][49],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][49],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|dma_calculator:accelerator_0|avm_master_address[31],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][49],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|dma_calculator:accelerator_0|CurrentWriteAddr[31],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|dma_calculator:accelerator_0|CurrentReadAddr[31],                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][49],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|dma_calculator:accelerator_0|RegWriteAddr[31],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|dma_calculator:accelerator_0|RegReadAddr[31],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][49],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][49],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][49]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][48],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][48],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|dma_calculator:accelerator_0|avm_master_address[30],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][48],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|dma_calculator:accelerator_0|CurrentWriteAddr[30],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|dma_calculator:accelerator_0|CurrentReadAddr[30],                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][48],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|dma_calculator:accelerator_0|RegWriteAddr[30],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|dma_calculator:accelerator_0|RegReadAddr[30],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][48],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][48],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][48]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|dma_calculator:accelerator_0|avm_master_address[28],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|dma_calculator:accelerator_0|CurrentWriteAddr[28],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|dma_calculator:accelerator_0|CurrentReadAddr[28],                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|dma_calculator:accelerator_0|RegWriteAddr[28],                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|dma_calculator:accelerator_0|RegReadAddr[28],                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][3],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][3],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][2],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][2],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][1],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][1],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][0],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][0],                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][7],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][6],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][5],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                            ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port clock_enable ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][57],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][57],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][57],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][57],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][57],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][57],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][57],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                 ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[79],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[1][61],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[79],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[2][61],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[3][61],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[4][61],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[5][61],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[6][61],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][61]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                       ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][76],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][76],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator|end_begintransfer                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo|mem[0][76],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][76],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                             ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo|mem[0][76],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                  ;
; system:u0|system_pio_0:pio_0|readdata[31]                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[31],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                    ;
; system:u0|system_pio_0:pio_0|readdata[4]                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[4],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                                                                       ;
; system:u0|system_pio_0:pio_0|readdata[7]                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[7],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                                                                       ;
; system:u0|system_pio_0:pio_0|readdata[5]                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[5],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                                                                       ;
; system:u0|system_pio_0:pio_0|readdata[6]                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[6],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                                                                       ;
; system:u0|system_pio_0:pio_0|readdata[10]                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[10],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                               ;
; system:u0|system_sys_timer_0:sys_timer_0|readdata[14]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_0_s1_translator|av_readdata_pre[14],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][18],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                ;
; system:u0|system_sys_timer_0:sys_timer_0|readdata[13]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_0_s1_translator|av_readdata_pre[13],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                    ;
; system:u0|system_sys_timer_0:sys_timer_0|readdata[12]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_0_s1_translator|av_readdata_pre[12],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                    ;
; system:u0|system_sys_timer_0:sys_timer_0|readdata[11]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_0_s1_translator|av_readdata_pre[11],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                    ;
; system:u0|system_sys_timer_0:sys_timer_0|readdata[9]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_0_s1_translator|av_readdata_pre[9],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                     ;
; system:u0|system_sys_timer_0:sys_timer_0|readdata[8]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_0_s1_translator|av_readdata_pre[8],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                     ;
; system:u0|system_sys_timer_0:sys_timer_0|readdata[7]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_0_s1_translator|av_readdata_pre[7],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                     ;
; system:u0|system_sys_timer_0:sys_timer_0|readdata[6]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_0_s1_translator|av_readdata_pre[6],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                     ;
; system:u0|system_sys_timer_0:sys_timer_0|readdata[5]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_0_s1_translator|av_readdata_pre[5],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                     ;
; system:u0|system_sys_timer_0:sys_timer_0|readdata[4]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_0_s1_translator|av_readdata_pre[4],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                     ;
; system:u0|system_sys_timer_0:sys_timer_0|readdata[3]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_0_s1_translator|av_readdata_pre[3],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                     ;
; system:u0|system_pio_0:pio_0|readdata[25]                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[25],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                    ;
; system:u0|system_sys_timer_0:sys_timer_0|readdata[2]                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_0_s1_translator|av_readdata_pre[2],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                     ;
; system:u0|system_pio_0:pio_0|readdata[30]                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[30],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                    ;
; system:u0|system_pio_0:pio_0|readdata[29]                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[29],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                    ;
; system:u0|system_pio_0:pio_0|readdata[16]                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[16],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                    ;
; system:u0|system_pio_0:pio_0|readdata[28]                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[28],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                    ;
; system:u0|system_pio_0:pio_0|readdata[24]                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[24],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                    ;
; system:u0|system_pio_0:pio_0|readdata[23]                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[23],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                    ;
; system:u0|system_pio_0:pio_0|readdata[22]                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[22],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                    ;
; system:u0|system_pio_0:pio_0|readdata[21]                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[21],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                    ;
; system:u0|system_pio_0:pio_0|readdata[20]                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[20],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                    ;
; system:u0|system_pio_0:pio_0|readdata[19]                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[19],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                    ;
; system:u0|system_pio_0:pio_0|readdata[18]                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[18],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                    ;
; system:u0|system_pio_0:pio_0|readdata[17]                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[17],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                     ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo|mem[1][89],                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                   ;
; system:u0|system_pio_0:pio_0|readdata[15]                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[15],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                    ;
; system:u0|system_pio_0:pio_0|readdata[14]                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[14],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                    ;
; system:u0|system_pio_0:pio_0|readdata[13]                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[13],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                    ;
; system:u0|system_pio_0:pio_0|readdata[12]                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[12],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                    ;
; system:u0|system_pio_0:pio_0|readdata[11]                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[11],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                    ;
; system:u0|system_pio_0:pio_0|readdata[9]                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[9],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                     ;
; system:u0|system_pio_0:pio_0|readdata[8]                                                                                                                                                                                                                                                                                                ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[8],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                     ;
; system:u0|ParallelPort:custom_pio_0|ReadData[10]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator|av_readdata_pre[10],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[0][10],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo|mem[1][89],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerator_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo|mem[1][89],                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:high_res_timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                              ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                           ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][89],                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                         ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][89],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                              ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                      ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][110],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem_used[1],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                      ;
; system:u0|system_pio_0:pio_0|readdata[27]                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[27],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                    ;
; system:u0|system_pio_0:pio_0|readdata[26]                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[26],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                    ;
; system:u0|system_sys_timer_0:sys_timer_0|readdata[15]                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_0_s1_translator|av_readdata_pre[15],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|locked[2],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count[0]                                                                                                                                                                                                                      ;
; system:u0|ParallelPort:custom_pio_0|ReadData[17]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator|av_readdata_pre[17],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                      ;
; system:u0|ParallelPort:custom_pio_0|ReadData[16]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator|av_readdata_pre[16],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                                                                      ;
; system:u0|ParallelPort:custom_pio_0|ReadData[15]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator|av_readdata_pre[15],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                      ;
; system:u0|ParallelPort:custom_pio_0|ReadData[14]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator|av_readdata_pre[14],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                                                                      ;
; system:u0|ParallelPort:custom_pio_0|ReadData[13]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator|av_readdata_pre[13],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                                                                      ;
; system:u0|ParallelPort:custom_pio_0|ReadData[12]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator|av_readdata_pre[12],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                       ;
; system:u0|ParallelPort:custom_pio_0|ReadData[9]                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator|av_readdata_pre[9],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|locked[1]                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                       ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[27]                                                                                                                                                                                                                                            ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                     ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                  ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                     ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                       ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                            ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                  ;
; system:u0|ParallelPort:custom_pio_0|ReadData[21]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator|av_readdata_pre[21],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                       ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[109]                                                                                                                                                                  ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[109],                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                        ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|mem[1][89],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_pio_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                      ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][89],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                         ;                                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|locked[0]                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                       ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                             ;
; system:u0|ParallelPort:custom_pio_0|ReadData[31]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator|av_readdata_pre[31],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                        ;
; system:u0|ParallelPort:custom_pio_0|ReadData[22]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator|av_readdata_pre[22],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                                                                      ;
; system:u0|ParallelPort:custom_pio_0|ReadData[20]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator|av_readdata_pre[20],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                      ;
; system:u0|ParallelPort:custom_pio_0|ReadData[19]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator|av_readdata_pre[19],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                                                                      ;
; system:u0|ParallelPort:custom_pio_0|ReadData[18]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator|av_readdata_pre[18],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                                                                      ;
; system:u0|ParallelPort:custom_pio_0|ReadData[8]                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator|av_readdata_pre[8],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[92]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[92]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[91]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[91]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[109]                                                                                                                                                                  ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[109]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                                                                                                                  ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[92]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[92]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[91]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[91]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[92]                                                                                                                                                                       ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[92]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[91]                                                                                                                                                                       ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[91]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                                                                                                                                                       ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                                                                                                                       ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[31]                                                                                                                                                                                        ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11]                                                                                                                                                                                        ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                                                                                                                  ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[92]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[92]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[91]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[91]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[109]                                                                                                                                                                  ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[109]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                                                                                                                                  ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[92]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[92]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[91]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[91]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[80]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[80]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|ParallelPort:custom_pio_0|ReadData[30]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator|av_readdata_pre[30]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|ParallelPort:custom_pio_0|ReadData[29]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator|av_readdata_pre[29]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|ParallelPort:custom_pio_0|ReadData[28]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator|av_readdata_pre[28]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|ParallelPort:custom_pio_0|ReadData[27]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator|av_readdata_pre[27]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|ParallelPort:custom_pio_0|ReadData[26]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator|av_readdata_pre[26]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|ParallelPort:custom_pio_0|ReadData[25]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator|av_readdata_pre[25]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|ParallelPort:custom_pio_0|ReadData[24]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator|av_readdata_pre[24]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|ParallelPort:custom_pio_0|ReadData[23]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator|av_readdata_pre[23]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|ParallelPort:custom_pio_0|ReadData[11]                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator|av_readdata_pre[11]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[27]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[26]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                                            ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                                             ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                                             ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                                             ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                                             ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                                             ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                      ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                  ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                 ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                             ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                             ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                           ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                           ; Stuck at GND                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                     ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                     ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                     ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                           ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                             ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                           ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                             ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                           ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                             ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                  ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                    ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                        ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                          ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                        ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                          ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                        ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                          ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[92]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[92]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                      ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                      ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                      ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                                                                                                                                  ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                                                                                                                                  ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81]                                                                                                                                                                  ; Lost Fanouts                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                                                                                                                                                     ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[91]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[91]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                        ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                      ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                     ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|mem[1][110]                                                                                                                                                                                                       ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo|mem[0][110]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[92]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[92]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                             ; Stuck at VCC                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[91]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[91]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[92]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[92]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[91]                                                                                                                                                                   ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[91]                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                     ; Stuck at GND                   ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5790  ;
; Number of registers using Synchronous Clear  ; 840   ;
; Number of registers using Synchronous Load   ; 708   ;
; Number of registers using Asynchronous Clear ; 4512  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3659  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; system:u0|system_sdram_controller_0:sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                                                                 ; 2       ;
; system:u0|system_sdram_controller_0:sdram_controller_0|m_cmd[3]                                                                                                                                                                                                                                                                 ; 1       ;
; system:u0|system_sdram_controller_0:sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                                                                 ; 2       ;
; system:u0|system_sdram_controller_0:sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                                                                 ; 2       ;
; system:u0|system_sdram_controller_0:sdram_controller_0|i_addr[12]                                                                                                                                                                                                                                                               ; 11      ;
; system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; 591     ;
; system:u0|system_sdram_controller_0:sdram_controller_0|i_cmd[1]                                                                                                                                                                                                                                                                 ; 2       ;
; system:u0|system_sdram_controller_0:sdram_controller_0|i_cmd[3]                                                                                                                                                                                                                                                                 ; 2       ;
; system:u0|system_sdram_controller_0:sdram_controller_0|i_cmd[2]                                                                                                                                                                                                                                                                 ; 2       ;
; system:u0|system_sdram_controller_0:sdram_controller_0|i_cmd[0]                                                                                                                                                                                                                                                                 ; 2       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                             ; 8       ;
; system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                          ; 1       ;
; system:u0|system_sdram_controller_0:sdram_controller_0|refresh_counter[8]                                                                                                                                                                                                                                                       ; 2       ;
; system:u0|system_sdram_controller_0:sdram_controller_0|refresh_counter[13]                                                                                                                                                                                                                                                      ; 2       ;
; system:u0|system_sdram_controller_0:sdram_controller_0|refresh_counter[10]                                                                                                                                                                                                                                                      ; 2       ;
; system:u0|system_sdram_controller_0:sdram_controller_0|refresh_counter[9]                                                                                                                                                                                                                                                       ; 2       ;
; system:u0|system_sdram_controller_0:sdram_controller_0|refresh_counter[4]                                                                                                                                                                                                                                                       ; 2       ;
; system:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                        ; 1       ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                            ; 19      ;
; system:u0|system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                         ; 6       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                             ; 2       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                             ; 2       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                             ; 2       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                             ; 2       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                             ; 2       ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                        ; 11      ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                          ; 4       ;
; system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                          ; 1       ;
; system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                     ; 1       ;
; system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                     ; 4       ;
; system:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                        ; 2       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                          ; 2       ;
; system:u0|system_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                                  ; 3       ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                             ; 1324    ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:accelerator_0_master_agent|hold_waitrequest                                                                                                                                                                                                     ; 15      ;
; system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                     ; 1       ;
; system:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                        ; 1       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pipe_flush_waddr[24]                                                                                                                                                                                                                                   ; 1       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                    ; 1       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                      ; 1       ;
; system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                            ; 3       ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                              ; 1       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|empty                                                                                                                                                                                                         ; 2       ;
; system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                     ; 1       ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|clr_break_line                                                                                                                                                                                                                                           ; 8       ;
; system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                              ; 1       ;
; system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; 1       ;
; system:u0|system_sys_timer_0:sys_timer_0|internal_counter[3]                                                                                                                                                                                                                                                                    ; 2       ;
; system:u0|system_sys_timer_0:sys_timer_0|internal_counter[2]                                                                                                                                                                                                                                                                    ; 2       ;
; system:u0|system_sys_timer_0:sys_timer_0|internal_counter[1]                                                                                                                                                                                                                                                                    ; 2       ;
; system:u0|system_sys_timer_0:sys_timer_0|internal_counter[0]                                                                                                                                                                                                                                                                    ; 2       ;
; system:u0|system_sys_timer_0:sys_timer_0|internal_counter[15]                                                                                                                                                                                                                                                                   ; 2       ;
; system:u0|system_sys_timer_0:sys_timer_0|internal_counter[14]                                                                                                                                                                                                                                                                   ; 2       ;
; system:u0|system_sys_timer_0:sys_timer_0|internal_counter[9]                                                                                                                                                                                                                                                                    ; 2       ;
; system:u0|system_sys_timer_0:sys_timer_0|internal_counter[8]                                                                                                                                                                                                                                                                    ; 2       ;
; system:u0|system_sys_timer_0:sys_timer_0|internal_counter[6]                                                                                                                                                                                                                                                                    ; 2       ;
; system:u0|system_high_res_timer_0:high_res_timer_0|internal_counter[5]                                                                                                                                                                                                                                                          ; 3       ;
; system:u0|system_high_res_timer_0:high_res_timer_0|internal_counter[4]                                                                                                                                                                                                                                                          ; 3       ;
; system:u0|system_high_res_timer_0:high_res_timer_0|internal_counter[0]                                                                                                                                                                                                                                                          ; 3       ;
; system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                          ; 1       ;
; system:u0|system_high_res_timer_0:high_res_timer_0|period_l_register[5]                                                                                                                                                                                                                                                         ; 2       ;
; system:u0|system_high_res_timer_0:high_res_timer_0|period_l_register[4]                                                                                                                                                                                                                                                         ; 2       ;
; system:u0|system_high_res_timer_0:high_res_timer_0|period_l_register[0]                                                                                                                                                                                                                                                         ; 2       ;
; system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 76                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                 ; Megafunction                                                                                                                ; Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------+
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[0..15] ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem_rtl_0 ; RAM  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_st_data[29]                                                                                                                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_slow_inst_result[0]                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_slow_inst_result[15]                                                                                                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter|data_reg[12]                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerator_0_slave_translator|wait_latency_counter[1]                                                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|d_byteenable[3]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_address_line_field[5]                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[4]                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[0]                                                                                                                                                                                                                                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_rot_mask[3]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|ParallelPort:custom_pio_0|iRegClrInt[5]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:high_res_timer_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|dma_calculator:accelerator_0|CurrentCount[10]                                                                                                                                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt[3]                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|d_writedata[5]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_inst_result[13]                                                                                                                                                                                                                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_inst_result[3]                                                                                                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_inst_result[28]                                                                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|readdata[3]                                                                                                                                                                            ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]                                                                                              ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]                                                                                               ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]                                                                                  ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_src2[8]                                                                                                                                                                                                                                                      ;
; 4:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|dma_calculator:accelerator_0|avm_master_address[9]                                                                                                                                                                                                                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|d_address_offset_field[1]                                                                                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[9]                                                                                                                                                                                                                                          ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[2]                                                                                                                                                                                                                                          ;
; 4:1                ; 60 bits   ; 120 LEs       ; 0 LEs                ; 120 LEs                ; Yes        ; |DE1_SoC_top_level|system:u0|dma_calculator:accelerator_0|CurrentReadAddr[30]                                                                                                                                                                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|system_sdram_controller_0_input_efifo_module:the_system_sdram_controller_0_input_efifo_module|entries[1]                                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|m_bank[0]                                                                                                                                                                                                                                                                      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                     ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|m_addr[12]                                                                                                                                                                                                                                                                     ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|ParallelPort:custom_pio_0|ReadData[5]                                                                                                                                                                                                                                                                                       ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|F_pc[21]                                                                                                                                                                                                                                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|m_addr[4]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|m_addr[9]                                                                                                                                                                                                                                                                      ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|active_addr[23]                                                                                                                                                                                                                                                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|m_data[2]                                                                                                                                                                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE1_SoC_top_level|system:u0|ParallelPort:custom_pio_0|iRegPort[3]                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_rot[18]                                                                                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|dc_data_rd_port_addr[2]                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[4]                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[19]                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[13]                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[27]                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_rot_step1[9]                                                                                                                                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|E_logic_result[3]                                                                                                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|src_channel[8]                                                                                                                                                                                                                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[23]                                                                                                                                                                                                                                       ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|D_src2_reg[6]                                                                                                                                                                                                                                                  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[3]                                                                                                                                                                                                                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[12]                                                                                                                                                                                                                                       ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|F_ic_tag_rd_addr_nxt[6]                                                                                                                                                                                                                                        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|Selector34                                                                                                                                                                                                                                                                     ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|Selector31                                                                                                                                                                                                                                                                     ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |DE1_SoC_top_level|system:u0|system_sdram_controller_0:sdram_controller_0|Selector28                                                                                                                                                                                                                                                                     ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |DE1_SoC_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for system:u0|system_sdram_controller_0:sdram_controller_0 ;
+-----------------------------+-------+------+----------------------------------+
; Assignment                  ; Value ; From ; To                               ;
+-----------------------------+-------+------+----------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                  ;
+-----------------------------+-------+------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                      ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                   ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_004:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux_006 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux_007 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:rsp_demux_008 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                      ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                          ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                      ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                            ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for system:u0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+------------------------------------------+
; Assignment        ; Value ; From ; To                                       ;
+-------------------+-------+------+------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]   ;
+-------------------+-------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|ParallelPort:custom_pio_0 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; portwidth      ; 8     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                   ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                   ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------+
; Parameter Name                       ; Value                  ; Type                              ;
+--------------------------------------+------------------------+-----------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                            ;
; fractional_vco_multiplier            ; false                  ; String                            ;
; pll_type                             ; General                ; String                            ;
; pll_subtype                          ; General                ; String                            ;
; number_of_clocks                     ; 3                      ; Signed Integer                    ;
; operation_mode                       ; normal                 ; String                            ;
; deserialization_factor               ; 4                      ; Signed Integer                    ;
; data_rate                            ; 0                      ; Signed Integer                    ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                    ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                            ;
; phase_shift0                         ; -3750 ps               ; String                            ;
; duty_cycle0                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                            ;
; phase_shift1                         ; 0 ps                   ; String                            ;
; duty_cycle1                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency2              ; 50.000000 MHz          ; String                            ;
; phase_shift2                         ; 0 ps                   ; String                            ;
; duty_cycle2                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency3              ; 0 MHz                  ; String                            ;
; phase_shift3                         ; 0 ps                   ; String                            ;
; duty_cycle3                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency4              ; 0 MHz                  ; String                            ;
; phase_shift4                         ; 0 ps                   ; String                            ;
; duty_cycle4                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency5              ; 0 MHz                  ; String                            ;
; phase_shift5                         ; 0 ps                   ; String                            ;
; duty_cycle5                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency6              ; 0 MHz                  ; String                            ;
; phase_shift6                         ; 0 ps                   ; String                            ;
; duty_cycle6                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency7              ; 0 MHz                  ; String                            ;
; phase_shift7                         ; 0 ps                   ; String                            ;
; duty_cycle7                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency8              ; 0 MHz                  ; String                            ;
; phase_shift8                         ; 0 ps                   ; String                            ;
; duty_cycle8                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency9              ; 0 MHz                  ; String                            ;
; phase_shift9                         ; 0 ps                   ; String                            ;
; duty_cycle9                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency10             ; 0 MHz                  ; String                            ;
; phase_shift10                        ; 0 ps                   ; String                            ;
; duty_cycle10                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency11             ; 0 MHz                  ; String                            ;
; phase_shift11                        ; 0 ps                   ; String                            ;
; duty_cycle11                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency12             ; 0 MHz                  ; String                            ;
; phase_shift12                        ; 0 ps                   ; String                            ;
; duty_cycle12                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency13             ; 0 MHz                  ; String                            ;
; phase_shift13                        ; 0 ps                   ; String                            ;
; duty_cycle13                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency14             ; 0 MHz                  ; String                            ;
; phase_shift14                        ; 0 ps                   ; String                            ;
; duty_cycle14                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency15             ; 0 MHz                  ; String                            ;
; phase_shift15                        ; 0 ps                   ; String                            ;
; duty_cycle15                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency16             ; 0 MHz                  ; String                            ;
; phase_shift16                        ; 0 ps                   ; String                            ;
; duty_cycle16                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency17             ; 0 MHz                  ; String                            ;
; phase_shift17                        ; 0 ps                   ; String                            ;
; duty_cycle17                         ; 50                     ; Signed Integer                    ;
; clock_name_0                         ;                        ; String                            ;
; clock_name_1                         ;                        ; String                            ;
; clock_name_2                         ;                        ; String                            ;
; clock_name_3                         ;                        ; String                            ;
; clock_name_4                         ;                        ; String                            ;
; clock_name_5                         ;                        ; String                            ;
; clock_name_6                         ;                        ; String                            ;
; clock_name_7                         ;                        ; String                            ;
; clock_name_8                         ;                        ; String                            ;
; clock_name_global_0                  ; false                  ; String                            ;
; clock_name_global_1                  ; false                  ; String                            ;
; clock_name_global_2                  ; false                  ; String                            ;
; clock_name_global_3                  ; false                  ; String                            ;
; clock_name_global_4                  ; false                  ; String                            ;
; clock_name_global_5                  ; false                  ; String                            ;
; clock_name_global_6                  ; false                  ; String                            ;
; clock_name_global_7                  ; false                  ; String                            ;
; clock_name_global_8                  ; false                  ; String                            ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                    ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                    ;
; m_cnt_bypass_en                      ; false                  ; String                            ;
; m_cnt_odd_div_duty_en                ; false                  ; String                            ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                    ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                    ;
; n_cnt_bypass_en                      ; false                  ; String                            ;
; n_cnt_odd_div_duty_en                ; false                  ; String                            ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en0                     ; false                  ; String                            ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                            ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en1                     ; false                  ; String                            ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                            ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en2                     ; false                  ; String                            ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                            ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en3                     ; false                  ; String                            ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                            ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en4                     ; false                  ; String                            ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                            ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en5                     ; false                  ; String                            ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                            ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en6                     ; false                  ; String                            ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                            ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en7                     ; false                  ; String                            ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                            ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en8                     ; false                  ; String                            ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                            ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en9                     ; false                  ; String                            ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                            ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en10                    ; false                  ; String                            ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                            ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en11                    ; false                  ; String                            ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                            ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en12                    ; false                  ; String                            ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                            ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en13                    ; false                  ; String                            ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                            ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en14                    ; false                  ; String                            ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                            ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en15                    ; false                  ; String                            ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                            ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en16                    ; false                  ; String                            ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                            ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en17                    ; false                  ; String                            ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                            ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                    ;
; pll_vco_div                          ; 1                      ; Signed Integer                    ;
; pll_slf_rst                          ; false                  ; String                            ;
; pll_bw_sel                           ; low                    ; String                            ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                            ;
; pll_cp_current                       ; 0                      ; Signed Integer                    ;
; pll_bwctrl                           ; 0                      ; Signed Integer                    ;
; pll_fractional_division              ; 1                      ; Signed Integer                    ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                    ;
; pll_dsm_out_sel                      ; 1st_order              ; String                            ;
; mimic_fbclk_type                     ; gclk                   ; String                            ;
; pll_fbclk_mux_1                      ; glb                    ; String                            ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                            ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                            ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                    ;
; refclk1_frequency                    ; 0 MHz                  ; String                            ;
; pll_clkin_0_src                      ; clk_0                  ; String                            ;
; pll_clkin_1_src                      ; clk_0                  ; String                            ;
; pll_clk_loss_sw_en                   ; false                  ; String                            ;
; pll_auto_clk_sw_en                   ; false                  ; String                            ;
; pll_manu_clk_sw_en                   ; false                  ; String                            ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                    ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                            ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                            ;
+--------------------------------------+------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                        ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------+
; SHARED_COMB_AND_MULTI ; 0     ; Signed Integer                                                                                              ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_comb_slave_translator0 ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                        ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; N_WIDTH          ; 8     ; Signed Integer                                                                                                              ;
; USE_DONE         ; 0     ; Signed Integer                                                                                                              ;
; NUM_FIXED_CYCLES ; 0     ; Signed Integer                                                                                                              ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                            ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                  ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                  ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                  ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                  ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                  ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                  ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                  ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                         ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:accelerator_0_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                        ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                              ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:high_res_timer_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerator_0_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                          ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                          ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                          ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                          ;
; PKT_CACHE_H               ; 104   ; Signed Integer                                                                                                          ;
; PKT_CACHE_L               ; 101   ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_H           ; 97    ; Signed Integer                                                                                                          ;
; PKT_THREAD_ID_L           ; 97    ; Signed Integer                                                                                                          ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                          ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                          ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                          ;
; ID                        ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                          ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                          ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                          ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                          ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                 ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                 ;
; PKT_CACHE_H               ; 104   ; Signed Integer                                                                                                                 ;
; PKT_CACHE_L               ; 101   ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_H           ; 97    ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_L           ; 97    ; Signed Integer                                                                                                                 ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                 ;
; ID                        ; 2     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                 ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:accelerator_0_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                      ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                      ;
; PKT_CACHE_H               ; 104   ; Signed Integer                                                                                                      ;
; PKT_CACHE_L               ; 101   ; Signed Integer                                                                                                      ;
; PKT_THREAD_ID_H           ; 97    ; Signed Integer                                                                                                      ;
; PKT_THREAD_ID_L           ; 97    ; Signed Integer                                                                                                      ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                      ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                      ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                      ;
; ID                        ; 0     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                      ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                      ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                      ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                      ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_pio_0_avalon_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_pio_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                         ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                         ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                         ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                         ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                         ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                         ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                         ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                         ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                         ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                         ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                         ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                         ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                         ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                         ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                      ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                      ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                      ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_0_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                               ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:high_res_timer_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:high_res_timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerator_0_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerator_0_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                ;
; DEFAULT_DESTID     ; 7     ; Signed Integer                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 7     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002|system_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 7     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_003|system_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_004|system_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_005|system_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_006:router_006|system_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_007:router_007|system_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_008|system_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_009|system_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_010|system_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_011|system_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                               ;
; MAX_OUTSTANDING_RESPONSES ; 13    ; Signed Integer                                                                                                               ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                               ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                               ;
; VALID_WIDTH               ; 9     ; Signed Integer                                                                                                               ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                               ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                               ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                               ;
; REORDER                   ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                      ;
; MAX_OUTSTANDING_RESPONSES ; 13    ; Signed Integer                                                                                                                      ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                      ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                      ;
; VALID_WIDTH               ; 9     ; Signed Integer                                                                                                                      ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                      ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                      ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                      ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                        ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                ;
; OUT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 58    ; Signed Integer                                                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_L ; 56    ; Signed Integer                                                                                                                                                                                                                                     ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                     ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                     ;
; ST_DATA_W      ; 92    ; Signed Integer                                                                                                                                                                                                                                     ;
; ST_CHANNEL_W   ; 9     ; Signed Integer                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 9      ; Signed Integer                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 18    ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                          ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTE_CNT_H             ; 58    ; Signed Integer                                                                                                                ;
; IN_PKT_BURSTWRAP_L            ; 59    ; Signed Integer                                                                                                                ;
; IN_PKT_BURSTWRAP_H            ; 61    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_SIZE_L           ; 62    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_SIZE_H           ; 64    ; Signed Integer                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_L      ; 87    ; Signed Integer                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_H      ; 88    ; Signed Integer                                                                                                                ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_TYPE_L           ; 65    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_TYPE_H           ; 66    ; Signed Integer                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_L       ; 89    ; Signed Integer                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_H       ; 91    ; Signed Integer                                                                                                                ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                ;
; IN_ST_DATA_W                  ; 92    ; Signed Integer                                                                                                                ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                ;
; OUT_ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W                  ; 9     ; Signed Integer                                                                                                                ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                          ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                ;
; IN_PKT_BURSTWRAP_H            ; 79    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_SIZE_L           ; 80    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_SIZE_H           ; 82    ; Signed Integer                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_L      ; 105   ; Signed Integer                                                                                                                ;
; IN_PKT_RESPONSE_STATUS_H      ; 106   ; Signed Integer                                                                                                                ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_TYPE_L           ; 83    ; Signed Integer                                                                                                                ;
; IN_PKT_BURST_TYPE_H           ; 84    ; Signed Integer                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_L       ; 107   ; Signed Integer                                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_H       ; 109   ; Signed Integer                                                                                                                ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                ;
; IN_ST_DATA_W                  ; 110   ; Signed Integer                                                                                                                ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                ;
; OUT_PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                                ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                ;
; OUT_PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                                ;
; OUT_ST_DATA_W                 ; 92    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W                  ; 9     ; Signed Integer                                                                                                                ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                       ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                       ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                       ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                       ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                           ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                           ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                           ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                    ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                    ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                    ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                               ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                               ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                               ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                               ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                               ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                               ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                               ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                               ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                               ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                               ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                               ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                               ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                               ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                               ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                               ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_irq_clock_crosser:irq_synchronizer ;
+--------------------+-------+---------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                ;
+--------------------+-------+---------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                      ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                      ;
+--------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                              ;
; depth          ; 3     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_irq_clock_crosser:irq_synchronizer_001 ;
+--------------------+-------+-------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                          ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                          ;
+--------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                  ;
; depth          ; 3     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_irq_clock_crosser:irq_synchronizer_002 ;
+--------------------+-------+-------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                          ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                          ;
+--------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                  ;
; depth          ; 3     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                   ;
+---------------------------+----------+--------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                         ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                         ;
+---------------------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+-------+---------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                          ;
+---------------------------+-------+---------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2     ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN0     ; 0     ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN1     ; 0     ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN2     ; 0     ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN3     ; 0     ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN4     ; 0     ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN5     ; 0     ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN6     ; 0     ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN7     ; 0     ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN8     ; 0     ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN9     ; 0     ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN10    ; 0     ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN11    ; 0     ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN12    ; 0     ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN13    ; 0     ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN14    ; 0     ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN15    ; 0     ; Signed Integer                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; none  ; String                                                        ;
; SYNC_DEPTH                ; 2     ; Signed Integer                                                ;
; RESET_REQUEST_PRESENT     ; 0     ; Signed Integer                                                ;
; RESET_REQ_WAIT_TIME       ; 1     ; Signed Integer                                                ;
; MIN_RST_ASSERTION_TIME    ; 3     ; Signed Integer                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1     ; Signed Integer                                                ;
; ADAPT_RESET_REQUEST       ; 0     ; Signed Integer                                                ;
+---------------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_003 ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                       ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                               ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                   ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                             ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                           ; Signed Integer ;
; sld_data_bits                                   ; 60                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_bits                                ; 60                                                                                                                                                                                                          ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                          ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                       ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                       ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                           ; Untyped        ;
; sld_sample_depth                                ; 512                                                                                                                                                                                                         ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                                                                                                         ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                        ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                           ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                           ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                        ; String         ;
; sld_inversion_mask_length                       ; 203                                                                                                                                                                                                         ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                   ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                           ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                         ; Untyped        ;
; sld_storage_qualifier_bits                      ; 60                                                                                                                                                                                                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                           ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                           ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                           ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_40n1      ; Untyped                                                                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                   ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                             ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                 ;
; Entity Instance            ; system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                ;
; Entity Instance            ; system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                                                      ;
; Entity Instance                           ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                              ;
;     -- WIDTH_A                            ; 16                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ;
;     -- WIDTH_B                            ; 16                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                               ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller_003" ;
+----------------+--------+----------+---------------------------------------------+
; Port           ; Type   ; Severity ; Details                                     ;
+----------------+--------+----------+---------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                ;
+----------------+--------+----------+---------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+---------------------------------------------+
; Port           ; Type   ; Severity ; Details                                     ;
+----------------+--------+----------+---------------------------------------------+
; clk            ; Input  ; Info     ; Explicitly unconnected                      ;
; reset_req      ; Output ; Info     ; Explicitly unconnected                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                ;
+----------------+--------+----------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                      ;
+----------------+-------+----------+----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                 ;
+----------------+-------+----------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                       ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                  ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-----------------------------------------+
; Port           ; Type   ; Severity ; Details                                 ;
+----------------+--------+----------+-----------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                  ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                            ;
+----------------+--------+----------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_015" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_014" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_013" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_012" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                           ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                    ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                               ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                 ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                            ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                    ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                               ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                   ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[17..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                          ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                    ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                    ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_007:router_007|system_mm_interconnect_0_router_007_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_006:router_006|system_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_003|system_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002|system_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                          ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                              ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accelerator_0_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:accelerator_0_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                              ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:high_res_timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:high_res_timer_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                         ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_timer_0_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                        ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                   ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:performance_counter_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:performance_counter_0_control_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_pio_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_pio_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:accelerator_0_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                    ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                               ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                        ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accelerator_0_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:high_res_timer_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_0_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:accelerator_0_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_comb_slave_translator0" ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                     ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------+
; ci_master_n         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ci_master_readra    ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ci_master_readrb    ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ci_master_writerc   ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ci_master_a         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ci_master_b         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ci_master_c         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ci_master_ipending  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ci_master_estatus   ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ci_master_clk       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ci_master_clken     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ci_master_reset_req ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ci_master_reset     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ci_master_start     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ci_master_done      ; Input  ; Info     ; Stuck at GND                                                                                ;
; ci_slave_clk        ; Input  ; Info     ; Stuck at GND                                                                                ;
; ci_slave_clken      ; Input  ; Info     ; Stuck at GND                                                                                ;
; ci_slave_reset_req  ; Input  ; Info     ; Stuck at GND                                                                                ;
; ci_slave_reset      ; Input  ; Info     ; Stuck at GND                                                                                ;
; ci_slave_start      ; Input  ; Info     ; Stuck at GND                                                                                ;
; ci_slave_done       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator" ;
+---------------------------+--------+----------+----------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                    ;
+---------------------------+--------+----------+----------------------------------------------------------------------------+
; ci_slave_multi_clk        ; Input  ; Info     ; Stuck at GND                                                               ;
; ci_slave_multi_reset      ; Input  ; Info     ; Stuck at GND                                                               ;
; ci_slave_multi_clken      ; Input  ; Info     ; Stuck at GND                                                               ;
; ci_slave_multi_reset_req  ; Input  ; Info     ; Stuck at GND                                                               ;
; ci_slave_multi_start      ; Input  ; Info     ; Stuck at GND                                                               ;
; ci_slave_multi_done       ; Output ; Info     ; Explicitly unconnected                                                     ;
; ci_slave_multi_dataa      ; Input  ; Info     ; Stuck at GND                                                               ;
; ci_slave_multi_datab      ; Input  ; Info     ; Stuck at GND                                                               ;
; ci_slave_multi_result     ; Output ; Info     ; Explicitly unconnected                                                     ;
; ci_slave_multi_n          ; Input  ; Info     ; Stuck at GND                                                               ;
; ci_slave_multi_readra     ; Input  ; Info     ; Stuck at GND                                                               ;
; ci_slave_multi_readrb     ; Input  ; Info     ; Stuck at GND                                                               ;
; ci_slave_multi_writerc    ; Input  ; Info     ; Stuck at GND                                                               ;
; ci_slave_multi_a          ; Input  ; Info     ; Stuck at GND                                                               ;
; ci_slave_multi_b          ; Input  ; Info     ; Stuck at GND                                                               ;
; ci_slave_multi_c          ; Input  ; Info     ; Stuck at GND                                                               ;
; multi_ci_master_clk       ; Output ; Info     ; Explicitly unconnected                                                     ;
; multi_ci_master_reset     ; Output ; Info     ; Explicitly unconnected                                                     ;
; multi_ci_master_clken     ; Output ; Info     ; Explicitly unconnected                                                     ;
; multi_ci_master_reset_req ; Output ; Info     ; Explicitly unconnected                                                     ;
; multi_ci_master_start     ; Output ; Info     ; Explicitly unconnected                                                     ;
; multi_ci_master_done      ; Input  ; Info     ; Stuck at GND                                                               ;
; multi_ci_master_dataa     ; Output ; Info     ; Explicitly unconnected                                                     ;
; multi_ci_master_datab     ; Output ; Info     ; Explicitly unconnected                                                     ;
; multi_ci_master_result    ; Input  ; Info     ; Stuck at GND                                                               ;
; multi_ci_master_n         ; Output ; Info     ; Explicitly unconnected                                                     ;
; multi_ci_master_readra    ; Output ; Info     ; Explicitly unconnected                                                     ;
; multi_ci_master_readrb    ; Output ; Info     ; Explicitly unconnected                                                     ;
; multi_ci_master_writerc   ; Output ; Info     ; Explicitly unconnected                                                     ;
; multi_ci_master_a         ; Output ; Info     ; Explicitly unconnected                                                     ;
; multi_ci_master_b         ; Output ; Info     ; Explicitly unconnected                                                     ;
; multi_ci_master_c         ; Output ; Info     ; Explicitly unconnected                                                     ;
+---------------------------+--------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_sdram_controller_0:sdram_controller_0|system_sdram_controller_0_input_efifo_module:the_system_sdram_controller_0_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i"                                                                                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_pll_0:pll_0" ;
+--------+--------+----------+-----------------------------+
; Port   ; Type   ; Severity ; Details                     ;
+--------+--------+----------+-----------------------------+
; locked ; Output ; Info     ; Explicitly unconnected      ;
+--------+--------+----------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu"                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; E_ci_combo_status ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic"                                                       ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:u0|system_jtag_uart_0:jtag_uart_0"                                                                         ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "system:u0"           ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; reset_reset_n ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 60                  ; 60               ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 4567                        ;
;     CLR               ; 1264                        ;
;     CLR SCLR          ; 14                          ;
;     CLR SLD           ; 18                          ;
;     ENA               ; 202                         ;
;     ENA CLR           ; 1888                        ;
;     ENA CLR SCLR      ; 535                         ;
;     ENA CLR SCLR SLD  ; 43                          ;
;     ENA CLR SLD       ; 321                         ;
;     ENA SCLR          ; 61                          ;
;     ENA SCLR SLD      ; 43                          ;
;     ENA SLD           ; 41                          ;
;     SCLR              ; 8                           ;
;     SLD               ; 28                          ;
;     plain             ; 101                         ;
; arriav_io_obuf        ; 88                          ;
; arriav_lcell_comb     ; 3596                        ;
;     arith             ; 732                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 626                         ;
;         2 data inputs ; 70                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 2                           ;
;         5 data inputs ; 1                           ;
;     extend            ; 41                          ;
;         7 data inputs ; 41                          ;
;     normal            ; 2823                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 38                          ;
;         2 data inputs ; 277                         ;
;         3 data inputs ; 477                         ;
;         4 data inputs ; 512                         ;
;         5 data inputs ; 615                         ;
;         6 data inputs ; 901                         ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 225                         ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 269                         ;
;                       ;                             ;
; Max LUT depth         ; 7.30                        ;
; Average LUT depth     ; 2.48                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; arriav_ff             ; 72                                    ;
;     CLR               ; 4                                     ;
;     ENA CLR           ; 11                                    ;
;     ENA SLD           ; 12                                    ;
;     SCLR              ; 18                                    ;
;     plain             ; 27                                    ;
; arriav_lcell_comb     ; 94                                    ;
;     extend            ; 3                                     ;
;         7 data inputs ; 3                                     ;
;     normal            ; 91                                    ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 14                                    ;
;         3 data inputs ; 7                                     ;
;         4 data inputs ; 18                                    ;
;         5 data inputs ; 15                                    ;
;         6 data inputs ; 13                                    ;
; boundary_port         ; 15                                    ;
;                       ;                                       ;
; Max LUT depth         ; 15.00                                 ;
; Average LUT depth     ; 2.78                                  ;
+-----------------------+---------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
; pzdyqx:nabboc  ; 00:00:00     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------+---------+
; Name                                                                            ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                ; Details ;
+---------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------+---------+
; CLOCK_50                                                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                         ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[0]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[0]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[10]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[10]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[11]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[11]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[12]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[12]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[13]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[13]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[14]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[14]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[15]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[15]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[16]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[16]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[17]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[17]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[18]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[18]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[19]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[19]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[1]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[1]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[20]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[20]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[21]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[21]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[22]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[22]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[23]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[23]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[24]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[24]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[25]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[25]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[26]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[26]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[27]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[27]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[28]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[28]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[29]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[29]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[2]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[2]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[30]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[30]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[31]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[31]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[3]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[3]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[4]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[4]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[5]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[5]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[6]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[6]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[7]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[7]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[8]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[8]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[9]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_iw[9]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[0]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[0]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[10]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[10]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[11]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[11]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[12]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[12]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[13]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[13]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[14]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[14]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[15]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[15]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[16]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[16]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[17]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[17]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[18]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[18]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[19]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[19]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[1]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[1]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[20]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[20]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[21]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[21]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[22]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[22]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[23]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[23]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[24]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[24]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[25]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[25]  ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[2]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[2]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[3]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[3]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[4]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[4]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[5]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[5]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[6]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[6]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[7]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[7]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[8]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[8]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[9]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_pc[9]   ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_valid  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_valid~0 ; N/A     ;
; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_valid  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|M_valid~0 ; N/A     ;
; GPIO_0_D[0]~input                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; GPIO_0_D[0]                                                                      ; N/A     ;
; GPIO_0_D[0]~input                                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; GPIO_0_D[0]                                                                      ; N/A     ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc                                                            ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
+---------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Apr 11 12:18:15 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_instrCacheEnabled_dataCacheEnabled -c sdram_instrCacheEnabled_dataCacheEnabled
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "system.qsys"
Info (12250): 2022.04.11.12:18:34 Progress: Loading quartus/system.qsys
Info (12250): 2022.04.11.12:18:34 Progress: Reading input file
Info (12250): 2022.04.11.12:18:34 Progress: Adding Accelerator_0 [Accelerator 1.0]
Info (12250): 2022.04.11.12:18:36 Progress: Parameterizing module Accelerator_0
Info (12250): 2022.04.11.12:18:36 Progress: Adding Custom_Instruction_0 [Custom_Instruction 1.0]
Info (12250): 2022.04.11.12:18:36 Progress: Parameterizing module Custom_Instruction_0
Info (12250): 2022.04.11.12:18:36 Progress: Adding Custom_PIO_0 [Custom_PIO 1.0]
Info (12250): 2022.04.11.12:18:36 Progress: Parameterizing module Custom_PIO_0
Info (12250): 2022.04.11.12:18:36 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2022.04.11.12:18:36 Progress: Parameterizing module clk_0
Info (12250): 2022.04.11.12:18:36 Progress: Adding high_res_timer_0 [altera_avalon_timer 18.1]
Info (12250): 2022.04.11.12:18:36 Progress: Parameterizing module high_res_timer_0
Info (12250): 2022.04.11.12:18:36 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Info (12250): 2022.04.11.12:18:36 Progress: Parameterizing module jtag_uart_0
Info (12250): 2022.04.11.12:18:36 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Info (12250): 2022.04.11.12:18:37 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2022.04.11.12:18:37 Progress: Adding performance_counter_0 [altera_avalon_performance_counter 18.1]
Info (12250): 2022.04.11.12:18:37 Progress: Parameterizing module performance_counter_0
Info (12250): 2022.04.11.12:18:37 Progress: Adding pio_0 [altera_avalon_pio 18.1]
Info (12250): 2022.04.11.12:18:37 Progress: Parameterizing module pio_0
Info (12250): 2022.04.11.12:18:37 Progress: Adding pll_0 [altera_pll 18.1]
Info (12250): 2022.04.11.12:18:37 Progress: Parameterizing module pll_0
Info (12250): 2022.04.11.12:18:37 Progress: Adding sdram_controller_0 [altera_avalon_new_sdram_controller 18.1]
Info (12250): 2022.04.11.12:18:37 Progress: Parameterizing module sdram_controller_0
Info (12250): 2022.04.11.12:18:37 Progress: Adding sys_timer_0 [altera_avalon_timer 18.1]
Info (12250): 2022.04.11.12:18:37 Progress: Parameterizing module sys_timer_0
Info (12250): 2022.04.11.12:18:37 Progress: Building connections
Info (12250): 2022.04.11.12:18:38 Progress: Parameterizing connections
Info (12250): 2022.04.11.12:18:38 Progress: Validating
Info (12250): 2022.04.11.12:18:40 Progress: Done reading input file
Info (12250): System.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): System.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): System.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning (12251): System.pll_0: Able to implement PLL - Actual settings differ from Requested settings
Info (12250): System.sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): System: Generating system "system" for QUARTUS_SYNTH
Info (12250): Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_004.sink1
Info (12250): Inserting clock-crossing logic between cmd_demux_002.src0 and cmd_mux_004.sink2
Info (12250): Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info (12250): Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info (12250): Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_001.sink1
Info (12250): Inserting clock-crossing logic between rsp_demux_004.src2 and rsp_mux_002.sink0
Info (12250): Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info (12250): Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6
Info (12250): Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7
Info (12250): Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8
Info (12250): Accelerator_0: "system" instantiated Accelerator "Accelerator_0"
Info (12250): Custom_Instruction_0: "system" instantiated Custom_Instruction "Custom_Instruction_0"
Info (12250): Custom_PIO_0: "system" instantiated Custom_PIO "Custom_PIO_0"
Info (12250): High_res_timer_0: Starting RTL generation for module 'system_high_res_timer_0'
Info (12250): High_res_timer_0:   Generation command is [exec C:/APersonalDrive/intelFPGA_lite/quartus/bin64//perl/bin/perl.exe -I C:/APersonalDrive/intelFPGA_lite/quartus/bin64//perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=system_high_res_timer_0 --dir=C:/Users/24833/AppData/Local/Temp/alt9093_3380172143187858439.dir/0005_high_res_timer_0_gen/ --quartus_dir=C:/apersonaldrive/intelfpga_lite/quartus --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9093_3380172143187858439.dir/0005_high_res_timer_0_gen//system_high_res_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): High_res_timer_0: Done RTL generation for module 'system_high_res_timer_0'
Info (12250): High_res_timer_0: "system" instantiated altera_avalon_timer "high_res_timer_0"
Info (12250): Jtag_uart_0: Starting RTL generation for module 'system_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/24833/AppData/Local/Temp/alt9093_3380172143187858439.dir/0006_jtag_uart_0_gen/ --quartus_dir=C:/apersonaldrive/intelfpga_lite/quartus --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9093_3380172143187858439.dir/0006_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'system_jtag_uart_0'
Info (12250): Jtag_uart_0: "system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Nios2_gen2_0: "system" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info (12250): Performance_counter_0: Starting RTL generation for module 'system_performance_counter_0'
Info (12250): Performance_counter_0:   Generation command is [exec C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=system_performance_counter_0 --dir=C:/Users/24833/AppData/Local/Temp/alt9093_3380172143187858439.dir/0007_performance_counter_0_gen/ --quartus_dir=C:/apersonaldrive/intelfpga_lite/quartus --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9093_3380172143187858439.dir/0007_performance_counter_0_gen//system_performance_counter_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Performance_counter_0: Done RTL generation for module 'system_performance_counter_0'
Info (12250): Performance_counter_0: "system" instantiated altera_avalon_performance_counter "performance_counter_0"
Info (12250): Pio_0: Starting RTL generation for module 'system_pio_0'
Info (12250): Pio_0:   Generation command is [exec C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_pio_0 --dir=C:/Users/24833/AppData/Local/Temp/alt9093_3380172143187858439.dir/0008_pio_0_gen/ --quartus_dir=C:/apersonaldrive/intelfpga_lite/quartus --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9093_3380172143187858439.dir/0008_pio_0_gen//system_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_0: Done RTL generation for module 'system_pio_0'
Info (12250): Pio_0: "system" instantiated altera_avalon_pio "pio_0"
Info (12250): Pll_0: "system" instantiated altera_pll "pll_0"
Info (12250): Sdram_controller_0: Starting RTL generation for module 'system_sdram_controller_0'
Info (12250): Sdram_controller_0:   Generation command is [exec C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I C:/apersonaldrive/intelfpga_lite/quartus/bin64/perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram_controller_0 --dir=C:/Users/24833/AppData/Local/Temp/alt9093_3380172143187858439.dir/0010_sdram_controller_0_gen/ --quartus_dir=C:/apersonaldrive/intelfpga_lite/quartus --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9093_3380172143187858439.dir/0010_sdram_controller_0_gen//system_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram_controller_0: Done RTL generation for module 'system_sdram_controller_0'
Info (12250): Sdram_controller_0: "system" instantiated altera_avalon_new_sdram_controller "sdram_controller_0"
Info (12250): Sys_timer_0: Starting RTL generation for module 'system_sys_timer_0'
Info (12250): Sys_timer_0:   Generation command is [exec C:/APersonalDrive/intelFPGA_lite/quartus/bin64//perl/bin/perl.exe -I C:/APersonalDrive/intelFPGA_lite/quartus/bin64//perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=system_sys_timer_0 --dir=C:/Users/24833/AppData/Local/Temp/alt9093_3380172143187858439.dir/0011_sys_timer_0_gen/ --quartus_dir=C:/apersonaldrive/intelfpga_lite/quartus --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9093_3380172143187858439.dir/0011_sys_timer_0_gen//system_sys_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sys_timer_0: Done RTL generation for module 'system_sys_timer_0'
Info (12250): Sys_timer_0: "system" instantiated altera_avalon_timer "sys_timer_0"
Info (12250): Nios2_gen2_0_custom_instruction_master_translator: "system" instantiated altera_customins_master_translator "nios2_gen2_0_custom_instruction_master_translator"
Info (12250): Nios2_gen2_0_custom_instruction_master_comb_xconnect: "system" instantiated altera_customins_xconnect "nios2_gen2_0_custom_instruction_master_comb_xconnect"
Info (12250): Nios2_gen2_0_custom_instruction_master_comb_slave_translator0: "system" instantiated altera_customins_slave_translator "nios2_gen2_0_custom_instruction_master_comb_slave_translator0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "system" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Irq_synchronizer: "system" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info (12250): Rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'system_nios2_gen2_0_cpu'
Info (12250): Cpu:   Generation command is [exec C:/APersonalDrive/intelFPGA_lite/quartus/bin64//eperlcmd.exe -I C:/APersonalDrive/intelFPGA_lite/quartus/bin64//perl/lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/europa -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I C:/apersonaldrive/intelfpga_lite/quartus/sopc_builder/bin -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/apersonaldrive/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_nios2_gen2_0_cpu --dir=C:/Users/24833/AppData/Local/Temp/alt9093_3380172143187858439.dir/0018_cpu_gen/ --quartus_bindir=C:/APersonalDrive/intelFPGA_lite/quartus/bin64/ --verilog --config=C:/Users/24833/AppData/Local/Temp/alt9093_3380172143187858439.dir/0018_cpu_gen//system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2022.04.11 12:18:56 (*) Starting Nios II generation
Info (12250): Cpu: # 2022.04.11 12:18:56 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2022.04.11 12:18:56 (*)   Couldn't query license setup in Quartus directory C:/APersonalDrive/intelFPGA_lite/quartus/bin64/
Info (12250): Cpu: # 2022.04.11 12:18:56 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2022.04.11 12:18:56 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2022.04.11 12:18:56 (*)   Plaintext license not found.
Info (12250): Cpu: # 2022.04.11 12:18:56 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2022.04.11 12:18:56 (*)   Couldn't query license setup in Quartus directory C:/APersonalDrive/intelFPGA_lite/quartus/bin64/
Info (12250): Cpu: # 2022.04.11 12:18:56 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2022.04.11 12:18:56 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2022.04.11 12:18:56 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info (12250): Cpu: # 2022.04.11 12:18:56 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2022.04.11 12:18:57 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2022.04.11 12:18:57 (*)     Testbench
Info (12250): Cpu: # 2022.04.11 12:18:57 (*)     Instruction decoding
Info (12250): Cpu: # 2022.04.11 12:18:57 (*)       Instruction fields
Info (12250): Cpu: # 2022.04.11 12:18:57 (*)       Instruction decodes
Info (12250): Cpu: # 2022.04.11 12:18:57 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2022.04.11 12:18:57 (*)       Instruction controls
Info (12250): Cpu: # 2022.04.11 12:18:57 (*)     Pipeline frontend
Info (12250): Cpu: # 2022.04.11 12:18:57 (*)     Pipeline backend
Info (12250): Cpu: # 2022.04.11 12:18:58 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2022.04.11 12:18:59 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2022.04.11 12:19:00 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'system_nios2_gen2_0_cpu'
Info (12250): Cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info (12250): Jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info (12250): Nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info (12250): Router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info (12250): Nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info (12250): Reusing file C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_sc_fifo.v
Info (12250): Sdram_controller_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_controller_0_s1_burst_adapter"
Info (12250): Reusing file C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info (12250): Reusing file C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv
Info (12250): Cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info (12250): Reusing file C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info (12250): Rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info (12250): Reusing file C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv
Info (12250): Sdram_controller_0_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_controller_0_s1_rsp_width_adapter"
Info (12250): Reusing file C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Reusing file C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info (12250): System: Done "system" with 50 modules, 81 files
Info (12249): Finished elaborating Platform Designer system entity "system.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file /users/24833/desktop/fpga/lab1_de1_soc_interrupt_analysis/sdram_instrcacheenabled_datacacheenabled/hw/hdl/de1_soc_top_level.vhd
    Info (12022): Found design unit 1: DE1_SoC_top_level-rtl File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 165
    Info (12023): Found entity 1: DE1_SoC_top_level File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/system/submodules/parallelport.vhd
    Info (12022): Found design unit 1: ParallelPort-arcParport File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/parallelport.vhd Line: 36
    Info (12023): Found entity 1: ParallelPort File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/parallelport.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_customins_master_translator.v
    Info (12023): Found entity 1: altera_customins_master_translator File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_customins_master_translator.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_customins_slave_translator.sv
    Info (12023): Found entity 1: altera_customins_slave_translator File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_customins_slave_translator.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_irq_clock_crosser.sv
    Info (12023): Found entity 1: altera_irq_clock_crosser File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_irq_clock_crosser.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/system/submodules/custom_function.vhd
    Info (12022): Found design unit 1: CustomFunction-arcBitProcessing File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/custom_function.vhd Line: 13
    Info (12023): Found entity 1: CustomFunction File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/custom_function.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/system/submodules/dma_calculator.vhd
    Info (12022): Found design unit 1: dma_calculator-behv File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/dma_calculator.vhd Line: 30
    Info (12023): Found entity 1: dma_calculator File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/dma_calculator.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_high_res_timer_0.v
    Info (12023): Found entity 1: system_high_res_timer_0 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_high_res_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_irq_mapper.sv
    Info (12023): Found entity 1: system_irq_mapper File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/system/submodules/system_jtag_uart_0.v
    Info (12023): Found entity 1: system_jtag_uart_0_sim_scfifo_w File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: system_jtag_uart_0_scfifo_w File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: system_jtag_uart_0_sim_scfifo_r File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: system_jtag_uart_0_scfifo_r File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: system_jtag_uart_0 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0.v
    Info (12023): Found entity 1: system_mm_interconnect_0 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: system_mm_interconnect_0_avalon_st_adapter File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004.v
    Info (12023): Found entity 1: system_mm_interconnect_0_avalon_st_adapter_004 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_demux File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_demux_001 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_demux_002 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_mux File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_mux_003 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_004.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_cmd_mux_004 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_004.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_default_decode File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_001_default_decode File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router_001 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_002_default_decode File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router_002 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_003_default_decode File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router_003 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_006_default_decode File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router_006 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_router_007_default_decode File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_007.sv Line: 45
    Info (12023): Found entity 2: system_mm_interconnect_0_router_007 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_007.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_demux_003 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_004.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_demux_004 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_demux_004.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_mux File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_mux_001 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: system_mm_interconnect_0_rsp_mux_002 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0.v
    Info (12023): Found entity 1: system_nios2_gen2_0 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: system_nios2_gen2_0_cpu_ic_data_module File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: system_nios2_gen2_0_cpu_ic_tag_module File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 89
    Info (12023): Found entity 3: system_nios2_gen2_0_cpu_bht_module File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 158
    Info (12023): Found entity 4: system_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 227
    Info (12023): Found entity 5: system_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 293
    Info (12023): Found entity 6: system_nios2_gen2_0_cpu_dc_tag_module File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 359
    Info (12023): Found entity 7: system_nios2_gen2_0_cpu_dc_data_module File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 425
    Info (12023): Found entity 8: system_nios2_gen2_0_cpu_dc_victim_module File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 494
    Info (12023): Found entity 9: system_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 562
    Info (12023): Found entity 10: system_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 708
    Info (12023): Found entity 11: system_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1001
    Info (12023): Found entity 12: system_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1262
    Info (12023): Found entity 13: system_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1451
    Info (12023): Found entity 14: system_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1634
    Info (12023): Found entity 15: system_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1702
    Info (12023): Found entity 16: system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1784
    Info (12023): Found entity 17: system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1856
    Info (12023): Found entity 18: system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1899
    Info (12023): Found entity 19: system_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1946
    Info (12023): Found entity 20: system_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2432
    Info (12023): Found entity 21: system_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2455
    Info (12023): Found entity 22: system_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2525
    Info (12023): Found entity 23: system_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2542
    Info (12023): Found entity 24: system_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2635
    Info (12023): Found entity 25: system_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2700
    Info (12023): Found entity 26: system_nios2_gen2_0_cpu_nios2_oci File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2881
    Info (12023): Found entity 27: system_nios2_gen2_0_cpu File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: system_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: system_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: system_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v
    Info (12023): Found entity 1: system_nios2_gen2_0_cpu_mult_cell File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: system_nios2_gen2_0_cpu_test_bench File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_nios2_gen2_0_custom_instruction_master_comb_xconnect.sv
    Info (12023): Found entity 1: system_nios2_gen2_0_custom_instruction_master_comb_xconnect File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_custom_instruction_master_comb_xconnect.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_performance_counter_0.v
    Info (12023): Found entity 1: system_performance_counter_0 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_performance_counter_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_pio_0.v
    Info (12023): Found entity 1: system_pio_0 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_pio_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_pll_0.v
    Info (12023): Found entity 1: system_pll_0 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_pll_0.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/system/submodules/system_sdram_controller_0.v
    Info (12023): Found entity 1: system_sdram_controller_0_input_efifo_module File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_sdram_controller_0.v Line: 21
    Info (12023): Found entity 2: system_sdram_controller_0 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_sdram_controller_0.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/submodules/system_sys_timer_0.v
    Info (12023): Found entity 1: system_sys_timer_0 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_sys_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/system/system.v
    Info (12023): Found entity 1: system File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 6
Warning (10037): Verilog HDL or VHDL warning at system_sdram_controller_0.v(318): conditional expression evaluates to a constant File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_sdram_controller_0.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at system_sdram_controller_0.v(328): conditional expression evaluates to a constant File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_sdram_controller_0.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at system_sdram_controller_0.v(338): conditional expression evaluates to a constant File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_sdram_controller_0.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at system_sdram_controller_0.v(682): conditional expression evaluates to a constant File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_sdram_controller_0.v Line: 682
Info (12127): Elaborating entity "DE1_SoC_top_level" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at DE1_SoC_top_level.vhd(75): used implicit default value for signal "LEDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 75
Info (12128): Elaborating entity "system" for hierarchy "system:u0" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 187
Info (12128): Elaborating entity "dma_calculator" for hierarchy "system:u0|dma_calculator:accelerator_0" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 170
Info (12128): Elaborating entity "CustomFunction" for hierarchy "system:u0|CustomFunction:custom_instruction_0" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 176
Info (12128): Elaborating entity "ParallelPort" for hierarchy "system:u0|ParallelPort:custom_pio_0" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 190
Info (12128): Elaborating entity "system_high_res_timer_0" for hierarchy "system:u0|system_high_res_timer_0:high_res_timer_0" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 201
Info (12128): Elaborating entity "system_jtag_uart_0" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 214
Info (12128): Elaborating entity "system_jtag_uart_0_scfifo_w" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "system_jtag_uart_0_scfifo_r" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "system:u0|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "system_nios2_gen2_0" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 256
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0.v Line: 91
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_test_bench" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_test_bench:the_system_nios2_gen2_0_cpu_test_bench" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 6041
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_ic_data_module" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_data_module:system_nios2_gen2_0_cpu_ic_data" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 7049
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_data_module:system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf
    Info (12023): Found entity 1: altsyncram_spj1 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_spj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_spj1" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_data_module:system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_ic_tag_module" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_tag_module:system_nios2_gen2_0_cpu_ic_tag" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 7115
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_tag_module:system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rgj1.tdf
    Info (12023): Found entity 1: altsyncram_rgj1 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_rgj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rgj1" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_ic_tag_module:system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_bht_module" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_bht_module:system_nios2_gen2_0_cpu_bht" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 7313
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_bht_module:system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf
    Info (12023): Found entity 1: altsyncram_pdj1 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_pdj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pdj1" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_bht_module:system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 8270
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf
    Info (12023): Found entity 1: altsyncram_voi1 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_voi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_voi1" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_a_module:system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_register_bank_b_module:system_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 8288
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_mult_cell" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 8874
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_mult_cell.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v
    Info (12023): Found entity 1: altera_mult_add_37p2 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altera_mult_add_37p2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_37p2" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altera_mult_add_37p2.v Line: 116
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_mult_cell:the_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_dc_tag_module" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_tag_module:system_nios2_gen2_0_cpu_dc_tag" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 9296
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_tag_module:system_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 396
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lpi1.tdf
    Info (12023): Found entity 1: altsyncram_lpi1 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_lpi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lpi1" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_tag_module:system_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lpi1:auto_generated" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_dc_data_module" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_data_module:system_nios2_gen2_0_cpu_dc_data" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 9362
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_data_module:system_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 465
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf
    Info (12023): Found entity 1: altsyncram_4kl1 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_4kl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4kl1" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_data_module:system_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_dc_victim_module" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_victim_module:system_nios2_gen2_0_cpu_dc_victim" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 9474
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_victim_module:system_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 534
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf
    Info (12023): Found entity 1: altsyncram_baj1 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_baj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_baj1" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_dc_victim_module:system_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 10342
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 632
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_break:the_system_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3128
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3151
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3178
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3216
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3231
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_nios2_gen2_0_cpu_nios2_oci_dtrace|system_nios2_gen2_0_cpu_nios2_oci_td_mode:system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 1752
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3246
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo|system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2065
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo|system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2074
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_nios2_gen2_0_cpu_nios2_oci_fifo|system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2083
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_pib:the_system_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3251
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_oci_im:the_system_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3265
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3284
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3304
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 2675
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_qid1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_nios2_ocimem:the_system_nios2_gen2_0_cpu_nios2_ocimem|system_nios2_gen2_0_cpu_ociram_sp_ram_module:system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3406
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_tck:the_system_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "system_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "system:u0|system_nios2_gen2_0:nios2_gen2_0|system_nios2_gen2_0_cpu:cpu|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "system_performance_counter_0" for hierarchy "system:u0|system_performance_counter_0:performance_counter_0" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 266
Info (12128): Elaborating entity "system_pio_0" for hierarchy "system:u0|system_pio_0:pio_0" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 278
Info (12128): Elaborating entity "system_pll_0" for hierarchy "system:u0|system_pll_0:pll_0" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 287
Info (12128): Elaborating entity "altera_pll" for hierarchy "system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_pll_0.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_pll_0.v Line: 91
Info (12133): Instantiated megafunction "system:u0|system_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_pll_0.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "-3750 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "system_sdram_controller_0" for hierarchy "system:u0|system_sdram_controller_0:sdram_controller_0" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 310
Info (12128): Elaborating entity "system_sdram_controller_0_input_efifo_module" for hierarchy "system:u0|system_sdram_controller_0:sdram_controller_0|system_sdram_controller_0_input_efifo_module:the_system_sdram_controller_0_input_efifo_module" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_sdram_controller_0.v Line: 298
Info (12128): Elaborating entity "system_sys_timer_0" for hierarchy "system:u0|system_sys_timer_0:sys_timer_0" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 321
Info (12128): Elaborating entity "altera_customins_master_translator" for hierarchy "system:u0|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 382
Info (12128): Elaborating entity "system_nios2_gen2_0_custom_instruction_master_comb_xconnect" for hierarchy "system:u0|system_nios2_gen2_0_custom_instruction_master_comb_xconnect:nios2_gen2_0_custom_instruction_master_comb_xconnect" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 409
Info (12128): Elaborating entity "altera_customins_slave_translator" for hierarchy "system:u0|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_comb_slave_translator0" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 452
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2) File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_customins_slave_translator.sv Line: 126
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2) File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_customins_slave_translator.sv Line: 132
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2) File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_customins_slave_translator.sv Line: 135
Info (12128): Elaborating entity "system_mm_interconnect_0" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 536
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 950
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1010
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:accelerator_0_master_translator" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1070
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1134
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_pio_0_avalon_slave_0_translator" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1198
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:performance_counter_0_control_slave_translator" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1262
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1326
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_0_s1_translator" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1390
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1454
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_timer_0_s1_translator" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1518
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1727
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1808
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:accelerator_0_master_agent" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1889
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 1973
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 2014
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 2055
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 2637
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rsp_fifo" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 2678
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 2719
Info (12128): Elaborating entity "system_mm_interconnect_0_router" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 3399
Info (12128): Elaborating entity "system_mm_interconnect_0_router_default_decode" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router|system_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router.sv Line: 187
Info (12128): Elaborating entity "system_mm_interconnect_0_router_001" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 3415
Info (12128): Elaborating entity "system_mm_interconnect_0_router_001_default_decode" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001|system_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "system_mm_interconnect_0_router_002" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 3431
Info (12128): Elaborating entity "system_mm_interconnect_0_router_002_default_decode" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_002:router_002|system_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_002.sv Line: 174
Info (12128): Elaborating entity "system_mm_interconnect_0_router_003" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_003" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 3447
Info (12128): Elaborating entity "system_mm_interconnect_0_router_003_default_decode" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_003:router_003|system_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_003.sv Line: 173
Info (12128): Elaborating entity "system_mm_interconnect_0_router_006" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_006:router_006" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 3495
Info (12128): Elaborating entity "system_mm_interconnect_0_router_006_default_decode" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_006:router_006|system_mm_interconnect_0_router_006_default_decode:the_default_decode" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_006.sv Line: 178
Info (12128): Elaborating entity "system_mm_interconnect_0_router_007" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_007:router_007" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 3511
Info (12128): Elaborating entity "system_mm_interconnect_0_router_007_default_decode" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_007:router_007|system_mm_interconnect_0_router_007_default_decode:the_default_decode" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_router_007.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 3625
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 3725
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "system_mm_interconnect_0_cmd_demux" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 3790
Info (12128): Elaborating entity "system_mm_interconnect_0_cmd_demux_001" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 3813
Info (12128): Elaborating entity "system_mm_interconnect_0_cmd_demux_002" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_002:cmd_demux_002" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 3830
Info (12128): Elaborating entity "system_mm_interconnect_0_cmd_mux" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 3847
Info (12128): Elaborating entity "system_mm_interconnect_0_cmd_mux_003" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 3904
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_003.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "system_mm_interconnect_0_cmd_mux_004" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 3933
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_cmd_mux_004.sv Line: 301
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "system_mm_interconnect_0_rsp_demux_003" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_003:rsp_demux_003" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 4075
Info (12128): Elaborating entity "system_mm_interconnect_0_rsp_demux_004" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_004:rsp_demux_004" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 4104
Info (12128): Elaborating entity "system_mm_interconnect_0_rsp_mux" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 4237
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux.sv Line: 422
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "system_mm_interconnect_0_rsp_mux_001" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 4260
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "system_mm_interconnect_0_rsp_mux_002" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_002:rsp_mux_002" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 4277
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_rsp_width_adapter" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 4343
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_0_s1_cmd_width_adapter" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 4409
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 4443
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "system_mm_interconnect_0_avalon_st_adapter" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 4982
Info (12128): Elaborating entity "system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "system_mm_interconnect_0_avalon_st_adapter_004" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0.v Line: 5098
Info (12128): Elaborating entity "system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" for hierarchy "system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_mm_interconnect_0_avalon_st_adapter_004.v Line: 200
Info (12128): Elaborating entity "system_irq_mapper" for hierarchy "system:u0|system_irq_mapper:irq_mapper" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 547
Info (12128): Elaborating entity "altera_irq_clock_crosser" for hierarchy "system:u0|altera_irq_clock_crosser:irq_synchronizer" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 558
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "system:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_irq_clock_crosser.sv Line: 45
Info (12130): Elaborated megafunction instantiation "system:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_irq_clock_crosser.sv Line: 45
Info (12133): Instantiated megafunction "system:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" with the following parameter: File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_irq_clock_crosser.sv Line: 45
    Info (12134): Parameter "depth" = "3"
    Info (12134): Parameter "width" = "1"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "system:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v Line: 41
Info (12131): Elaborated megafunction instantiation "system:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u", which is child of megafunction instantiation "system:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: c:/apersonaldrive/intelfpga_lite/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v Line: 41
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system:u0|altera_reset_controller:rst_controller" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 643
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system:u0|altera_reset_controller:rst_controller_001" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 706
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system:u0|altera_reset_controller:rst_controller_002" File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/system.v Line: 769
Warning (12020): Port "jdo" on the entity instantiation of "the_system_nios2_gen2_0_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/system/submodules/system_nios2_gen2_0_cpu.v Line: 3216
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gb84.tdf
    Info (12023): Found entity 1: altsyncram_gb84 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_gb84.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ilc.tdf
    Info (12023): Found entity 1: mux_ilc File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/mux_ilc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf
    Info (12023): Found entity 1: cntr_29i File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_29i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cmpr_e9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3vi.tdf
    Info (12023): Found entity 1: cntr_3vi File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_3vi.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf
    Info (12023): Found entity 1: cntr_59i File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_59i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cmpr_d9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.04.11.12:19:21 Progress: Loading sld08b1c883/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld08b1c883/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sld08b1c883/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 222
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/ip/sld08b1c883/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf
    Info (12023): Found entity 1: altsyncram_40n1 File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/db/altsyncram_40n1.tdf Line: 27
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0_D[8]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[9]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[10]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[11]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[12]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[13]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[14]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[15]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[16]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[17]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[18]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[19]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[20]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[21]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[22]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[23]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[24]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[25]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[26]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[27]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[28]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[29]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[30]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[31]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[32]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[33]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[34]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_0_D[35]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 104
    Warning (13040): bidirectional pin "GPIO_1_D[0]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[1]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[2]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[3]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[4]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[5]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[6]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[7]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[8]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[9]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[10]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[11]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[12]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[13]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[14]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[15]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[16]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[17]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[18]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[19]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[20]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[21]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[22]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[23]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[24]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[25]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[26]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[27]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[28]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[29]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[30]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[31]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[32]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[33]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[34]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
    Warning (13040): bidirectional pin "GPIO_1_D[35]" has no driver File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 107
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 46
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 75
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 75
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 75
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 75
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 75
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 75
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 75
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 75
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 75
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/hdl/DE1_SoC_top_level.vhd Line: 75
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 675 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (144001): Generated suppressed messages file C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/output_files/sdram_instrCacheEnabled_dataCacheEnabled.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 153 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 16 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 8370 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 34 output pins
    Info (21060): Implemented 88 bidirectional pins
    Info (21061): Implemented 7904 logic cells
    Info (21064): Implemented 329 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 98 warnings
    Info: Peak virtual memory: 5122 megabytes
    Info: Processing ended: Mon Apr 11 12:19:42 2022
    Info: Elapsed time: 00:01:27
    Info: Total CPU time (on all processors): 00:02:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/24833/Desktop/FPGA/lab1_de1_soc_interrupt_analysis/sdram_instrCacheEnabled_dataCacheEnabled/hw/quartus/output_files/sdram_instrCacheEnabled_dataCacheEnabled.map.smsg.


