{"vcs1":{"timestamp_begin":1763680333.064293007, "rt":0.83, "ut":0.45, "st":0.27}}
{"vcselab":{"timestamp_begin":1763680334.082454600, "rt":0.85, "ut":0.54, "st":0.26}}
{"link":{"timestamp_begin":1763680335.075535259, "rt":0.69, "ut":0.24, "st":0.41}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1763680332.159247714}
{"VCS_COMP_START_TIME": 1763680332.159247714}
{"VCS_COMP_END_TIME": 1763680335.949274494}
{"VCS_USER_OPTIONS": "-sverilog alu.sv constants.sv controlpath.sv datapath.sv library.sv memory.sv regfile.sv RISC240.sv SSegDisplayDriver.sv"}
{"vcs1": {"peak_mem": 2492820}}
{"stitch_vcselab": {"peak_mem": 2493101}}
