# Reading C:/altera_lite/16.0/modelsim_ase/tcl/vsim/pref.tcl
# do De0LEDPanel_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying C:/altera_lite/16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Repositories/FPGA/Altera/LED\ Panel/FPGA-LED-Panel {D:/Repositories/FPGA/Altera/LED Panel/FPGA-LED-Panel/pll.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:12:08 on Aug 20,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Repositories/FPGA/Altera/LED Panel/FPGA-LED-Panel" D:/Repositories/FPGA/Altera/LED Panel/FPGA-LED-Panel/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:12:08 on Aug 20,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Repositories/FPGA/Altera/LED\ Panel/FPGA-LED-Panel {D:/Repositories/FPGA/Altera/LED Panel/FPGA-LED-Panel/led_panel.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:12:09 on Aug 20,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Repositories/FPGA/Altera/LED Panel/FPGA-LED-Panel" D:/Repositories/FPGA/Altera/LED Panel/FPGA-LED-Panel/led_panel.v 
# -- Compiling module led_panel
# 
# Top level modules:
# 	led_panel
# End time: 14:12:09 on Aug 20,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Repositories/FPGA/Altera/LED\ Panel/FPGA-LED-Panel {D:/Repositories/FPGA/Altera/LED Panel/FPGA-LED-Panel/dpram.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:12:10 on Aug 20,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Repositories/FPGA/Altera/LED Panel/FPGA-LED-Panel" D:/Repositories/FPGA/Altera/LED Panel/FPGA-LED-Panel/dpram.v 
# -- Compiling module dpram
# 
# Top level modules:
# 	dpram
# End time: 14:12:10 on Aug 20,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Repositories/FPGA/Altera/LED\ Panel/FPGA-LED-Panel {D:/Repositories/FPGA/Altera/LED Panel/FPGA-LED-Panel/dimmer.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 14:12:10 on Aug 20,2016
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Repositories/FPGA/Altera/LED Panel/FPGA-LED-Panel" D:/Repositories/FPGA/Altera/LED Panel/FPGA-LED-Panel/dimmer.v 
# -- Compiling module dimmer
# ** Error: D:/Repositories/FPGA/Altera/LED Panel/FPGA-LED-Panel/dimmer.v(27): (vlog-2110) Illegal reference to net "wr_addr".
# 
# ** Error: D:/Repositories/FPGA/Altera/LED Panel/FPGA-LED-Panel/dimmer.v(27): Initializer must be a constant value or constant expression.
# ** Error: D:/Repositories/FPGA/Altera/LED Panel/FPGA-LED-Panel/dimmer.v(28): (vlog-2110) Illegal reference to net "wr_data".
# 
# ** Error: D:/Repositories/FPGA/Altera/LED Panel/FPGA-LED-Panel/dimmer.v(28): Initializer must be a constant value or constant expression.
# End time: 14:12:10 on Aug 20,2016, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/altera_lite/16.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./De0LEDPanel_run_msim_rtl_verilog.do line 11
# C:/altera_lite/16.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+D:/Repositories/FPGA/Altera/LED\ Panel/FPGA-LED-Panel {D:/Repositories/FPGA/Altera/LED Panel/FPGA-LED-Panel/dimm..."
# Loading project led_panel
