#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jul 30 05:13:13 2021
# Process ID: 12829
# Current directory: /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.runs/synth_1
# Command line: vivado -log accQuant.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source accQuant.tcl
# Log file: /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.runs/synth_1/accQuant.vds
# Journal file: /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source accQuant.tcl -notrace
Command: synth_design -top accQuant -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12871 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1965.516 ; gain = 201.715 ; free physical = 845 ; free virtual = 3327
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'accQuant' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/accQuant.v:23]
	Parameter numWeightRstlConv bound to: 676 - type: integer 
	Parameter addressWidthCount bound to: 10 - type: integer 
	Parameter dataWidthCount bound to: 10 - type: integer 
	Parameter dataWidthMen bound to: 16 - type: integer 
	Parameter dataWidthMenConv bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/clock_divider.v:23]
	Parameter DIVISOR bound to: 28'b0000000000000000000000100110 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/clock_divider.v:23]
INFO: [Synth 8-6157] synthesizing module 'controlMemoryAddressImg' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressImg.v:23]
	Parameter counterWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter_col' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressImg.v:114]
	Parameter counterWidth bound to: 10 - type: integer 
	Parameter n_c bound to: 5'b11100 
	Parameter n_r bound to: 5'b11100 
INFO: [Synth 8-6155] done synthesizing module 'counter_col' (2#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressImg.v:114]
INFO: [Synth 8-6157] synthesizing module 'counter_row' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressImg.v:68]
	Parameter counterWidth bound to: 10 - type: integer 
	Parameter n_c bound to: 5'b11100 
	Parameter n_r bound to: 5'b11100 
INFO: [Synth 8-6155] done synthesizing module 'counter_row' (3#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressImg.v:68]
INFO: [Synth 8-6155] done synthesizing module 'controlMemoryAddressImg' (4#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressImg.v:23]
INFO: [Synth 8-6157] synthesizing module 'counterPositionRstlConv' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/counterPositionRstlConv.v:23]
	Parameter counterWidth bound to: 10 - type: integer 
	Parameter numWeightRstlConv bound to: 676 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counterPositionRstlConv' (5#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/counterPositionRstlConv.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory_image' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_image.v:23]
	Parameter numWeightImg bound to: 784 - type: integer 
	Parameter addressWidthPos bound to: 11 - type: integer 
	Parameter addressWidthImg bound to: 10 - type: integer 
	Parameter dataWidthImg bound to: 16 - type: integer 
	Parameter weightFileImg bound to: /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/image.mem - type: string 
	Parameter n_c bound to: 5'b11100 
	Parameter n_r bound to: 5'b11100 
	Parameter q bound to: 64'b0000000000000000000000000000000001111000000101011010111100110000 
	Parameter mask bound to: 8'b11111111 
	Parameter zero bound to: 1'b0 
	Parameter one bound to: 1'b1 
	Parameter offset_ent bound to: 6 - type: integer 
	Parameter offset_sor bound to: -1 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/image.mem' is read successfully [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_image.v:73]
INFO: [Synth 8-6155] done synthesizing module 'memory_image' (6#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_image.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory_filter_1' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_1.v:23]
	Parameter numWeightFilter bound to: 10 - type: integer 
	Parameter addressWidthFilter bound to: 4 - type: integer 
	Parameter dataWidthFilter bound to: 16 - type: integer 
	Parameter weightFileFilter bound to: /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/filter1.mem - type: string 
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_1.v:49]
WARNING: [Synth 8-3848] Net register[0] in module/entity memory_filter_1 does not have driver. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_1.v:44]
WARNING: [Synth 8-3848] Net register[1] in module/entity memory_filter_1 does not have driver. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_1.v:44]
WARNING: [Synth 8-3848] Net register[2] in module/entity memory_filter_1 does not have driver. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_1.v:44]
WARNING: [Synth 8-3848] Net register[3] in module/entity memory_filter_1 does not have driver. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_1.v:44]
WARNING: [Synth 8-3848] Net register[4] in module/entity memory_filter_1 does not have driver. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_1.v:44]
WARNING: [Synth 8-3848] Net register[5] in module/entity memory_filter_1 does not have driver. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_1.v:44]
WARNING: [Synth 8-3848] Net register[6] in module/entity memory_filter_1 does not have driver. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_1.v:44]
WARNING: [Synth 8-3848] Net register[7] in module/entity memory_filter_1 does not have driver. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_1.v:44]
WARNING: [Synth 8-3848] Net register[8] in module/entity memory_filter_1 does not have driver. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_1.v:44]
WARNING: [Synth 8-3848] Net register[9] in module/entity memory_filter_1 does not have driver. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_1.v:44]
INFO: [Synth 8-6155] done synthesizing module 'memory_filter_1' (7#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory_filter_2' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_2.v:22]
	Parameter numWeightFilter bound to: 10 - type: integer 
	Parameter addressWidthFilter bound to: 4 - type: integer 
	Parameter dataWidthFilter bound to: 16 - type: integer 
	Parameter weightFileFilter bound to: /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/filter2.mem - type: string 
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_2.v:48]
WARNING: [Synth 8-3848] Net register[0] in module/entity memory_filter_2 does not have driver. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_2.v:43]
WARNING: [Synth 8-3848] Net register[1] in module/entity memory_filter_2 does not have driver. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_2.v:43]
WARNING: [Synth 8-3848] Net register[2] in module/entity memory_filter_2 does not have driver. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_2.v:43]
WARNING: [Synth 8-3848] Net register[3] in module/entity memory_filter_2 does not have driver. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_2.v:43]
WARNING: [Synth 8-3848] Net register[4] in module/entity memory_filter_2 does not have driver. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_2.v:43]
WARNING: [Synth 8-3848] Net register[5] in module/entity memory_filter_2 does not have driver. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_2.v:43]
WARNING: [Synth 8-3848] Net register[6] in module/entity memory_filter_2 does not have driver. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_2.v:43]
WARNING: [Synth 8-3848] Net register[7] in module/entity memory_filter_2 does not have driver. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_2.v:43]
WARNING: [Synth 8-3848] Net register[8] in module/entity memory_filter_2 does not have driver. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_2.v:43]
WARNING: [Synth 8-3848] Net register[9] in module/entity memory_filter_2 does not have driver. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_2.v:43]
INFO: [Synth 8-6155] done synthesizing module 'memory_filter_2' (8#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_2.v:22]
INFO: [Synth 8-6157] synthesizing module 'memory_filter_3' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_3.v:23]
	Parameter numWeightFilter bound to: 10 - type: integer 
	Parameter addressWidthFilter bound to: 4 - type: integer 
	Parameter dataWidthFilter bound to: 16 - type: integer 
	Parameter weightFileFilter bound to: /home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/filter2.mem - type: string 
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_3.v:49]
WARNING: [Synth 8-3848] Net register[0] in module/entity memory_filter_3 does not have driver. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_3.v:44]
WARNING: [Synth 8-3848] Net register[1] in module/entity memory_filter_3 does not have driver. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_3.v:44]
WARNING: [Synth 8-3848] Net register[2] in module/entity memory_filter_3 does not have driver. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_3.v:44]
WARNING: [Synth 8-3848] Net register[3] in module/entity memory_filter_3 does not have driver. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_3.v:44]
WARNING: [Synth 8-3848] Net register[4] in module/entity memory_filter_3 does not have driver. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_3.v:44]
WARNING: [Synth 8-3848] Net register[5] in module/entity memory_filter_3 does not have driver. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_3.v:44]
WARNING: [Synth 8-3848] Net register[6] in module/entity memory_filter_3 does not have driver. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_3.v:44]
WARNING: [Synth 8-3848] Net register[7] in module/entity memory_filter_3 does not have driver. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_3.v:44]
WARNING: [Synth 8-3848] Net register[8] in module/entity memory_filter_3 does not have driver. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_3.v:44]
WARNING: [Synth 8-3848] Net register[9] in module/entity memory_filter_3 does not have driver. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_3.v:44]
INFO: [Synth 8-6155] done synthesizing module 'memory_filter_3' (9#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_filter_3.v:23]
INFO: [Synth 8-6157] synthesizing module 'convolution' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/convolution.v:23]
	Parameter dataWidthConv bound to: 16 - type: integer 
	Parameter s0 bound to: 4'b0000 
	Parameter s1 bound to: 4'b0001 
	Parameter s2 bound to: 4'b0010 
	Parameter s3 bound to: 4'b0011 
	Parameter s4 bound to: 4'b0100 
	Parameter s5 bound to: 4'b0101 
	Parameter s6 bound to: 4'b0110 
	Parameter s7 bound to: 4'b0111 
	Parameter s8 bound to: 4'b1000 
	Parameter s9 bound to: 4'b1001 
	Parameter s10 bound to: 4'b1010 
	Parameter s11 bound to: 4'b1011 
	Parameter s12 bound to: 4'b1100 
	Parameter s13 bound to: 4'b1101 
	Parameter s14 bound to: 4'b1110 
INFO: [Synth 8-251] *********************************************************************** [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/convolution.v:83]
INFO: [Synth 8-6157] synthesizing module 'quantization' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/quantization.v:24]
	Parameter s0 bound to: 4'b0000 
	Parameter s1 bound to: 4'b0001 
	Parameter s2 bound to: 4'b0010 
	Parameter s3 bound to: 4'b0011 
	Parameter s4 bound to: 4'b0100 
	Parameter s5 bound to: 4'b0101 
	Parameter s6 bound to: 4'b0110 
	Parameter s7 bound to: 4'b0111 
	Parameter s8 bound to: 4'b1000 
	Parameter s9 bound to: 4'b1001 
	Parameter s10 bound to: 4'b1010 
	Parameter s11 bound to: 4'b1011 
	Parameter s12 bound to: 4'b1100 
	Parameter s13 bound to: 4'b1101 
	Parameter s14 bound to: 4'b1110 
	Parameter q bound to: 63'b000000000000000000000000000000001111000000101011010111100110000 
	Parameter mask bound to: 8'b11111111 
	Parameter zero bound to: 1'b0 
	Parameter one bound to: 1'b1 
	Parameter offset_ent bound to: 6 - type: integer 
	Parameter offset_sor bound to: -1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/quantization.v:82]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/quantization.v:112]
INFO: [Synth 8-6155] done synthesizing module 'quantization' (10#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/quantization.v:24]
INFO: [Synth 8-6157] synthesizing module 'ReLu' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/ReLu.v:22]
	Parameter s0 bound to: 4'b0000 
	Parameter s1 bound to: 4'b0001 
	Parameter s2 bound to: 4'b0010 
	Parameter s3 bound to: 4'b0011 
	Parameter s4 bound to: 4'b0100 
	Parameter s5 bound to: 4'b0101 
	Parameter s6 bound to: 4'b0110 
	Parameter s7 bound to: 4'b0111 
	Parameter s8 bound to: 4'b1000 
	Parameter s9 bound to: 4'b1001 
	Parameter s10 bound to: 4'b1010 
	Parameter s11 bound to: 4'b1011 
	Parameter s12 bound to: 4'b1100 
	Parameter s13 bound to: 4'b1101 
	Parameter s14 bound to: 4'b1110 
	Parameter q bound to: 64'b0000000000000000000000000000000001111000000101011010111100110000 
	Parameter mask bound to: 8'b11111111 
	Parameter zero bound to: 1'b0 
	Parameter one bound to: 1'b1 
	Parameter offset_ent bound to: 6 - type: integer 
	Parameter offset_sor bound to: -1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/ReLu.v:65]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/ReLu.v:80]
INFO: [Synth 8-6155] done synthesizing module 'ReLu' (11#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/ReLu.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/convolution.v:121]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/convolution.v:151]
INFO: [Synth 8-6155] done synthesizing module 'convolution' (12#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/convolution.v:23]
INFO: [Synth 8-6157] synthesizing module 'memory_rstl_conv_1' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_rstl_conv_1.v:23]
	Parameter n_c bound to: 5'b11010 
	Parameter n_r bound to: 5'b11010 
	Parameter dataWidthImg bound to: 16 - type: integer 
	Parameter numWeightRstlConv bound to: 676 - type: integer 
	Parameter addressWidthRstlConv bound to: 10 - type: integer 
	Parameter dataWidthRstlConv bound to: 8 - type: integer 
INFO: [Synth 8-251] wadd1, x [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_rstl_conv_1.v:72]
INFO: [Synth 8-6155] done synthesizing module 'memory_rstl_conv_1' (13#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_rstl_conv_1.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'rdata0' does not match port width (16) of module 'memory_rstl_conv_1' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/accQuant.v:377]
WARNING: [Synth 8-689] width (8) of port connection 'rdata1' does not match port width (16) of module 'memory_rstl_conv_1' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/accQuant.v:378]
WARNING: [Synth 8-689] width (8) of port connection 'rdata2' does not match port width (16) of module 'memory_rstl_conv_1' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/accQuant.v:379]
WARNING: [Synth 8-689] width (8) of port connection 'rdata3' does not match port width (16) of module 'memory_rstl_conv_1' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/accQuant.v:380]
INFO: [Synth 8-6157] synthesizing module 'memory_rstl_conv_2' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_rstl_conv_2.v:24]
	Parameter n_c bound to: 5'b11010 
	Parameter n_r bound to: 5'b11010 
	Parameter dataWidthImg bound to: 16 - type: integer 
	Parameter numWeightRstlConv bound to: 676 - type: integer 
	Parameter addressWidthRstlConv bound to: 10 - type: integer 
	Parameter dataWidthRstlConv bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_rstl_conv_2' (14#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_rstl_conv_2.v:24]
WARNING: [Synth 8-689] width (8) of port connection 'rdata0' does not match port width (16) of module 'memory_rstl_conv_2' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/accQuant.v:392]
WARNING: [Synth 8-689] width (8) of port connection 'rdata1' does not match port width (16) of module 'memory_rstl_conv_2' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/accQuant.v:393]
WARNING: [Synth 8-689] width (8) of port connection 'rdata2' does not match port width (16) of module 'memory_rstl_conv_2' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/accQuant.v:394]
WARNING: [Synth 8-689] width (8) of port connection 'rdata3' does not match port width (16) of module 'memory_rstl_conv_2' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/accQuant.v:395]
INFO: [Synth 8-6157] synthesizing module 'memory_rstl_conv_3' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_rstl_conv_3.v:23]
	Parameter n_c bound to: 5'b11010 
	Parameter n_r bound to: 5'b11010 
	Parameter dataWidthImg bound to: 16 - type: integer 
	Parameter numWeightRstlConv bound to: 676 - type: integer 
	Parameter addressWidthRstlConv bound to: 10 - type: integer 
	Parameter dataWidthRstlConv bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory_rstl_conv_3' (15#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_rstl_conv_3.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'rdata0' does not match port width (16) of module 'memory_rstl_conv_3' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/accQuant.v:407]
WARNING: [Synth 8-689] width (8) of port connection 'rdata1' does not match port width (16) of module 'memory_rstl_conv_3' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/accQuant.v:408]
WARNING: [Synth 8-689] width (8) of port connection 'rdata2' does not match port width (16) of module 'memory_rstl_conv_3' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/accQuant.v:409]
WARNING: [Synth 8-689] width (8) of port connection 'rdata3' does not match port width (16) of module 'memory_rstl_conv_3' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/accQuant.v:410]
INFO: [Synth 8-6157] synthesizing module 'clock_divider_max' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/clock_divider_max.v:24]
	Parameter DIVISOR bound to: 28'b0000000000000000000000000110 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider_max' (16#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/clock_divider_max.v:24]
INFO: [Synth 8-6157] synthesizing module 'controlMemoryAddressConv' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressConv.v:23]
	Parameter counterWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter_col_max' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressConv.v:116]
	Parameter counterWidth bound to: 10 - type: integer 
	Parameter n_c bound to: 5'b11010 
	Parameter n_r bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'counter_col_max' (17#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressConv.v:116]
INFO: [Synth 8-6157] synthesizing module 'counter_row_max' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressConv.v:70]
	Parameter counterWidth bound to: 10 - type: integer 
	Parameter n_c bound to: 5'b11010 
	Parameter n_r bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'counter_row_max' (18#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressConv.v:70]
INFO: [Synth 8-6155] done synthesizing module 'controlMemoryAddressConv' (19#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressConv.v:23]
INFO: [Synth 8-6157] synthesizing module 'counterPositionRstlMax' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/counterPositionRstlMax.v:23]
	Parameter counterWidth bound to: 10 - type: integer 
	Parameter numWeightRstlMax bound to: 507 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counterPositionRstlMax' (20#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/counterPositionRstlMax.v:23]
INFO: [Synth 8-6157] synthesizing module 'maxpooling' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/maxpooling.v:23]
	Parameter addressWidthConv bound to: 10 - type: integer 
	Parameter dataWidthMax bound to: 8 - type: integer 
	Parameter s0 bound to: 4'b0000 
	Parameter s1 bound to: 4'b0001 
	Parameter s2 bound to: 4'b0010 
	Parameter s3 bound to: 4'b0011 
	Parameter s4 bound to: 4'b0100 
	Parameter s5 bound to: 4'b0101 
	Parameter s6 bound to: 4'b0110 
	Parameter s7 bound to: 4'b0111 
	Parameter s8 bound to: 4'b1000 
	Parameter s9 bound to: 4'b1001 
	Parameter s10 bound to: 4'b1010 
	Parameter s11 bound to: 4'b1011 
	Parameter s12 bound to: 4'b1100 
	Parameter s13 bound to: 4'b1101 
	Parameter s14 bound to: 4'b1110 
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/maxpooling.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/maxpooling.v:81]
INFO: [Synth 8-6155] done synthesizing module 'maxpooling' (21#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/maxpooling.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/accQuant.v:490]
INFO: [Synth 8-6157] synthesizing module 'memory_rstl_max_1' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_rstl_max_1.v:23]
	Parameter n_c bound to: 5'b11010 
	Parameter n_r bound to: 5'b11010 
	Parameter dataWidthImg bound to: 16 - type: integer 
	Parameter numWeightRstlConv bound to: 507 - type: integer 
	Parameter addressWidthRstlConv bound to: 10 - type: integer 
	Parameter dataWidthRstlConv bound to: 8 - type: integer 
INFO: [Synth 8-251] wadd1_max1, x [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_rstl_max_1.v:74]
INFO: [Synth 8-6155] done synthesizing module 'memory_rstl_max_1' (22#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/memory_rstl_max_1.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'wen' does not match port width (1) of module 'memory_rstl_max_1' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/accQuant.v:493]
INFO: [Synth 8-6155] done synthesizing module 'accQuant' (23#1) [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/accQuant.v:23]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port clk
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port wen
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port wadd1[9]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port wadd1[8]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port wadd1[7]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port wadd1[6]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port wadd1[5]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port wadd1[4]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port wadd1[3]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port wadd1[2]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port wadd1[1]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port wadd1[0]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port wadd2[9]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port wadd2[8]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port wadd2[7]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port wadd2[6]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port wadd2[5]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port wadd2[4]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port wadd2[3]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port wadd2[2]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port wadd2[1]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port wadd2[0]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port wadd3[9]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port wadd3[8]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port wadd3[7]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port wadd3[6]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port wadd3[5]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port wadd3[4]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port wadd3[3]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port wadd3[2]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port wadd3[1]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port wadd3[0]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port data_in1[7]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port data_in1[6]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port data_in1[5]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port data_in1[4]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port data_in1[3]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port data_in1[2]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port data_in1[1]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port data_in1[0]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port data_in2[7]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port data_in2[6]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port data_in2[5]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port data_in2[4]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port data_in2[3]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port data_in2[2]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port data_in2[1]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port data_in2[0]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port data_in3[7]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port data_in3[6]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port data_in3[5]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port data_in3[4]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port data_in3[3]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port data_in3[2]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port data_in3[1]
WARNING: [Synth 8-3331] design memory_rstl_max_1 has unconnected port data_in3[0]
WARNING: [Synth 8-3331] design maxpooling has unconnected port rst
WARNING: [Synth 8-3331] design convolution has unconnected port en
WARNING: [Synth 8-3331] design convolution has unconnected port rst
WARNING: [Synth 8-3331] design controlMemoryAddressImg has unconnected port en
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2027.266 ; gain = 263.465 ; free physical = 871 ; free virtual = 3354
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2033.203 ; gain = 269.402 ; free physical = 871 ; free virtual = 3353
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2033.203 ; gain = 269.402 ; free physical = 871 ; free virtual = 3353
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2033.203 ; gain = 0.000 ; free physical = 863 ; free virtual = 3345
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/constrs_1/new/ports.xdc]
Finished Parsing XDC File [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/constrs_1/new/ports.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/constrs_1/new/ports.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/accQuant_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/accQuant_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2203.922 ; gain = 0.000 ; free physical = 770 ; free virtual = 3252
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2203.922 ; gain = 0.000 ; free physical = 770 ; free virtual = 3252
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2203.922 ; gain = 440.121 ; free physical = 845 ; free virtual = 3327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2203.922 ; gain = 440.121 ; free physical = 845 ; free virtual = 3327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2203.922 ; gain = 440.121 ; free physical = 845 ; free virtual = 3327
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "register" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'ReLu'
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'maxpooling'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                            00001 |                             0000
                      s1 |                            00010 |                             0001
                      s2 |                            00100 |                             0010
                      s3 |                            01000 |                             0011
                  iSTATE |                            10000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'one-hot' in module 'ReLu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                            00001 |                             0000
                      s1 |                            00010 |                             0001
                      s2 |                            00100 |                             0010
                      s3 |                            01000 |                             0011
                  iSTATE |                            10000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'one-hot' in module 'maxpooling'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2203.922 ; gain = 440.121 ; free physical = 834 ; free virtual = 3317
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   9 Input     17 Bit       Adders := 3     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 16    
	   2 Input      9 Bit       Adders := 9     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 6     
	               17 Bit    Registers := 36    
	               16 Bit    Registers := 39    
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 27    
	                8 Bit    Registers := 21    
	                4 Bit    Registers := 12    
	                1 Bit    Registers := 40    
+---Multipliers : 
	                31x64  Multipliers := 3     
+---RAMs : 
	               5K Bit         RAMs := 3     
+---Muxes : 
	 785 Input     16 Bit        Muxes := 9     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 9     
	   5 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 9     
	   5 Input      4 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 39    
	  12 Input      1 Bit        Muxes := 3     
	  13 Input      1 Bit        Muxes := 33    
	   5 Input      1 Bit        Muxes := 21    
	   6 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module accQuant 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module clock_divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module counter_col 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module counter_row 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module counterPositionRstlConv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module memory_image 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 9     
+---Muxes : 
	 785 Input     16 Bit        Muxes := 9     
Module memory_filter_1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 10    
Module memory_filter_2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 10    
Module memory_filter_3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 10    
Module quantization 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Multipliers : 
	                31x64  Multipliers := 1     
+---Muxes : 
	  12 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 1     
Module ReLu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 3     
	   5 Input      9 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
Module convolution 
Detailed RTL Component Info : 
+---Adders : 
	   9 Input     17 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 12    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
Module memory_rstl_conv_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module memory_rstl_conv_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module memory_rstl_conv_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module clock_divider_max 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module counter_col_max 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
Module counter_row_max 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module counterPositionRstlMax 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module maxpooling 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP p_img_0, operation Mode is: C+A*(B:0x1c).
DSP Report: operator p_img_0 is absorbed into DSP p_img_0.
DSP Report: operator p_img_00 is absorbed into DSP p_img_0.
DSP Report: Generating DSP p_img_1, operation Mode is: C+A*(B:0x1c)+1.
DSP Report: operator p_img_1 is absorbed into DSP p_img_1.
DSP Report: operator p_img_00 is absorbed into DSP p_img_1.
DSP Report: Generating DSP p_img_00, operation Mode is: A*(B:0x1c).
DSP Report: operator p_img_00 is absorbed into DSP p_img_00.
DSP Report: Generating DSP p_img_2, operation Mode is: PCIN+(A:0x0):B+(C:0x2).
DSP Report: operator p_img_2 is absorbed into DSP p_img_2.
DSP Report: Generating DSP p_img_3, operation Mode is: C+A*(B:0x1c).
DSP Report: operator p_img_3 is absorbed into DSP p_img_3.
DSP Report: operator p_img_30 is absorbed into DSP p_img_3.
DSP Report: Generating DSP p_img_4, operation Mode is: C+A*(B:0x1c)+1.
DSP Report: operator p_img_4 is absorbed into DSP p_img_4.
DSP Report: operator p_img_30 is absorbed into DSP p_img_4.
DSP Report: Generating DSP p_img_30, operation Mode is: A*(B:0x1c).
DSP Report: operator p_img_30 is absorbed into DSP p_img_30.
DSP Report: Generating DSP p_img_5, operation Mode is: PCIN+(A:0x0):B+(C:0x2).
DSP Report: operator p_img_5 is absorbed into DSP p_img_5.
DSP Report: Generating DSP p_img_6, operation Mode is: C+A*(B:0x1c).
DSP Report: operator p_img_6 is absorbed into DSP p_img_6.
DSP Report: operator p_img_60 is absorbed into DSP p_img_6.
DSP Report: Generating DSP p_img_7, operation Mode is: C+A*(B:0x1c)+1.
DSP Report: operator p_img_7 is absorbed into DSP p_img_7.
DSP Report: operator p_img_60 is absorbed into DSP p_img_7.
DSP Report: Generating DSP p_img_60, operation Mode is: A*(B:0x1c).
DSP Report: operator p_img_60 is absorbed into DSP p_img_60.
DSP Report: Generating DSP p_img_8, operation Mode is: PCIN+(A:0x0):B+(C:0x2).
DSP Report: operator p_img_8 is absorbed into DSP p_img_8.
WARNING: [Synth 8-3936] Found unconnected internal register 'quant/result2_reg' and it is trimmed from '32' to '17' bits. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/quantization.v:122]
WARNING: [Synth 8-3936] Found unconnected internal register 'quant/result1_reg' and it is trimmed from '64' to '63' bits. [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/quantization.v:116]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/quantization.v:116]
DSP Report: Generating DSP p_2_in, operation Mode is: A*B.
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP p_4_in, operation Mode is: A*B.
DSP Report: operator p_4_in is absorbed into DSP p_4_in.
DSP Report: Generating DSP p_6_in, operation Mode is: A*B.
DSP Report: operator p_6_in is absorbed into DSP p_6_in.
DSP Report: Generating DSP p_8_in, operation Mode is: A*B.
DSP Report: operator p_8_in is absorbed into DSP p_8_in.
DSP Report: Generating DSP p_10_in, operation Mode is: A*B.
DSP Report: operator p_10_in is absorbed into DSP p_10_in.
DSP Report: Generating DSP p_12_in, operation Mode is: A*B.
DSP Report: operator p_12_in is absorbed into DSP p_12_in.
DSP Report: Generating DSP p_14_in, operation Mode is: A*B.
DSP Report: operator p_14_in is absorbed into DSP p_14_in.
DSP Report: Generating DSP p_16_in, operation Mode is: A*B.
DSP Report: operator p_16_in is absorbed into DSP p_16_in.
DSP Report: Generating DSP p_0_in, operation Mode is: A*B.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP quant/result10, operation Mode is: (A:0x1af30)*B2.
DSP Report: register quant/result10 is absorbed into DSP quant/result10.
DSP Report: operator quant/result10 is absorbed into DSP quant/result10.
DSP Report: operator quant/result10 is absorbed into DSP quant/result10.
DSP Report: Generating DSP quant/result1_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register quant/result1_reg is absorbed into DSP quant/result1_reg.
DSP Report: register quant/result1_reg is absorbed into DSP quant/result1_reg.
DSP Report: operator quant/result10 is absorbed into DSP quant/result1_reg.
DSP Report: operator quant/result10 is absorbed into DSP quant/result1_reg.
DSP Report: Generating DSP quant/result10, operation Mode is: A2*B.
DSP Report: register quant/result10 is absorbed into DSP quant/result10.
DSP Report: operator quant/result10 is absorbed into DSP quant/result10.
DSP Report: operator quant/result10 is absorbed into DSP quant/result10.
DSP Report: Generating DSP quant/result10, operation Mode is: PCIN+A2*(B:0x1af30).
DSP Report: register quant/result10 is absorbed into DSP quant/result10.
DSP Report: operator quant/result10 is absorbed into DSP quant/result10.
DSP Report: operator quant/result10 is absorbed into DSP quant/result10.
DSP Report: Generating DSP quant/result1_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register quant/result1_reg is absorbed into DSP quant/result1_reg.
DSP Report: register quant/result1_reg is absorbed into DSP quant/result1_reg.
DSP Report: operator quant/result10 is absorbed into DSP quant/result1_reg.
DSP Report: operator quant/result10 is absorbed into DSP quant/result1_reg.
DSP Report: Generating DSP quant/result10, operation Mode is: A2*(B:0x1af30).
DSP Report: register quant/result10 is absorbed into DSP quant/result10.
DSP Report: operator quant/result10 is absorbed into DSP quant/result10.
DSP Report: operator quant/result10 is absorbed into DSP quant/result10.
DSP Report: Generating DSP quant/result10, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register quant/result10 is absorbed into DSP quant/result10.
DSP Report: operator quant/result10 is absorbed into DSP quant/result10.
DSP Report: operator quant/result10 is absorbed into DSP quant/result10.
DSP Report: Generating DSP quant/result1_reg, operation Mode is: PCIN+A2*(B:0x1af30).
DSP Report: register quant/result1_reg is absorbed into DSP quant/result1_reg.
DSP Report: register quant/result1_reg is absorbed into DSP quant/result1_reg.
DSP Report: operator quant/result10 is absorbed into DSP quant/result1_reg.
DSP Report: operator quant/result10 is absorbed into DSP quant/result1_reg.
WARNING: [Synth 8-6014] Unused sequential element quant/result1_reg was removed.  [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/quantization.v:116]
DSP Report: Generating DSP p_2_in, operation Mode is: A*B.
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP p_4_in, operation Mode is: A*B.
DSP Report: operator p_4_in is absorbed into DSP p_4_in.
DSP Report: Generating DSP p_6_in, operation Mode is: A*B.
DSP Report: operator p_6_in is absorbed into DSP p_6_in.
DSP Report: Generating DSP p_8_in, operation Mode is: A*B.
DSP Report: operator p_8_in is absorbed into DSP p_8_in.
DSP Report: Generating DSP p_10_in, operation Mode is: A*B.
DSP Report: operator p_10_in is absorbed into DSP p_10_in.
DSP Report: Generating DSP p_12_in, operation Mode is: A*B.
DSP Report: operator p_12_in is absorbed into DSP p_12_in.
DSP Report: Generating DSP p_14_in, operation Mode is: A*B.
DSP Report: operator p_14_in is absorbed into DSP p_14_in.
DSP Report: Generating DSP p_16_in, operation Mode is: A*B.
DSP Report: operator p_16_in is absorbed into DSP p_16_in.
DSP Report: Generating DSP p_0_in, operation Mode is: A*B.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP quant/result10, operation Mode is: A2*(B:0x3c0a).
DSP Report: register quant/result10 is absorbed into DSP quant/result10.
DSP Report: operator quant/result10 is absorbed into DSP quant/result10.
DSP Report: operator quant/result10 is absorbed into DSP quant/result10.
DSP Report: Generating DSP quant/result1_reg, operation Mode is: PCIN+A2*(B:0x1af30).
DSP Report: register quant/result10 is absorbed into DSP quant/result1_reg.
DSP Report: register quant/result1_reg is absorbed into DSP quant/result1_reg.
DSP Report: operator quant/result10 is absorbed into DSP quant/result1_reg.
DSP Report: operator quant/result10 is absorbed into DSP quant/result1_reg.
DSP Report: Generating DSP quant/result10, operation Mode is: A2*(B:0x1af30).
DSP Report: register quant/result10 is absorbed into DSP quant/result10.
DSP Report: operator quant/result10 is absorbed into DSP quant/result10.
DSP Report: operator quant/result10 is absorbed into DSP quant/result10.
DSP Report: Generating DSP quant/result10, operation Mode is: (PCIN>>17)+A2*(B:0x3c0a).
DSP Report: register quant/result10 is absorbed into DSP quant/result10.
DSP Report: operator quant/result10 is absorbed into DSP quant/result10.
DSP Report: operator quant/result10 is absorbed into DSP quant/result10.
DSP Report: Generating DSP quant/result1_reg, operation Mode is: PCIN+A2*(B:0x1af30).
DSP Report: register quant/result10 is absorbed into DSP quant/result1_reg.
DSP Report: register quant/result1_reg is absorbed into DSP quant/result1_reg.
DSP Report: operator quant/result10 is absorbed into DSP quant/result1_reg.
DSP Report: operator quant/result10 is absorbed into DSP quant/result1_reg.
DSP Report: Generating DSP p_2_in, operation Mode is: A*B.
DSP Report: operator p_2_in is absorbed into DSP p_2_in.
DSP Report: Generating DSP p_4_in, operation Mode is: A*B.
DSP Report: operator p_4_in is absorbed into DSP p_4_in.
DSP Report: Generating DSP p_6_in, operation Mode is: A*B.
DSP Report: operator p_6_in is absorbed into DSP p_6_in.
DSP Report: Generating DSP p_8_in, operation Mode is: A*B.
DSP Report: operator p_8_in is absorbed into DSP p_8_in.
DSP Report: Generating DSP p_10_in, operation Mode is: A*B.
DSP Report: operator p_10_in is absorbed into DSP p_10_in.
DSP Report: Generating DSP p_12_in, operation Mode is: A*B.
DSP Report: operator p_12_in is absorbed into DSP p_12_in.
DSP Report: Generating DSP p_14_in, operation Mode is: A*B.
DSP Report: operator p_14_in is absorbed into DSP p_14_in.
DSP Report: Generating DSP p_16_in, operation Mode is: A*B.
DSP Report: operator p_16_in is absorbed into DSP p_16_in.
DSP Report: Generating DSP p_0_in, operation Mode is: A*B.
DSP Report: operator p_0_in is absorbed into DSP p_0_in.
DSP Report: Generating DSP quant/result10, operation Mode is: A2*(B:0x3c0a).
DSP Report: register quant/result10 is absorbed into DSP quant/result10.
DSP Report: operator quant/result10 is absorbed into DSP quant/result10.
DSP Report: operator quant/result10 is absorbed into DSP quant/result10.
DSP Report: Generating DSP quant/result1_reg, operation Mode is: PCIN+A2*(B:0x1af30).
DSP Report: register quant/result10 is absorbed into DSP quant/result1_reg.
DSP Report: register quant/result1_reg is absorbed into DSP quant/result1_reg.
DSP Report: operator quant/result10 is absorbed into DSP quant/result1_reg.
DSP Report: operator quant/result10 is absorbed into DSP quant/result1_reg.
DSP Report: Generating DSP quant/result10, operation Mode is: A2*(B:0x1af30).
DSP Report: register quant/result10 is absorbed into DSP quant/result10.
DSP Report: operator quant/result10 is absorbed into DSP quant/result10.
DSP Report: operator quant/result10 is absorbed into DSP quant/result10.
DSP Report: Generating DSP quant/result10, operation Mode is: (PCIN>>17)+A2*(B:0x3c0a).
DSP Report: register quant/result10 is absorbed into DSP quant/result10.
DSP Report: operator quant/result10 is absorbed into DSP quant/result10.
DSP Report: operator quant/result10 is absorbed into DSP quant/result10.
DSP Report: Generating DSP quant/result1_reg, operation Mode is: PCIN+A2*(B:0x1af30).
DSP Report: register quant/result10 is absorbed into DSP quant/result1_reg.
DSP Report: register quant/result1_reg is absorbed into DSP quant/result1_reg.
DSP Report: operator quant/result10 is absorbed into DSP quant/result1_reg.
DSP Report: operator quant/result10 is absorbed into DSP quant/result1_reg.
DSP Report: Generating DSP p_img_3, operation Mode is: C+A*(B:0x1a).
DSP Report: operator p_img_3 is absorbed into DSP p_img_3.
DSP Report: operator p_img_00 is absorbed into DSP p_img_3.
DSP Report: Generating DSP p_img_2, operation Mode is: C+A*(B:0x1a).
DSP Report: operator p_img_2 is absorbed into DSP p_img_2.
DSP Report: operator p_img_00 is absorbed into DSP p_img_2.
DSP Report: Generating DSP p_img_1, operation Mode is: C+A*(B:0x1a).
DSP Report: operator p_img_1 is absorbed into DSP p_img_1.
DSP Report: operator p_img_00 is absorbed into DSP p_img_1.
DSP Report: Generating DSP p_img_0, operation Mode is: C+A*(B:0x1a).
DSP Report: operator p_img_0 is absorbed into DSP p_img_0.
DSP Report: operator p_img_00 is absorbed into DSP p_img_0.
DSP Report: Generating DSP p_img_3, operation Mode is: C+A*(B:0x1a).
DSP Report: operator p_img_3 is absorbed into DSP p_img_3.
DSP Report: operator p_img_20 is absorbed into DSP p_img_3.
DSP Report: Generating DSP p_img_2, operation Mode is: C+A*(B:0x1a).
DSP Report: operator p_img_2 is absorbed into DSP p_img_2.
DSP Report: operator p_img_20 is absorbed into DSP p_img_2.
DSP Report: Generating DSP p_img_1, operation Mode is: C+A*(B:0x1a).
DSP Report: operator p_img_1 is absorbed into DSP p_img_1.
DSP Report: operator p_img_00 is absorbed into DSP p_img_1.
DSP Report: Generating DSP p_img_0, operation Mode is: C+A*(B:0x1a).
DSP Report: operator p_img_0 is absorbed into DSP p_img_0.
DSP Report: operator p_img_00 is absorbed into DSP p_img_0.
DSP Report: Generating DSP p_img_3, operation Mode is: C+A*(B:0x1a).
DSP Report: operator p_img_3 is absorbed into DSP p_img_3.
DSP Report: operator p_img_20 is absorbed into DSP p_img_3.
DSP Report: Generating DSP p_img_2, operation Mode is: C+A*(B:0x1a).
DSP Report: operator p_img_2 is absorbed into DSP p_img_2.
DSP Report: operator p_img_20 is absorbed into DSP p_img_2.
DSP Report: Generating DSP p_img_1, operation Mode is: C+A*(B:0x1a).
DSP Report: operator p_img_1 is absorbed into DSP p_img_1.
DSP Report: operator p_img_00 is absorbed into DSP p_img_1.
DSP Report: Generating DSP p_img_0, operation Mode is: C+A*(B:0x1a).
DSP Report: operator p_img_0 is absorbed into DSP p_img_0.
DSP Report: operator p_img_00 is absorbed into DSP p_img_0.
WARNING: [Synth 8-3331] design maxpooling has unconnected port rst
WARNING: [Synth 8-3331] design convolution has unconnected port en
WARNING: [Synth 8-3331] design convolution has unconnected port rst
WARNING: [Synth 8-3331] design controlMemoryAddressImg has unconnected port en
INFO: [Synth 8-3971] The signal "save_data_1/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM mem_reg to conserve power
INFO: [Synth 8-3971] The signal "save_data_2/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM mem_reg to conserve power
INFO: [Synth 8-3971] The signal "save_data_3/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM mem_reg to conserve power
INFO: [Synth 8-3886] merging instance 'convolution:/rstl_mult_reg[0][15]' (FDE_1) to 'convolution:/rstl_mult_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'convolution:/rstl_mult_reg[7][15]' (FDE_1) to 'convolution:/rstl_mult_reg[7][16]'
INFO: [Synth 8-3886] merging instance 'convolution:/rstl_mult_reg[8][15]' (FDE_1) to 'convolution:/rstl_mult_reg[8][16]'
INFO: [Synth 8-3886] merging instance 'convolution:/rstl_mult_reg[6][15]' (FDE_1) to 'convolution:/rstl_mult_reg[6][16]'
INFO: [Synth 8-3886] merging instance 'convolution:/rstl_mult_reg[4][15]' (FDE_1) to 'convolution:/rstl_mult_reg[4][16]'
INFO: [Synth 8-3886] merging instance 'convolution:/rstl_mult_reg[5][15]' (FDE_1) to 'convolution:/rstl_mult_reg[5][16]'
INFO: [Synth 8-3886] merging instance 'convolution:/rstl_mult_reg[3][15]' (FDE_1) to 'convolution:/rstl_mult_reg[3][16]'
INFO: [Synth 8-3886] merging instance 'convolution:/rstl_mult_reg[1][15]' (FDE_1) to 'convolution:/rstl_mult_reg[1][16]'
INFO: [Synth 8-3886] merging instance 'convolution:/rstl_mult_reg[2][15]' (FDE_1) to 'convolution:/rstl_mult_reg[2][16]'
INFO: [Synth 8-3886] merging instance 'convolution:/quant/thld1_reg[7]' (FDRE_1) to 'convolution:/quant/thld1_reg[8]'
INFO: [Synth 8-3886] merging instance 'convolution:/quant/thld1_reg[6]' (FDSE_1) to 'convolution:/quant/thld1_reg[0]'
INFO: [Synth 8-3886] merging instance 'convolution:/quant/thld1_reg[5]' (FDSE_1) to 'convolution:/quant/thld1_reg[0]'
INFO: [Synth 8-3886] merging instance 'convolution:/quant/thld1_reg[4]' (FDSE_1) to 'convolution:/quant/thld1_reg[0]'
INFO: [Synth 8-3886] merging instance 'convolution:/quant/thld1_reg[3]' (FDSE_1) to 'convolution:/quant/thld1_reg[0]'
INFO: [Synth 8-3886] merging instance 'convolution:/quant/thld1_reg[2]' (FDSE_1) to 'convolution:/quant/thld1_reg[0]'
INFO: [Synth 8-3886] merging instance 'convolution:/quant/thld1_reg[1]' (FDSE_1) to 'convolution:/quant/thld1_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (convolution:/\quant/thld1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (convolution:/\quant/thld1_reg[8] )
INFO: [Synth 8-3886] merging instance 'convolution:/aux_bias_reg[15]' (FDE_1) to 'convolution:/aux_bias_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (convolution:/\activation/aux_num_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/bias_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/bias_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/bias_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/bias_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/bias_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/bias_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/bias_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/bias_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/bias_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/bias_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/bias_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/bias_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/bias_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/bias_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/bias_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/bias_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata8_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata8_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata8_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata8_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata8_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata8_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata8_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata8_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata8_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata8_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata8_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata8_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata8_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata8_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata8_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata8_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata7_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata7_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata7_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata7_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata7_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata7_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata7_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata7_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata7_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata7_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata7_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata7_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata7_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata7_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata6_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata6_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata6_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata6_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata6_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata6_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata6_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata6_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata6_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata6_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata6_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata6_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata6_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata6_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata6_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata6_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata5_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata5_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata5_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata5_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata5_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata5_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata5_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata5_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata5_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata5_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata5_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata5_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata5_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata5_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata5_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata5_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata4_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata4_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata4_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata4_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata4_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata4_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata4_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata4_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata4_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata4_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata4_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata4_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata4_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\filter1/rdata3_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'image/rdata8_reg[1]' (FDE) to 'image/rdata7_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata8_reg[3]' (FDE) to 'image/rdata8_reg[5]'
INFO: [Synth 8-3886] merging instance 'image/rdata8_reg[6]' (FDE) to 'image/rdata7_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata8_reg[8]' (FDE) to 'image/rdata7_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata8_reg[9]' (FDE) to 'image/rdata7_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata8_reg[10]' (FDE) to 'image/rdata7_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata8_reg[11]' (FDE) to 'image/rdata7_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata8_reg[12]' (FDE) to 'image/rdata7_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata8_reg[13]' (FDE) to 'image/rdata7_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata8_reg[14]' (FDE) to 'image/rdata7_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata8_reg[15]' (FDE) to 'image/rdata7_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata7_reg[1]' (FDE) to 'image/rdata7_reg[6]'
INFO: [Synth 8-3886] merging instance 'image/rdata7_reg[3]' (FDE) to 'image/rdata7_reg[5]'
INFO: [Synth 8-3886] merging instance 'image/rdata7_reg[6]' (FDE) to 'image/rdata7_reg[8]'
INFO: [Synth 8-3886] merging instance 'image/rdata7_reg[8]' (FDE) to 'image/rdata7_reg[9]'
INFO: [Synth 8-3886] merging instance 'image/rdata7_reg[9]' (FDE) to 'image/rdata7_reg[10]'
INFO: [Synth 8-3886] merging instance 'image/rdata7_reg[10]' (FDE) to 'image/rdata7_reg[11]'
INFO: [Synth 8-3886] merging instance 'image/rdata7_reg[11]' (FDE) to 'image/rdata7_reg[12]'
INFO: [Synth 8-3886] merging instance 'image/rdata7_reg[12]' (FDE) to 'image/rdata7_reg[13]'
INFO: [Synth 8-3886] merging instance 'image/rdata7_reg[13]' (FDE) to 'image/rdata7_reg[14]'
INFO: [Synth 8-3886] merging instance 'image/rdata7_reg[14]' (FDE) to 'image/rdata7_reg[15]'
INFO: [Synth 8-3886] merging instance 'image/rdata7_reg[15]' (FDE) to 'image/rdata5_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata6_reg[1]' (FDE) to 'image/rdata5_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata6_reg[3]' (FDE) to 'image/rdata6_reg[5]'
INFO: [Synth 8-3886] merging instance 'image/rdata6_reg[6]' (FDE) to 'image/rdata5_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata6_reg[8]' (FDE) to 'image/rdata5_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata6_reg[9]' (FDE) to 'image/rdata5_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata6_reg[10]' (FDE) to 'image/rdata5_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata6_reg[11]' (FDE) to 'image/rdata5_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata6_reg[12]' (FDE) to 'image/rdata5_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata6_reg[13]' (FDE) to 'image/rdata5_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata6_reg[14]' (FDE) to 'image/rdata5_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata6_reg[15]' (FDE) to 'image/rdata5_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata5_reg[1]' (FDE) to 'image/rdata5_reg[6]'
INFO: [Synth 8-3886] merging instance 'image/rdata5_reg[3]' (FDE) to 'image/rdata5_reg[5]'
INFO: [Synth 8-3886] merging instance 'image/rdata5_reg[6]' (FDE) to 'image/rdata5_reg[8]'
INFO: [Synth 8-3886] merging instance 'image/rdata5_reg[8]' (FDE) to 'image/rdata5_reg[9]'
INFO: [Synth 8-3886] merging instance 'image/rdata5_reg[9]' (FDE) to 'image/rdata5_reg[10]'
INFO: [Synth 8-3886] merging instance 'image/rdata5_reg[10]' (FDE) to 'image/rdata5_reg[11]'
INFO: [Synth 8-3886] merging instance 'image/rdata5_reg[11]' (FDE) to 'image/rdata5_reg[12]'
INFO: [Synth 8-3886] merging instance 'image/rdata5_reg[12]' (FDE) to 'image/rdata5_reg[13]'
INFO: [Synth 8-3886] merging instance 'image/rdata5_reg[13]' (FDE) to 'image/rdata5_reg[14]'
INFO: [Synth 8-3886] merging instance 'image/rdata5_reg[14]' (FDE) to 'image/rdata5_reg[15]'
INFO: [Synth 8-3886] merging instance 'image/rdata5_reg[15]' (FDE) to 'image/rdata3_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata4_reg[1]' (FDE) to 'image/rdata3_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata4_reg[3]' (FDE) to 'image/rdata4_reg[5]'
INFO: [Synth 8-3886] merging instance 'image/rdata4_reg[6]' (FDE) to 'image/rdata3_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata4_reg[8]' (FDE) to 'image/rdata3_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata4_reg[9]' (FDE) to 'image/rdata3_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata4_reg[10]' (FDE) to 'image/rdata3_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata4_reg[11]' (FDE) to 'image/rdata3_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata4_reg[12]' (FDE) to 'image/rdata3_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata4_reg[13]' (FDE) to 'image/rdata3_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata4_reg[14]' (FDE) to 'image/rdata3_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata4_reg[15]' (FDE) to 'image/rdata3_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata3_reg[1]' (FDE) to 'image/rdata3_reg[6]'
INFO: [Synth 8-3886] merging instance 'image/rdata3_reg[3]' (FDE) to 'image/rdata3_reg[5]'
INFO: [Synth 8-3886] merging instance 'image/rdata3_reg[6]' (FDE) to 'image/rdata3_reg[8]'
INFO: [Synth 8-3886] merging instance 'image/rdata3_reg[8]' (FDE) to 'image/rdata3_reg[9]'
INFO: [Synth 8-3886] merging instance 'image/rdata3_reg[9]' (FDE) to 'image/rdata3_reg[10]'
INFO: [Synth 8-3886] merging instance 'image/rdata3_reg[10]' (FDE) to 'image/rdata3_reg[11]'
INFO: [Synth 8-3886] merging instance 'image/rdata3_reg[11]' (FDE) to 'image/rdata3_reg[12]'
INFO: [Synth 8-3886] merging instance 'image/rdata3_reg[12]' (FDE) to 'image/rdata3_reg[13]'
INFO: [Synth 8-3886] merging instance 'image/rdata3_reg[13]' (FDE) to 'image/rdata3_reg[14]'
INFO: [Synth 8-3886] merging instance 'image/rdata3_reg[14]' (FDE) to 'image/rdata3_reg[15]'
INFO: [Synth 8-3886] merging instance 'image/rdata3_reg[15]' (FDE) to 'image/rdata1_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata2_reg[1]' (FDE) to 'image/rdata1_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata2_reg[3]' (FDE) to 'image/rdata2_reg[5]'
INFO: [Synth 8-3886] merging instance 'image/rdata2_reg[6]' (FDE) to 'image/rdata1_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata2_reg[8]' (FDE) to 'image/rdata1_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata2_reg[9]' (FDE) to 'image/rdata1_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata2_reg[10]' (FDE) to 'image/rdata1_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata2_reg[11]' (FDE) to 'image/rdata1_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata2_reg[12]' (FDE) to 'image/rdata1_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata2_reg[13]' (FDE) to 'image/rdata1_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata2_reg[14]' (FDE) to 'image/rdata1_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata2_reg[15]' (FDE) to 'image/rdata1_reg[1]'
INFO: [Synth 8-3886] merging instance 'image/rdata1_reg[1]' (FDE) to 'image/rdata1_reg[6]'
INFO: [Synth 8-3886] merging instance 'image/rdata1_reg[3]' (FDE) to 'image/rdata1_reg[5]'
INFO: [Synth 8-3886] merging instance 'image/rdata1_reg[6]' (FDE) to 'image/rdata1_reg[8]'
INFO: [Synth 8-3886] merging instance 'image/rdata1_reg[8]' (FDE) to 'image/rdata1_reg[9]'
INFO: [Synth 8-3886] merging instance 'image/rdata1_reg[9]' (FDE) to 'image/rdata1_reg[10]'
INFO: [Synth 8-3886] merging instance 'image/rdata1_reg[10]' (FDE) to 'image/rdata1_reg[11]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[47]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[46]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[45]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[44]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[43]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[42]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[41]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[40]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[39]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[38]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[37]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[36]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[35]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[34]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[33]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[32]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[31]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[30]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[29]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[28]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[27]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[26]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[25]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[24]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[23]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[22]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[21]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[20]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[19]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[18]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[17]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[16]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[15]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[14]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[13]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[12]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[11]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[10]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[9]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[8]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[7]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[6]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[5]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[4]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[3]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[2]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[1]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (quant/result1_reg[0]) is unused and will be removed from module convolution.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_present_state_reg[4]) is unused and will be removed from module maxpooling.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_next_state_reg[4]) is unused and will be removed from module maxpooling.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2203.922 ; gain = 440.121 ; free physical = 815 ; free virtual = 3304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+-------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|memory_image       | C+A*(B:0x1c)             | 10     | 5      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|memory_image       | C+A*(B:0x1c)+1           | 10     | 5      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|memory_image       | A*(B:0x1c)               | 10     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|memory_image       | PCIN+(A:0x0):B+(C:0x2)   | 30     | 10     | 2      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|memory_image       | C+A*(B:0x1c)             | 10     | 5      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|memory_image       | C+A*(B:0x1c)+1           | 10     | 5      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|memory_image       | A*(B:0x1c)               | 10     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|memory_image       | PCIN+(A:0x0):B+(C:0x2)   | 30     | 10     | 2      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|memory_image       | C+A*(B:0x1c)             | 10     | 5      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|memory_image       | C+A*(B:0x1c)+1           | 10     | 5      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|memory_image       | A*(B:0x1c)               | 10     | 5      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|memory_image       | PCIN+(A:0x0):B+(C:0x2)   | 30     | 10     | 2      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convolution        | A*B                      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | A*B                      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | A*B                      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | A*B                      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | A*B                      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | A*B                      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | A*B                      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | A*B                      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | A*B                      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | (A:0x1af30)*B2           | 18     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|convolution        | (PCIN>>17)+A*B2          | 15     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|convolution        | A2*B                     | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | PCIN+A2*(B:0x1af30)      | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | (PCIN>>17)+A2*B          | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolution        | A2*(B:0x1af30)           | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | (PCIN>>17)+A2*B          | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | PCIN+A2*(B:0x1af30)      | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolution        | A*B                      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | A*B                      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | A*B                      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | A*B                      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | A*B                      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | A*B                      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | A*B                      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | A*B                      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | A*B                      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | A2*(B:0x3c0a)            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | PCIN+A2*(B:0x1af30)      | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolution        | A2*(B:0x1af30)           | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | (PCIN>>17)+A2*(B:0x3c0a) | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | PCIN+A2*(B:0x1af30)      | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolution        | A*B                      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | A*B                      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | A*B                      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | A*B                      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | A*B                      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | A*B                      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | A*B                      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | A*B                      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | A*B                      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | A2*(B:0x3c0a)            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | PCIN+A2*(B:0x1af30)      | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|convolution        | A2*(B:0x1af30)           | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | (PCIN>>17)+A2*(B:0x3c0a) | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|convolution        | PCIN+A2*(B:0x1af30)      | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|memory_rstl_conv_1 | C+A*(B:0x1a)             | 10     | 5      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|memory_rstl_conv_1 | C+A*(B:0x1a)             | 10     | 5      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|memory_rstl_conv_1 | C+A*(B:0x1a)             | 10     | 5      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|memory_rstl_conv_1 | C+A*(B:0x1a)             | 10     | 5      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|memory_rstl_conv_2 | C+A*(B:0x1a)             | 10     | 5      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|memory_rstl_conv_2 | C+A*(B:0x1a)             | 10     | 5      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|memory_rstl_conv_2 | C+A*(B:0x1a)             | 10     | 5      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|memory_rstl_conv_2 | C+A*(B:0x1a)             | 10     | 5      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|memory_rstl_conv_3 | C+A*(B:0x1a)             | 10     | 5      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|memory_rstl_conv_3 | C+A*(B:0x1a)             | 10     | 5      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|memory_rstl_conv_3 | C+A*(B:0x1a)             | 10     | 5      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|memory_rstl_conv_3 | C+A*(B:0x1a)             | 10     | 5      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2203.922 ; gain = 440.121 ; free physical = 640 ; free virtual = 3129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5584] The signal "save_data_1/mem_reg" is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5584] The signal "save_data_1/mem_reg" is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5584] The signal "save_data_2/mem_reg" is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5584] The signal "save_data_2/mem_reg" is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5584] The signal "save_data_3/mem_reg" is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
INFO: [Synth 8-5584] The signal "save_data_3/mem_reg" is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2203.922 ; gain = 440.121 ; free physical = 623 ; free virtual = 3112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
-------NONE-------
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressImg.v:95]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressImg.v:141]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressImg.v:95]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressImg.v:141]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressImg.v:95]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressImg.v:141]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressImg.v:141]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressImg.v:141]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressImg.v:141]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressImg.v:95]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressImg.v:141]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressImg.v:95]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressImg.v:141]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressImg.v:95]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressImg.v:141]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressConv.v:97]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressConv.v:97]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressConv.v:97]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressConv.v:97]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressConv.v:145]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressConv.v:145]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressConv.v:97]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressConv.v:97]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressConv.v:145]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressConv.v:145]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressConv.v:97]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressConv.v:97]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.srcs/sources_1/new/controlMemoryAddressConv.v:145]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2233.992 ; gain = 470.191 ; free physical = 614 ; free virtual = 3103
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \conv3/rstl_sum [16] is driving 53 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net \conv2/rstl_sum [16] is driving 53 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net \conv1/rstl_sum [16] is driving 53 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2236.961 ; gain = 473.160 ; free physical = 613 ; free virtual = 3102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2236.961 ; gain = 473.160 ; free physical = 613 ; free virtual = 3102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2236.961 ; gain = 473.160 ; free physical = 610 ; free virtual = 3099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2236.961 ; gain = 473.160 ; free physical = 610 ; free virtual = 3099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2236.961 ; gain = 473.160 ; free physical = 610 ; free virtual = 3099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2236.961 ; gain = 473.160 ; free physical = 610 ; free virtual = 3099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |    98|
|3     |DSP48E1   |    18|
|4     |DSP48E1_1 |     3|
|5     |DSP48E1_2 |     3|
|6     |DSP48E1_3 |    36|
|7     |DSP48E1_4 |     6|
|8     |LUT1      |    17|
|9     |LUT2      |    86|
|10    |LUT3      |   399|
|11    |LUT4      |   336|
|12    |LUT5      |   274|
|13    |LUT6      |   734|
|14    |MUXF7     |    27|
|15    |MUXF8     |     9|
|16    |RAM64M    |   264|
|17    |RAM64X1D  |   264|
|18    |FDCE      |    76|
|19    |FDPE      |     3|
|20    |FDRE      |  1048|
|21    |FDSE      |    27|
|22    |IBUF      |     2|
|23    |OBUF      |     1|
+------+----------+------+

Report Instance Areas: 
+------+------------------+-------------------------+------+
|      |Instance          |Module                   |Cells |
+------+------------------+-------------------------+------+
|1     |top               |                         |  3733|
|2     |  image           |memory_image             |   498|
|3     |  maxpooling_2    |maxpooling_2             |    36|
|4     |  maxpooling_3    |maxpooling_3             |    36|
|5     |  clk_second      |clock_divider            |    47|
|6     |  clk_third       |clock_divider_max        |    46|
|7     |  conv1           |convolution              |   541|
|8     |    activation    |ReLu_6                   |    79|
|9     |    quant         |quantization_7           |   125|
|10    |  conv2           |convolution_0            |   541|
|11    |    activation    |ReLu_4                   |    79|
|12    |    quant         |quantization_5           |   125|
|13    |  conv3           |convolution_1            |   541|
|14    |    activation    |ReLu                     |    79|
|15    |    quant         |quantization             |   125|
|16    |  maxpooling_1    |maxpooling               |    37|
|17    |  pos_memory_conv |counterPositionRstlConv  |   116|
|18    |  positionConv    |controlMemoryAddressConv |    93|
|19    |    counter_i     |counter_row_max          |    40|
|20    |    counter_j     |counter_col_max          |    53|
|21    |  positionImage   |controlMemoryAddressImg  |    71|
|22    |    counter_i     |counter_row              |    46|
|23    |    counter_j     |counter_col              |    25|
|24    |  save_data_1     |memory_rstl_conv_1       |   374|
|25    |  save_data_2     |memory_rstl_conv_2       |   374|
|26    |  save_data_3     |memory_rstl_conv_3       |   374|
+------+------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2236.961 ; gain = 473.160 ; free physical = 610 ; free virtual = 3099
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 57 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2236.961 ; gain = 302.441 ; free physical = 686 ; free virtual = 3175
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 2236.969 ; gain = 473.160 ; free physical = 686 ; free virtual = 3175
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2236.969 ; gain = 0.000 ; free physical = 755 ; free virtual = 3244
INFO: [Netlist 29-17] Analyzing 728 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 15 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2268.977 ; gain = 0.000 ; free physical = 696 ; free virtual = 3185
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 528 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 264 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 264 instances

INFO: [Common 17-83] Releasing license: Synthesis
329 Infos, 164 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 2268.977 ; gain = 756.328 ; free physical = 870 ; free virtual = 3359
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2268.977 ; gain = 0.000 ; free physical = 870 ; free virtual = 3359
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/03_CNN_IP_core/03_CNN_IP_core.runs/synth_1/accQuant.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file accQuant_utilization_synth.rpt -pb accQuant_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 30 05:14:00 2021...
