// Seed: 1750582357
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  assign module_1.id_2 = 0;
  output wire id_1;
  assign module_2.id_4 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd52,
    parameter id_5 = 32'd78
) (
    input  wire _id_0,
    input  tri0 id_1,
    output tri  id_2,
    output wor  id_3,
    output tri  id_4,
    input  tri1 _id_5,
    input  tri  id_6
);
  assign id_2 = (-1);
  wire [id_5 : id_0] id_8;
  module_0 modCall_1 (
      id_8,
      id_8
  );
  wire id_9;
endmodule
module module_2 (
    input wor id_0,
    input tri1 id_1,
    input wand id_2
    , id_10,
    input tri id_3,
    output supply1 id_4,
    input tri1 id_5,
    input wire id_6,
    input tri1 id_7,
    output wire id_8
);
  tri1 id_11 = 1;
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
