// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
// Date        : Wed Sep  6 18:21:36 2017
// Host        : rumney-LMC-062144 running 64-bit Ubuntu 16.04.3 LTS
// Command     : write_verilog -force -mode funcsim
//               /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_pfs_daughtercard_0_0/block_design_pfs_daughtercard_0_0_sim_netlist.v
// Design      : block_design_pfs_daughtercard_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7k325tffg900-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "block_design_pfs_daughtercard_0_0,pfs_daughtercard,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "pfs_daughtercard,Vivado 2017.2" *) 
(* NotValidForBitStream *)
module block_design_pfs_daughtercard_0_0
   (s00_axi_aclk,
    s00_axi_aresetn,
    s00_axi_awaddr,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_wstrb,
    s00_axi_awprot,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arprot,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rvalid,
    s00_axi_rready,
    ser_clk,
    rst_nxt,
    cmd_nxt,
    clk_nxt,
    resp_nxt,
    rclk_nxt,
    psu_en,
    rx_err);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 s00_axi_aclk CLK" *) input s00_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 s00_axi_aresetn RST" *) input s00_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi AWADDR" *) input [9:0]s00_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi AWVALID" *) input s00_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi AWREADY" *) output s00_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi WDATA" *) input [31:0]s00_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi WVALID" *) input s00_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi WREADY" *) output s00_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi WSTRB" *) input [3:0]s00_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi AWPROT" *) input [2:0]s00_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi BRESP" *) output [1:0]s00_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi BVALID" *) output s00_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi BREADY" *) input s00_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi ARADDR" *) input [9:0]s00_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi ARPROT" *) input [2:0]s00_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi ARVALID" *) input s00_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi ARREADY" *) output s00_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi RDATA" *) output [31:0]s00_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi RRESP" *) output [1:0]s00_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi RVALID" *) output s00_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s00_axi RREADY" *) input s00_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ser_clk CLK" *) input ser_clk;
  output [5:0]rst_nxt;
  output [5:0]cmd_nxt;
  output [5:0]clk_nxt;
  input [5:0]resp_nxt;
  input [5:0]rclk_nxt;
  output [5:0]psu_en;
  output [5:0]rx_err;

  wire \<const0> ;
  wire [5:0]clk_nxt;
  wire [5:0]cmd_nxt;
  wire [5:0]psu_en;
  wire [5:0]rclk_nxt;
  wire [5:0]resp_nxt;
  wire [5:0]rst_nxt;
  wire [5:0]rx_err;
  wire s00_axi_aclk;
  wire [9:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [9:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wvalid;
  wire ser_clk;

  assign s00_axi_awready = s00_axi_bvalid;
  assign s00_axi_bresp[1] = \<const0> ;
  assign s00_axi_bresp[0] = \<const0> ;
  assign s00_axi_rresp[1] = \<const0> ;
  assign s00_axi_rresp[0] = \<const0> ;
  assign s00_axi_wready = s00_axi_bvalid;
  GND GND
       (.G(\<const0> ));
  block_design_pfs_daughtercard_0_0_pfs_daughtercard inst
       (.clk_nxt(clk_nxt),
        .cmd_nxt(cmd_nxt),
        .psu_en(psu_en),
        .rclk_nxt(rclk_nxt),
        .resp_nxt(resp_nxt),
        .rst_nxt(rst_nxt),
        .rx_err(rx_err),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr[7:2]),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arready(s00_axi_arready),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr[7:2]),
        .s00_axi_awready(s00_axi_bvalid),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wvalid(s00_axi_wvalid),
        .ser_clk(ser_clk));
endmodule

(* ORIG_REF_NAME = "FIFO_DUALCLOCK_MACRO" *) 
module block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO
   (D,
    \z1_data_reg[33] ,
    ser_clk,
    \FSM_onehot_state_reg[1] ,
    ser_rst,
    s00_axi_aclk,
    tx_wr_rdy,
    Q);
  output [1:0]D;
  output [33:0]\z1_data_reg[33] ;
  input ser_clk;
  input \FSM_onehot_state_reg[1] ;
  input ser_rst;
  input s00_axi_aclk;
  input tx_wr_rdy;
  input [31:0]Q;

  wire [1:0]D;
  wire \FSM_onehot_state_reg[1] ;
  wire [31:0]Q;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_10 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_11 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_14 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_15 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_19 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_20 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_21 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_22 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_23 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_24 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_25 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_26 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_27 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_28 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_32 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_33 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_34 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_35 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_36 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_37 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_38 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_39 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_40 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_41 ;
  wire s00_axi_aclk;
  wire ser_clk;
  wire ser_rst;
  wire tx_wr_rdy;
  wire [33:0]\z1_data_reg[33] ;
  wire \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED ;
  wire [63:32]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED ;
  wire [7:2]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED ;
  wire [12:10]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED ;
  wire [12:10]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h0080),
    .DATA_WIDTH(36),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \genblk5_0.fifo_36_bl.fifo_36_bl 
       (.ALMOSTEMPTY(\genblk5_0.fifo_36_bl.fifo_36_bl_n_10 ),
        .ALMOSTFULL(\genblk5_0.fifo_36_bl.fifo_36_bl_n_11 ),
        .DBITERR(\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED ),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED [63:32],\z1_data_reg[33] [31:0]}),
        .DOP({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED [7:2],\z1_data_reg[33] [33:32]}),
        .ECCPARITY(\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(D[0]),
        .FULL(D[1]),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(ser_clk),
        .RDCOUNT({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED [12:10],\genblk5_0.fifo_36_bl.fifo_36_bl_n_19 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_20 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_21 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_22 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_23 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_24 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_25 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_26 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_27 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_28 }),
        .RDEN(\FSM_onehot_state_reg[1] ),
        .RDERR(\genblk5_0.fifo_36_bl.fifo_36_bl_n_14 ),
        .REGCE(1'b1),
        .RST(ser_rst),
        .RSTREG(1'b1),
        .SBITERR(\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED ),
        .WRCLK(s00_axi_aclk),
        .WRCOUNT({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED [12:10],\genblk5_0.fifo_36_bl.fifo_36_bl_n_32 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_33 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_34 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_35 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_36 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_37 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_38 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_39 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_40 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_41 }),
        .WREN(tx_wr_rdy),
        .WRERR(\genblk5_0.fifo_36_bl.fifo_36_bl_n_15 ));
endmodule

(* ORIG_REF_NAME = "FIFO_DUALCLOCK_MACRO" *) 
module block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_11
   (D,
    \z1_data_reg[33] ,
    ser_clk,
    \FSM_onehot_state_reg[1] ,
    ser_rst,
    s00_axi_aclk,
    tx_wr_rdy,
    Q);
  output [1:0]D;
  output [33:0]\z1_data_reg[33] ;
  input ser_clk;
  input \FSM_onehot_state_reg[1] ;
  input ser_rst;
  input s00_axi_aclk;
  input tx_wr_rdy;
  input [31:0]Q;

  wire [1:0]D;
  wire \FSM_onehot_state_reg[1] ;
  wire [31:0]Q;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_10 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_11 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_14 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_15 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_19 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_20 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_21 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_22 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_23 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_24 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_25 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_26 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_27 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_28 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_32 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_33 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_34 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_35 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_36 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_37 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_38 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_39 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_40 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_41 ;
  wire s00_axi_aclk;
  wire ser_clk;
  wire ser_rst;
  wire tx_wr_rdy;
  wire [33:0]\z1_data_reg[33] ;
  wire \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED ;
  wire [63:32]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED ;
  wire [7:2]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED ;
  wire [12:10]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED ;
  wire [12:10]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h0080),
    .DATA_WIDTH(36),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \genblk5_0.fifo_36_bl.fifo_36_bl 
       (.ALMOSTEMPTY(\genblk5_0.fifo_36_bl.fifo_36_bl_n_10 ),
        .ALMOSTFULL(\genblk5_0.fifo_36_bl.fifo_36_bl_n_11 ),
        .DBITERR(\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED ),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED [63:32],\z1_data_reg[33] [31:0]}),
        .DOP({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED [7:2],\z1_data_reg[33] [33:32]}),
        .ECCPARITY(\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(D[0]),
        .FULL(D[1]),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(ser_clk),
        .RDCOUNT({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED [12:10],\genblk5_0.fifo_36_bl.fifo_36_bl_n_19 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_20 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_21 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_22 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_23 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_24 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_25 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_26 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_27 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_28 }),
        .RDEN(\FSM_onehot_state_reg[1] ),
        .RDERR(\genblk5_0.fifo_36_bl.fifo_36_bl_n_14 ),
        .REGCE(1'b1),
        .RST(ser_rst),
        .RSTREG(1'b1),
        .SBITERR(\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED ),
        .WRCLK(s00_axi_aclk),
        .WRCOUNT({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED [12:10],\genblk5_0.fifo_36_bl.fifo_36_bl_n_32 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_33 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_34 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_35 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_36 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_37 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_38 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_39 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_40 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_41 }),
        .WREN(tx_wr_rdy),
        .WRERR(\genblk5_0.fifo_36_bl.fifo_36_bl_n_15 ));
endmodule

(* ORIG_REF_NAME = "FIFO_DUALCLOCK_MACRO" *) 
module block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_12
   (D,
    DO,
    \rd_data_reg[3] ,
    s00_axi_aclk,
    AR,
    rx_fifo_wr,
    \dout_reg[33] ,
    \rd_sector_sel_reg[0] ,
    \rd_sector_sel_reg[0]_0 ,
    timer_reg,
    p_0_in,
    \rd_sector_sel_reg[0]_1 ,
    \rd_sector_sel_reg[0]_2 ,
    \rd_sector_sel_reg[0]_3 ,
    \rd_sector_sel_reg[0]_4 ,
    \rd_sector_sel_reg[0]_5 ,
    \rd_sector_sel_reg[0]_6 ,
    \rd_sector_addr_reg[2] ,
    \rd_sector_addr_reg[1] ,
    \sector_rd_data[5]__0 ,
    \rd_sector_addr_reg[2]_rep ,
    \stopbit_fail_cnt_reg[0] ,
    Q,
    \status_reg_reg[3] ,
    \ctrl_reg_reg[0] ,
    \stopbit_fail_cnt_reg[1] ,
    \ctrl_reg_reg[1] ,
    \stopbit_fail_cnt_reg[2] ,
    \ctrl_reg_reg[2] ,
    \stopbit_fail_cnt_reg[3] );
  output [1:0]D;
  output [27:0]DO;
  output [3:0]\rd_data_reg[3] ;
  input s00_axi_aclk;
  input [0:0]AR;
  input rx_fifo_wr;
  input [33:0]\dout_reg[33] ;
  input \rd_sector_sel_reg[0] ;
  input \rd_sector_sel_reg[0]_0 ;
  input [3:0]timer_reg;
  input [3:0]p_0_in;
  input \rd_sector_sel_reg[0]_1 ;
  input \rd_sector_sel_reg[0]_2 ;
  input \rd_sector_sel_reg[0]_3 ;
  input \rd_sector_sel_reg[0]_4 ;
  input \rd_sector_sel_reg[0]_5 ;
  input \rd_sector_sel_reg[0]_6 ;
  input \rd_sector_addr_reg[2] ;
  input [1:0]\rd_sector_addr_reg[1] ;
  input [3:0]\sector_rd_data[5]__0 ;
  input \rd_sector_addr_reg[2]_rep ;
  input \stopbit_fail_cnt_reg[0] ;
  input [3:0]Q;
  input [3:0]\status_reg_reg[3] ;
  input \ctrl_reg_reg[0] ;
  input \stopbit_fail_cnt_reg[1] ;
  input \ctrl_reg_reg[1] ;
  input \stopbit_fail_cnt_reg[2] ;
  input \ctrl_reg_reg[2] ;
  input \stopbit_fail_cnt_reg[3] ;

  wire [0:0]AR;
  wire [1:0]D;
  wire [27:0]DO;
  wire [3:0]Q;
  wire \ctrl_reg_reg[0] ;
  wire \ctrl_reg_reg[1] ;
  wire \ctrl_reg_reg[2] ;
  wire [33:0]\dout_reg[33] ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_10 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_11 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_112 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_113 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_14 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_15 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_19 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_20 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_21 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_22 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_23 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_24 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_25 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_26 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_27 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_28 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_32 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_33 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_34 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_35 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_36 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_37 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_38 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_39 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_40 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_41 ;
  wire [3:0]p_0_in;
  wire \rd_data[0]_i_11_n_0 ;
  wire \rd_data[1]_i_11_n_0 ;
  wire \rd_data[2]_i_11_n_0 ;
  wire \rd_data[3]_i_11_n_0 ;
  wire \rd_data_reg[0]_i_2_n_0 ;
  wire \rd_data_reg[1]_i_2_n_0 ;
  wire \rd_data_reg[2]_i_2_n_0 ;
  wire [3:0]\rd_data_reg[3] ;
  wire \rd_data_reg[3]_i_2_n_0 ;
  wire [1:0]\rd_sector_addr_reg[1] ;
  wire \rd_sector_addr_reg[2] ;
  wire \rd_sector_addr_reg[2]_rep ;
  wire \rd_sector_sel_reg[0] ;
  wire \rd_sector_sel_reg[0]_0 ;
  wire \rd_sector_sel_reg[0]_1 ;
  wire \rd_sector_sel_reg[0]_2 ;
  wire \rd_sector_sel_reg[0]_3 ;
  wire \rd_sector_sel_reg[0]_4 ;
  wire \rd_sector_sel_reg[0]_5 ;
  wire \rd_sector_sel_reg[0]_6 ;
  wire rx_fifo_rd;
  wire [3:0]rx_fifo_rd_data;
  wire rx_fifo_wr;
  wire s00_axi_aclk;
  wire [3:0]\sector_rd_data[4]__0 ;
  wire [3:0]\sector_rd_data[5]__0 ;
  wire [3:0]\status_reg_reg[3] ;
  wire \stopbit_fail_cnt_reg[0] ;
  wire \stopbit_fail_cnt_reg[1] ;
  wire \stopbit_fail_cnt_reg[2] ;
  wire \stopbit_fail_cnt_reg[3] ;
  wire [3:0]timer_reg;
  wire \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED ;
  wire [63:32]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED ;
  wire [7:2]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED ;
  wire [12:10]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED ;
  wire [12:10]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h0080),
    .DATA_WIDTH(36),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \genblk5_0.fifo_36_bl.fifo_36_bl 
       (.ALMOSTEMPTY(\genblk5_0.fifo_36_bl.fifo_36_bl_n_10 ),
        .ALMOSTFULL(\genblk5_0.fifo_36_bl.fifo_36_bl_n_11 ),
        .DBITERR(\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED ),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dout_reg[33] [31:0]}),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dout_reg[33] [33:32]}),
        .DO({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED [63:32],DO,rx_fifo_rd_data}),
        .DOP({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED [7:2],\genblk5_0.fifo_36_bl.fifo_36_bl_n_112 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_113 }),
        .ECCPARITY(\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(D[0]),
        .FULL(D[1]),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(s00_axi_aclk),
        .RDCOUNT({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED [12:10],\genblk5_0.fifo_36_bl.fifo_36_bl_n_19 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_20 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_21 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_22 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_23 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_24 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_25 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_26 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_27 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_28 }),
        .RDEN(rx_fifo_rd),
        .RDERR(\genblk5_0.fifo_36_bl.fifo_36_bl_n_14 ),
        .REGCE(1'b1),
        .RST(AR),
        .RSTREG(1'b1),
        .SBITERR(\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED ),
        .WRCLK(s00_axi_aclk),
        .WRCOUNT({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED [12:10],\genblk5_0.fifo_36_bl.fifo_36_bl_n_32 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_33 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_34 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_35 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_36 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_37 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_38 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_39 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_40 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_41 }),
        .WREN(rx_fifo_wr),
        .WRERR(\genblk5_0.fifo_36_bl.fifo_36_bl_n_15 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \genblk5_0.fifo_36_bl.fifo_36_bl_i_1__3 
       (.I0(\rd_sector_addr_reg[2] ),
        .I1(p_0_in[2]),
        .I2(p_0_in[3]),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(\rd_sector_addr_reg[1] [0]),
        .O(rx_fifo_rd));
  LUT6 #(
    .INIT(64'hFF00CCCCAAAAF0F0)) 
    \rd_data[0]_i_1 
       (.I0(\rd_data_reg[0]_i_2_n_0 ),
        .I1(\rd_sector_sel_reg[0] ),
        .I2(\rd_sector_sel_reg[0]_0 ),
        .I3(timer_reg[0]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(\rd_data_reg[3] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[0]_i_11 
       (.I0(rx_fifo_rd_data[0]),
        .I1(Q[0]),
        .I2(\rd_sector_addr_reg[1] [1]),
        .I3(\status_reg_reg[3] [0]),
        .I4(\rd_sector_addr_reg[1] [0]),
        .I5(\ctrl_reg_reg[0] ),
        .O(\rd_data[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCAAAAF0F0)) 
    \rd_data[1]_i_1 
       (.I0(\rd_data_reg[1]_i_2_n_0 ),
        .I1(\rd_sector_sel_reg[0]_1 ),
        .I2(\rd_sector_sel_reg[0]_2 ),
        .I3(timer_reg[1]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(\rd_data_reg[3] [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[1]_i_11 
       (.I0(rx_fifo_rd_data[1]),
        .I1(Q[1]),
        .I2(\rd_sector_addr_reg[1] [1]),
        .I3(\status_reg_reg[3] [1]),
        .I4(\rd_sector_addr_reg[1] [0]),
        .I5(\ctrl_reg_reg[1] ),
        .O(\rd_data[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCAAAAF0F0)) 
    \rd_data[2]_i_1 
       (.I0(\rd_data_reg[2]_i_2_n_0 ),
        .I1(\rd_sector_sel_reg[0]_3 ),
        .I2(\rd_sector_sel_reg[0]_4 ),
        .I3(timer_reg[2]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(\rd_data_reg[3] [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[2]_i_11 
       (.I0(rx_fifo_rd_data[2]),
        .I1(Q[2]),
        .I2(\rd_sector_addr_reg[1] [1]),
        .I3(\status_reg_reg[3] [2]),
        .I4(\rd_sector_addr_reg[1] [0]),
        .I5(\ctrl_reg_reg[2] ),
        .O(\rd_data[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFF00CCCCAAAAF0F0)) 
    \rd_data[3]_i_1 
       (.I0(\rd_data_reg[3]_i_2_n_0 ),
        .I1(\rd_sector_sel_reg[0]_5 ),
        .I2(\rd_sector_sel_reg[0]_6 ),
        .I3(timer_reg[3]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(\rd_data_reg[3] [3]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rd_data[3]_i_11 
       (.I0(rx_fifo_rd_data[3]),
        .I1(Q[3]),
        .I2(\rd_sector_addr_reg[1] [1]),
        .I3(\rd_sector_addr_reg[1] [0]),
        .I4(\status_reg_reg[3] [3]),
        .O(\rd_data[3]_i_11_n_0 ));
  MUXF8 \rd_data_reg[0]_i_2 
       (.I0(\sector_rd_data[4]__0 [0]),
        .I1(\sector_rd_data[5]__0 [0]),
        .O(\rd_data_reg[0]_i_2_n_0 ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[0]_i_5 
       (.I0(\rd_data[0]_i_11_n_0 ),
        .I1(\stopbit_fail_cnt_reg[0] ),
        .O(\sector_rd_data[4]__0 [0]),
        .S(\rd_sector_addr_reg[2]_rep ));
  MUXF8 \rd_data_reg[1]_i_2 
       (.I0(\sector_rd_data[4]__0 [1]),
        .I1(\sector_rd_data[5]__0 [1]),
        .O(\rd_data_reg[1]_i_2_n_0 ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[1]_i_5 
       (.I0(\rd_data[1]_i_11_n_0 ),
        .I1(\stopbit_fail_cnt_reg[1] ),
        .O(\sector_rd_data[4]__0 [1]),
        .S(\rd_sector_addr_reg[2]_rep ));
  MUXF8 \rd_data_reg[2]_i_2 
       (.I0(\sector_rd_data[4]__0 [2]),
        .I1(\sector_rd_data[5]__0 [2]),
        .O(\rd_data_reg[2]_i_2_n_0 ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[2]_i_5 
       (.I0(\rd_data[2]_i_11_n_0 ),
        .I1(\stopbit_fail_cnt_reg[2] ),
        .O(\sector_rd_data[4]__0 [2]),
        .S(\rd_sector_addr_reg[2]_rep ));
  MUXF8 \rd_data_reg[3]_i_2 
       (.I0(\sector_rd_data[4]__0 [3]),
        .I1(\sector_rd_data[5]__0 [3]),
        .O(\rd_data_reg[3]_i_2_n_0 ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[3]_i_5 
       (.I0(\rd_data[3]_i_11_n_0 ),
        .I1(\stopbit_fail_cnt_reg[3] ),
        .O(\sector_rd_data[4]__0 [3]),
        .S(\rd_sector_addr_reg[2]_rep ));
endmodule

(* ORIG_REF_NAME = "FIFO_DUALCLOCK_MACRO" *) 
module block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_17
   (D,
    \z1_data_reg[33] ,
    ser_clk,
    \FSM_onehot_state_reg[1] ,
    ser_rst,
    s00_axi_aclk,
    tx_wr_rdy,
    Q);
  output [1:0]D;
  output [33:0]\z1_data_reg[33] ;
  input ser_clk;
  input \FSM_onehot_state_reg[1] ;
  input ser_rst;
  input s00_axi_aclk;
  input tx_wr_rdy;
  input [31:0]Q;

  wire [1:0]D;
  wire \FSM_onehot_state_reg[1] ;
  wire [31:0]Q;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_10 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_11 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_14 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_15 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_19 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_20 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_21 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_22 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_23 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_24 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_25 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_26 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_27 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_28 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_32 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_33 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_34 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_35 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_36 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_37 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_38 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_39 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_40 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_41 ;
  wire s00_axi_aclk;
  wire ser_clk;
  wire ser_rst;
  wire tx_wr_rdy;
  wire [33:0]\z1_data_reg[33] ;
  wire \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED ;
  wire [63:32]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED ;
  wire [7:2]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED ;
  wire [12:10]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED ;
  wire [12:10]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h0080),
    .DATA_WIDTH(36),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \genblk5_0.fifo_36_bl.fifo_36_bl 
       (.ALMOSTEMPTY(\genblk5_0.fifo_36_bl.fifo_36_bl_n_10 ),
        .ALMOSTFULL(\genblk5_0.fifo_36_bl.fifo_36_bl_n_11 ),
        .DBITERR(\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED ),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED [63:32],\z1_data_reg[33] [31:0]}),
        .DOP({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED [7:2],\z1_data_reg[33] [33:32]}),
        .ECCPARITY(\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(D[0]),
        .FULL(D[1]),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(ser_clk),
        .RDCOUNT({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED [12:10],\genblk5_0.fifo_36_bl.fifo_36_bl_n_19 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_20 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_21 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_22 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_23 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_24 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_25 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_26 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_27 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_28 }),
        .RDEN(\FSM_onehot_state_reg[1] ),
        .RDERR(\genblk5_0.fifo_36_bl.fifo_36_bl_n_14 ),
        .REGCE(1'b1),
        .RST(ser_rst),
        .RSTREG(1'b1),
        .SBITERR(\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED ),
        .WRCLK(s00_axi_aclk),
        .WRCOUNT({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED [12:10],\genblk5_0.fifo_36_bl.fifo_36_bl_n_32 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_33 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_34 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_35 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_36 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_37 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_38 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_39 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_40 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_41 }),
        .WREN(tx_wr_rdy),
        .WRERR(\genblk5_0.fifo_36_bl.fifo_36_bl_n_15 ));
endmodule

(* ORIG_REF_NAME = "FIFO_DUALCLOCK_MACRO" *) 
module block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_18
   (D,
    DO,
    \sector_rd_data[3]__0 ,
    s00_axi_aclk,
    AR,
    rx_fifo_wr,
    \dout_reg[33] ,
    \rd_sector_addr_reg[2] ,
    p_0_in,
    \rd_sector_addr_reg[0]_rep ,
    \rd_sector_addr_reg[2]_rep ,
    \stopbit_fail_cnt_reg[0] ,
    Q,
    \rd_sector_addr_reg[1] ,
    \status_reg_reg[3] ,
    \ctrl_reg_reg[0] ,
    \stopbit_fail_cnt_reg[1] ,
    \ctrl_reg_reg[1] ,
    \stopbit_fail_cnt_reg[2] ,
    \ctrl_reg_reg[2] ,
    \stopbit_fail_cnt_reg[3] );
  output [1:0]D;
  output [27:0]DO;
  output [3:0]\sector_rd_data[3]__0 ;
  input s00_axi_aclk;
  input [0:0]AR;
  input rx_fifo_wr;
  input [33:0]\dout_reg[33] ;
  input \rd_sector_addr_reg[2] ;
  input [3:0]p_0_in;
  input \rd_sector_addr_reg[0]_rep ;
  input \rd_sector_addr_reg[2]_rep ;
  input \stopbit_fail_cnt_reg[0] ;
  input [3:0]Q;
  input [0:0]\rd_sector_addr_reg[1] ;
  input [3:0]\status_reg_reg[3] ;
  input \ctrl_reg_reg[0] ;
  input \stopbit_fail_cnt_reg[1] ;
  input \ctrl_reg_reg[1] ;
  input \stopbit_fail_cnt_reg[2] ;
  input \ctrl_reg_reg[2] ;
  input \stopbit_fail_cnt_reg[3] ;

  wire [0:0]AR;
  wire [1:0]D;
  wire [27:0]DO;
  wire [3:0]Q;
  wire \ctrl_reg_reg[0] ;
  wire \ctrl_reg_reg[1] ;
  wire \ctrl_reg_reg[2] ;
  wire [33:0]\dout_reg[33] ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_10 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_11 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_112 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_113 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_14 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_15 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_19 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_20 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_21 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_22 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_23 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_24 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_25 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_26 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_27 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_28 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_32 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_33 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_34 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_35 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_36 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_37 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_38 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_39 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_40 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_41 ;
  wire [3:0]p_0_in;
  wire \rd_data[0]_i_17_n_0 ;
  wire \rd_data[1]_i_17_n_0 ;
  wire \rd_data[2]_i_17_n_0 ;
  wire \rd_data[3]_i_17_n_0 ;
  wire \rd_sector_addr_reg[0]_rep ;
  wire [0:0]\rd_sector_addr_reg[1] ;
  wire \rd_sector_addr_reg[2] ;
  wire \rd_sector_addr_reg[2]_rep ;
  wire rx_fifo_rd;
  wire [3:0]rx_fifo_rd_data;
  wire rx_fifo_wr;
  wire s00_axi_aclk;
  wire [3:0]\sector_rd_data[3]__0 ;
  wire [3:0]\status_reg_reg[3] ;
  wire \stopbit_fail_cnt_reg[0] ;
  wire \stopbit_fail_cnt_reg[1] ;
  wire \stopbit_fail_cnt_reg[2] ;
  wire \stopbit_fail_cnt_reg[3] ;
  wire \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED ;
  wire [63:32]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED ;
  wire [7:2]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED ;
  wire [12:10]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED ;
  wire [12:10]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h0080),
    .DATA_WIDTH(36),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \genblk5_0.fifo_36_bl.fifo_36_bl 
       (.ALMOSTEMPTY(\genblk5_0.fifo_36_bl.fifo_36_bl_n_10 ),
        .ALMOSTFULL(\genblk5_0.fifo_36_bl.fifo_36_bl_n_11 ),
        .DBITERR(\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED ),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dout_reg[33] [31:0]}),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dout_reg[33] [33:32]}),
        .DO({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED [63:32],DO,rx_fifo_rd_data}),
        .DOP({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED [7:2],\genblk5_0.fifo_36_bl.fifo_36_bl_n_112 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_113 }),
        .ECCPARITY(\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(D[0]),
        .FULL(D[1]),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(s00_axi_aclk),
        .RDCOUNT({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED [12:10],\genblk5_0.fifo_36_bl.fifo_36_bl_n_19 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_20 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_21 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_22 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_23 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_24 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_25 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_26 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_27 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_28 }),
        .RDEN(rx_fifo_rd),
        .RDERR(\genblk5_0.fifo_36_bl.fifo_36_bl_n_14 ),
        .REGCE(1'b1),
        .RST(AR),
        .RSTREG(1'b1),
        .SBITERR(\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED ),
        .WRCLK(s00_axi_aclk),
        .WRCOUNT({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED [12:10],\genblk5_0.fifo_36_bl.fifo_36_bl_n_32 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_33 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_34 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_35 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_36 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_37 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_38 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_39 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_40 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_41 }),
        .WREN(rx_fifo_wr),
        .WRERR(\genblk5_0.fifo_36_bl.fifo_36_bl_n_15 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \genblk5_0.fifo_36_bl.fifo_36_bl_i_1__2 
       (.I0(\rd_sector_addr_reg[2] ),
        .I1(p_0_in[0]),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .I4(p_0_in[1]),
        .I5(\rd_sector_addr_reg[0]_rep ),
        .O(rx_fifo_rd));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[0]_i_17 
       (.I0(rx_fifo_rd_data[0]),
        .I1(Q[0]),
        .I2(\rd_sector_addr_reg[1] ),
        .I3(\status_reg_reg[3] [0]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(\ctrl_reg_reg[0] ),
        .O(\rd_data[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[1]_i_17 
       (.I0(rx_fifo_rd_data[1]),
        .I1(Q[1]),
        .I2(\rd_sector_addr_reg[1] ),
        .I3(\status_reg_reg[3] [1]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(\ctrl_reg_reg[1] ),
        .O(\rd_data[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[2]_i_17 
       (.I0(rx_fifo_rd_data[2]),
        .I1(Q[2]),
        .I2(\rd_sector_addr_reg[1] ),
        .I3(\status_reg_reg[3] [2]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(\ctrl_reg_reg[2] ),
        .O(\rd_data[2]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rd_data[3]_i_17 
       (.I0(rx_fifo_rd_data[3]),
        .I1(Q[3]),
        .I2(\rd_sector_addr_reg[1] ),
        .I3(\rd_sector_addr_reg[0]_rep ),
        .I4(\status_reg_reg[3] [3]),
        .O(\rd_data[3]_i_17_n_0 ));
  MUXF7 \rd_data_reg[0]_i_8 
       (.I0(\rd_data[0]_i_17_n_0 ),
        .I1(\stopbit_fail_cnt_reg[0] ),
        .O(\sector_rd_data[3]__0 [0]),
        .S(\rd_sector_addr_reg[2]_rep ));
  MUXF7 \rd_data_reg[1]_i_8 
       (.I0(\rd_data[1]_i_17_n_0 ),
        .I1(\stopbit_fail_cnt_reg[1] ),
        .O(\sector_rd_data[3]__0 [1]),
        .S(\rd_sector_addr_reg[2]_rep ));
  MUXF7 \rd_data_reg[2]_i_8 
       (.I0(\rd_data[2]_i_17_n_0 ),
        .I1(\stopbit_fail_cnt_reg[2] ),
        .O(\sector_rd_data[3]__0 [2]),
        .S(\rd_sector_addr_reg[2]_rep ));
  MUXF7 \rd_data_reg[3]_i_8 
       (.I0(\rd_data[3]_i_17_n_0 ),
        .I1(\stopbit_fail_cnt_reg[3] ),
        .O(\sector_rd_data[3]__0 [3]),
        .S(\rd_sector_addr_reg[2]_rep ));
endmodule

(* ORIG_REF_NAME = "FIFO_DUALCLOCK_MACRO" *) 
module block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_23
   (D,
    \z1_data_reg[33] ,
    ser_clk,
    \FSM_onehot_state_reg[1] ,
    ser_rst,
    s00_axi_aclk,
    tx_wr_rdy,
    Q);
  output [1:0]D;
  output [33:0]\z1_data_reg[33] ;
  input ser_clk;
  input \FSM_onehot_state_reg[1] ;
  input ser_rst;
  input s00_axi_aclk;
  input tx_wr_rdy;
  input [31:0]Q;

  wire [1:0]D;
  wire \FSM_onehot_state_reg[1] ;
  wire [31:0]Q;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_10 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_11 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_14 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_15 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_19 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_20 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_21 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_22 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_23 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_24 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_25 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_26 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_27 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_28 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_32 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_33 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_34 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_35 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_36 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_37 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_38 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_39 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_40 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_41 ;
  wire s00_axi_aclk;
  wire ser_clk;
  wire ser_rst;
  wire tx_wr_rdy;
  wire [33:0]\z1_data_reg[33] ;
  wire \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED ;
  wire [63:32]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED ;
  wire [7:2]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED ;
  wire [12:10]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED ;
  wire [12:10]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h0080),
    .DATA_WIDTH(36),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \genblk5_0.fifo_36_bl.fifo_36_bl 
       (.ALMOSTEMPTY(\genblk5_0.fifo_36_bl.fifo_36_bl_n_10 ),
        .ALMOSTFULL(\genblk5_0.fifo_36_bl.fifo_36_bl_n_11 ),
        .DBITERR(\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED ),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED [63:32],\z1_data_reg[33] [31:0]}),
        .DOP({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED [7:2],\z1_data_reg[33] [33:32]}),
        .ECCPARITY(\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(D[0]),
        .FULL(D[1]),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(ser_clk),
        .RDCOUNT({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED [12:10],\genblk5_0.fifo_36_bl.fifo_36_bl_n_19 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_20 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_21 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_22 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_23 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_24 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_25 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_26 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_27 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_28 }),
        .RDEN(\FSM_onehot_state_reg[1] ),
        .RDERR(\genblk5_0.fifo_36_bl.fifo_36_bl_n_14 ),
        .REGCE(1'b1),
        .RST(ser_rst),
        .RSTREG(1'b1),
        .SBITERR(\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED ),
        .WRCLK(s00_axi_aclk),
        .WRCOUNT({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED [12:10],\genblk5_0.fifo_36_bl.fifo_36_bl_n_32 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_33 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_34 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_35 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_36 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_37 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_38 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_39 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_40 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_41 }),
        .WREN(tx_wr_rdy),
        .WRERR(\genblk5_0.fifo_36_bl.fifo_36_bl_n_15 ));
endmodule

(* ORIG_REF_NAME = "FIFO_DUALCLOCK_MACRO" *) 
module block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_24
   (D,
    DO,
    \rd_data_reg[0] ,
    \rd_data_reg[1] ,
    \rd_data_reg[2] ,
    \rd_data_reg[3] ,
    s00_axi_aclk,
    AR,
    rx_fifo_wr,
    \dout_reg[33] ,
    \rd_sector_addr_reg[2] ,
    p_0_in,
    \rd_sector_addr_reg[0]_rep ,
    \sector_rd_data[3]__0 ,
    \rd_sector_addr_reg[2]_rep ,
    \stopbit_fail_cnt_reg[0] ,
    Q,
    \rd_sector_addr_reg[1] ,
    \status_reg_reg[3] ,
    \ctrl_reg_reg[0] ,
    \stopbit_fail_cnt_reg[1] ,
    \ctrl_reg_reg[1] ,
    \stopbit_fail_cnt_reg[2] ,
    \ctrl_reg_reg[2] ,
    \stopbit_fail_cnt_reg[3] );
  output [1:0]D;
  output [27:0]DO;
  output \rd_data_reg[0] ;
  output \rd_data_reg[1] ;
  output \rd_data_reg[2] ;
  output \rd_data_reg[3] ;
  input s00_axi_aclk;
  input [0:0]AR;
  input rx_fifo_wr;
  input [33:0]\dout_reg[33] ;
  input \rd_sector_addr_reg[2] ;
  input [3:0]p_0_in;
  input \rd_sector_addr_reg[0]_rep ;
  input [3:0]\sector_rd_data[3]__0 ;
  input \rd_sector_addr_reg[2]_rep ;
  input \stopbit_fail_cnt_reg[0] ;
  input [3:0]Q;
  input [0:0]\rd_sector_addr_reg[1] ;
  input [3:0]\status_reg_reg[3] ;
  input \ctrl_reg_reg[0] ;
  input \stopbit_fail_cnt_reg[1] ;
  input \ctrl_reg_reg[1] ;
  input \stopbit_fail_cnt_reg[2] ;
  input \ctrl_reg_reg[2] ;
  input \stopbit_fail_cnt_reg[3] ;

  wire [0:0]AR;
  wire [1:0]D;
  wire [27:0]DO;
  wire [3:0]Q;
  wire \ctrl_reg_reg[0] ;
  wire \ctrl_reg_reg[1] ;
  wire \ctrl_reg_reg[2] ;
  wire [33:0]\dout_reg[33] ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_10 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_11 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_112 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_113 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_14 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_15 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_19 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_20 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_21 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_22 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_23 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_24 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_25 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_26 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_27 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_28 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_32 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_33 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_34 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_35 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_36 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_37 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_38 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_39 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_40 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_41 ;
  wire [3:0]p_0_in;
  wire \rd_data[0]_i_15_n_0 ;
  wire \rd_data[1]_i_15_n_0 ;
  wire \rd_data[2]_i_15_n_0 ;
  wire \rd_data[3]_i_15_n_0 ;
  wire \rd_data_reg[0] ;
  wire \rd_data_reg[1] ;
  wire \rd_data_reg[2] ;
  wire \rd_data_reg[3] ;
  wire \rd_sector_addr_reg[0]_rep ;
  wire [0:0]\rd_sector_addr_reg[1] ;
  wire \rd_sector_addr_reg[2] ;
  wire \rd_sector_addr_reg[2]_rep ;
  wire rx_fifo_rd;
  wire [3:0]rx_fifo_rd_data;
  wire rx_fifo_wr;
  wire s00_axi_aclk;
  wire [3:0]\sector_rd_data[2]__0 ;
  wire [3:0]\sector_rd_data[3]__0 ;
  wire [3:0]\status_reg_reg[3] ;
  wire \stopbit_fail_cnt_reg[0] ;
  wire \stopbit_fail_cnt_reg[1] ;
  wire \stopbit_fail_cnt_reg[2] ;
  wire \stopbit_fail_cnt_reg[3] ;
  wire \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED ;
  wire [63:32]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED ;
  wire [7:2]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED ;
  wire [12:10]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED ;
  wire [12:10]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h0080),
    .DATA_WIDTH(36),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \genblk5_0.fifo_36_bl.fifo_36_bl 
       (.ALMOSTEMPTY(\genblk5_0.fifo_36_bl.fifo_36_bl_n_10 ),
        .ALMOSTFULL(\genblk5_0.fifo_36_bl.fifo_36_bl_n_11 ),
        .DBITERR(\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED ),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dout_reg[33] [31:0]}),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dout_reg[33] [33:32]}),
        .DO({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED [63:32],DO,rx_fifo_rd_data}),
        .DOP({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED [7:2],\genblk5_0.fifo_36_bl.fifo_36_bl_n_112 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_113 }),
        .ECCPARITY(\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(D[0]),
        .FULL(D[1]),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(s00_axi_aclk),
        .RDCOUNT({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED [12:10],\genblk5_0.fifo_36_bl.fifo_36_bl_n_19 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_20 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_21 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_22 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_23 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_24 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_25 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_26 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_27 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_28 }),
        .RDEN(rx_fifo_rd),
        .RDERR(\genblk5_0.fifo_36_bl.fifo_36_bl_n_14 ),
        .REGCE(1'b1),
        .RST(AR),
        .RSTREG(1'b1),
        .SBITERR(\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED ),
        .WRCLK(s00_axi_aclk),
        .WRCOUNT({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED [12:10],\genblk5_0.fifo_36_bl.fifo_36_bl_n_32 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_33 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_34 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_35 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_36 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_37 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_38 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_39 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_40 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_41 }),
        .WREN(rx_fifo_wr),
        .WRERR(\genblk5_0.fifo_36_bl.fifo_36_bl_n_15 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \genblk5_0.fifo_36_bl.fifo_36_bl_i_1__1 
       (.I0(\rd_sector_addr_reg[2] ),
        .I1(p_0_in[3]),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(\rd_sector_addr_reg[0]_rep ),
        .O(rx_fifo_rd));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[0]_i_15 
       (.I0(rx_fifo_rd_data[0]),
        .I1(Q[0]),
        .I2(\rd_sector_addr_reg[1] ),
        .I3(\status_reg_reg[3] [0]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(\ctrl_reg_reg[0] ),
        .O(\rd_data[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[1]_i_15 
       (.I0(rx_fifo_rd_data[1]),
        .I1(Q[1]),
        .I2(\rd_sector_addr_reg[1] ),
        .I3(\status_reg_reg[3] [1]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(\ctrl_reg_reg[1] ),
        .O(\rd_data[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[2]_i_15 
       (.I0(rx_fifo_rd_data[2]),
        .I1(Q[2]),
        .I2(\rd_sector_addr_reg[1] ),
        .I3(\status_reg_reg[3] [2]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(\ctrl_reg_reg[2] ),
        .O(\rd_data[2]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rd_data[3]_i_15 
       (.I0(rx_fifo_rd_data[3]),
        .I1(Q[3]),
        .I2(\rd_sector_addr_reg[1] ),
        .I3(\rd_sector_addr_reg[0]_rep ),
        .I4(\status_reg_reg[3] [3]),
        .O(\rd_data[3]_i_15_n_0 ));
  MUXF8 \rd_data_reg[0]_i_3 
       (.I0(\sector_rd_data[2]__0 [0]),
        .I1(\sector_rd_data[3]__0 [0]),
        .O(\rd_data_reg[0] ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[0]_i_7 
       (.I0(\rd_data[0]_i_15_n_0 ),
        .I1(\stopbit_fail_cnt_reg[0] ),
        .O(\sector_rd_data[2]__0 [0]),
        .S(\rd_sector_addr_reg[2]_rep ));
  MUXF8 \rd_data_reg[1]_i_3 
       (.I0(\sector_rd_data[2]__0 [1]),
        .I1(\sector_rd_data[3]__0 [1]),
        .O(\rd_data_reg[1] ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[1]_i_7 
       (.I0(\rd_data[1]_i_15_n_0 ),
        .I1(\stopbit_fail_cnt_reg[1] ),
        .O(\sector_rd_data[2]__0 [1]),
        .S(\rd_sector_addr_reg[2]_rep ));
  MUXF8 \rd_data_reg[2]_i_3 
       (.I0(\sector_rd_data[2]__0 [2]),
        .I1(\sector_rd_data[3]__0 [2]),
        .O(\rd_data_reg[2] ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[2]_i_7 
       (.I0(\rd_data[2]_i_15_n_0 ),
        .I1(\stopbit_fail_cnt_reg[2] ),
        .O(\sector_rd_data[2]__0 [2]),
        .S(\rd_sector_addr_reg[2]_rep ));
  MUXF8 \rd_data_reg[3]_i_3 
       (.I0(\sector_rd_data[2]__0 [3]),
        .I1(\sector_rd_data[3]__0 [3]),
        .O(\rd_data_reg[3] ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[3]_i_7 
       (.I0(\rd_data[3]_i_15_n_0 ),
        .I1(\stopbit_fail_cnt_reg[3] ),
        .O(\sector_rd_data[2]__0 [3]),
        .S(\rd_sector_addr_reg[2]_rep ));
endmodule

(* ORIG_REF_NAME = "FIFO_DUALCLOCK_MACRO" *) 
module block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_29
   (D,
    \z1_data_reg[33] ,
    ser_clk,
    \FSM_onehot_state_reg[1] ,
    ser_rst,
    s00_axi_aclk,
    tx_wr_rdy,
    Q);
  output [1:0]D;
  output [33:0]\z1_data_reg[33] ;
  input ser_clk;
  input \FSM_onehot_state_reg[1] ;
  input ser_rst;
  input s00_axi_aclk;
  input tx_wr_rdy;
  input [31:0]Q;

  wire [1:0]D;
  wire \FSM_onehot_state_reg[1] ;
  wire [31:0]Q;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_10 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_11 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_14 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_15 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_19 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_20 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_21 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_22 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_23 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_24 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_25 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_26 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_27 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_28 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_32 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_33 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_34 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_35 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_36 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_37 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_38 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_39 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_40 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_41 ;
  wire s00_axi_aclk;
  wire ser_clk;
  wire ser_rst;
  wire tx_wr_rdy;
  wire [33:0]\z1_data_reg[33] ;
  wire \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED ;
  wire [63:32]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED ;
  wire [7:2]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED ;
  wire [12:10]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED ;
  wire [12:10]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h0080),
    .DATA_WIDTH(36),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \genblk5_0.fifo_36_bl.fifo_36_bl 
       (.ALMOSTEMPTY(\genblk5_0.fifo_36_bl.fifo_36_bl_n_10 ),
        .ALMOSTFULL(\genblk5_0.fifo_36_bl.fifo_36_bl_n_11 ),
        .DBITERR(\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED ),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED [63:32],\z1_data_reg[33] [31:0]}),
        .DOP({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED [7:2],\z1_data_reg[33] [33:32]}),
        .ECCPARITY(\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(D[0]),
        .FULL(D[1]),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(ser_clk),
        .RDCOUNT({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED [12:10],\genblk5_0.fifo_36_bl.fifo_36_bl_n_19 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_20 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_21 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_22 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_23 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_24 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_25 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_26 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_27 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_28 }),
        .RDEN(\FSM_onehot_state_reg[1] ),
        .RDERR(\genblk5_0.fifo_36_bl.fifo_36_bl_n_14 ),
        .REGCE(1'b1),
        .RST(ser_rst),
        .RSTREG(1'b1),
        .SBITERR(\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED ),
        .WRCLK(s00_axi_aclk),
        .WRCOUNT({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED [12:10],\genblk5_0.fifo_36_bl.fifo_36_bl_n_32 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_33 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_34 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_35 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_36 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_37 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_38 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_39 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_40 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_41 }),
        .WREN(tx_wr_rdy),
        .WRERR(\genblk5_0.fifo_36_bl.fifo_36_bl_n_15 ));
endmodule

(* ORIG_REF_NAME = "FIFO_DUALCLOCK_MACRO" *) 
module block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_30
   (D,
    DO,
    \sector_rd_data[1]__0 ,
    s00_axi_aclk,
    AR,
    rx_fifo_wr,
    \dout_reg[33] ,
    \rd_sector_addr_reg[2] ,
    p_0_in,
    \rd_sector_addr_reg[0]_rep__0 ,
    \rd_sector_addr_reg[2]_rep ,
    \stopbit_fail_cnt_reg[0] ,
    Q,
    \rd_sector_addr_reg[1] ,
    \status_reg_reg[3] ,
    \ctrl_reg_reg[0] ,
    \stopbit_fail_cnt_reg[1] ,
    \ctrl_reg_reg[1] ,
    \stopbit_fail_cnt_reg[2] ,
    \ctrl_reg_reg[2] ,
    \stopbit_fail_cnt_reg[3] );
  output [1:0]D;
  output [27:0]DO;
  output [3:0]\sector_rd_data[1]__0 ;
  input s00_axi_aclk;
  input [0:0]AR;
  input rx_fifo_wr;
  input [33:0]\dout_reg[33] ;
  input \rd_sector_addr_reg[2] ;
  input [3:0]p_0_in;
  input \rd_sector_addr_reg[0]_rep__0 ;
  input \rd_sector_addr_reg[2]_rep ;
  input \stopbit_fail_cnt_reg[0] ;
  input [3:0]Q;
  input [0:0]\rd_sector_addr_reg[1] ;
  input [3:0]\status_reg_reg[3] ;
  input \ctrl_reg_reg[0] ;
  input \stopbit_fail_cnt_reg[1] ;
  input \ctrl_reg_reg[1] ;
  input \stopbit_fail_cnt_reg[2] ;
  input \ctrl_reg_reg[2] ;
  input \stopbit_fail_cnt_reg[3] ;

  wire [0:0]AR;
  wire [1:0]D;
  wire [27:0]DO;
  wire [3:0]Q;
  wire \ctrl_reg_reg[0] ;
  wire \ctrl_reg_reg[1] ;
  wire \ctrl_reg_reg[2] ;
  wire [33:0]\dout_reg[33] ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_10 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_11 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_112 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_113 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_14 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_15 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_19 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_20 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_21 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_22 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_23 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_24 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_25 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_26 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_27 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_28 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_32 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_33 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_34 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_35 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_36 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_37 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_38 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_39 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_40 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_41 ;
  wire [3:0]p_0_in;
  wire \rd_data[0]_i_21_n_0 ;
  wire \rd_data[1]_i_21_n_0 ;
  wire \rd_data[2]_i_21_n_0 ;
  wire \rd_data[3]_i_21_n_0 ;
  wire \rd_sector_addr_reg[0]_rep__0 ;
  wire [0:0]\rd_sector_addr_reg[1] ;
  wire \rd_sector_addr_reg[2] ;
  wire \rd_sector_addr_reg[2]_rep ;
  wire rx_fifo_rd;
  wire [3:0]rx_fifo_rd_data;
  wire rx_fifo_wr;
  wire s00_axi_aclk;
  wire [3:0]\sector_rd_data[1]__0 ;
  wire [3:0]\status_reg_reg[3] ;
  wire \stopbit_fail_cnt_reg[0] ;
  wire \stopbit_fail_cnt_reg[1] ;
  wire \stopbit_fail_cnt_reg[2] ;
  wire \stopbit_fail_cnt_reg[3] ;
  wire \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED ;
  wire [63:32]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED ;
  wire [7:2]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED ;
  wire [12:10]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED ;
  wire [12:10]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h0080),
    .DATA_WIDTH(36),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \genblk5_0.fifo_36_bl.fifo_36_bl 
       (.ALMOSTEMPTY(\genblk5_0.fifo_36_bl.fifo_36_bl_n_10 ),
        .ALMOSTFULL(\genblk5_0.fifo_36_bl.fifo_36_bl_n_11 ),
        .DBITERR(\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED ),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dout_reg[33] [31:0]}),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dout_reg[33] [33:32]}),
        .DO({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED [63:32],DO,rx_fifo_rd_data}),
        .DOP({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED [7:2],\genblk5_0.fifo_36_bl.fifo_36_bl_n_112 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_113 }),
        .ECCPARITY(\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(D[0]),
        .FULL(D[1]),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(s00_axi_aclk),
        .RDCOUNT({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED [12:10],\genblk5_0.fifo_36_bl.fifo_36_bl_n_19 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_20 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_21 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_22 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_23 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_24 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_25 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_26 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_27 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_28 }),
        .RDEN(rx_fifo_rd),
        .RDERR(\genblk5_0.fifo_36_bl.fifo_36_bl_n_14 ),
        .REGCE(1'b1),
        .RST(AR),
        .RSTREG(1'b1),
        .SBITERR(\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED ),
        .WRCLK(s00_axi_aclk),
        .WRCOUNT({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED [12:10],\genblk5_0.fifo_36_bl.fifo_36_bl_n_32 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_33 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_34 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_35 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_36 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_37 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_38 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_39 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_40 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_41 }),
        .WREN(rx_fifo_wr),
        .WRERR(\genblk5_0.fifo_36_bl.fifo_36_bl_n_15 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \genblk5_0.fifo_36_bl.fifo_36_bl_i_1__0 
       (.I0(\rd_sector_addr_reg[2] ),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(p_0_in[3]),
        .I4(p_0_in[2]),
        .I5(\rd_sector_addr_reg[0]_rep__0 ),
        .O(rx_fifo_rd));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[0]_i_21 
       (.I0(rx_fifo_rd_data[0]),
        .I1(Q[0]),
        .I2(\rd_sector_addr_reg[1] ),
        .I3(\status_reg_reg[3] [0]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(\ctrl_reg_reg[0] ),
        .O(\rd_data[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[1]_i_21 
       (.I0(rx_fifo_rd_data[1]),
        .I1(Q[1]),
        .I2(\rd_sector_addr_reg[1] ),
        .I3(\status_reg_reg[3] [1]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(\ctrl_reg_reg[1] ),
        .O(\rd_data[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[2]_i_21 
       (.I0(rx_fifo_rd_data[2]),
        .I1(Q[2]),
        .I2(\rd_sector_addr_reg[1] ),
        .I3(\status_reg_reg[3] [2]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(\ctrl_reg_reg[2] ),
        .O(\rd_data[2]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rd_data[3]_i_21 
       (.I0(rx_fifo_rd_data[3]),
        .I1(Q[3]),
        .I2(\rd_sector_addr_reg[1] ),
        .I3(\rd_sector_addr_reg[0]_rep__0 ),
        .I4(\status_reg_reg[3] [3]),
        .O(\rd_data[3]_i_21_n_0 ));
  MUXF7 \rd_data_reg[0]_i_10 
       (.I0(\rd_data[0]_i_21_n_0 ),
        .I1(\stopbit_fail_cnt_reg[0] ),
        .O(\sector_rd_data[1]__0 [0]),
        .S(\rd_sector_addr_reg[2]_rep ));
  MUXF7 \rd_data_reg[1]_i_10 
       (.I0(\rd_data[1]_i_21_n_0 ),
        .I1(\stopbit_fail_cnt_reg[1] ),
        .O(\sector_rd_data[1]__0 [1]),
        .S(\rd_sector_addr_reg[2]_rep ));
  MUXF7 \rd_data_reg[2]_i_10 
       (.I0(\rd_data[2]_i_21_n_0 ),
        .I1(\stopbit_fail_cnt_reg[2] ),
        .O(\sector_rd_data[1]__0 [2]),
        .S(\rd_sector_addr_reg[2]_rep ));
  MUXF7 \rd_data_reg[3]_i_10 
       (.I0(\rd_data[3]_i_21_n_0 ),
        .I1(\stopbit_fail_cnt_reg[3] ),
        .O(\sector_rd_data[1]__0 [3]),
        .S(\rd_sector_addr_reg[2]_rep ));
endmodule

(* ORIG_REF_NAME = "FIFO_DUALCLOCK_MACRO" *) 
module block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_35
   (D,
    \z1_data_reg[33] ,
    ser_clk,
    \FSM_onehot_state_reg[1] ,
    ser_rst,
    s00_axi_aclk,
    tx_wr_rdy,
    Q);
  output [1:0]D;
  output [33:0]\z1_data_reg[33] ;
  input ser_clk;
  input \FSM_onehot_state_reg[1] ;
  input ser_rst;
  input s00_axi_aclk;
  input tx_wr_rdy;
  input [31:0]Q;

  wire [1:0]D;
  wire \FSM_onehot_state_reg[1] ;
  wire [31:0]Q;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_10 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_11 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_14 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_15 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_19 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_20 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_21 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_22 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_23 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_24 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_25 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_26 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_27 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_28 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_32 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_33 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_34 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_35 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_36 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_37 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_38 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_39 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_40 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_41 ;
  wire s00_axi_aclk;
  wire ser_clk;
  wire ser_rst;
  wire tx_wr_rdy;
  wire [33:0]\z1_data_reg[33] ;
  wire \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED ;
  wire [63:32]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED ;
  wire [7:2]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED ;
  wire [12:10]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED ;
  wire [12:10]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h0080),
    .DATA_WIDTH(36),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \genblk5_0.fifo_36_bl.fifo_36_bl 
       (.ALMOSTEMPTY(\genblk5_0.fifo_36_bl.fifo_36_bl_n_10 ),
        .ALMOSTFULL(\genblk5_0.fifo_36_bl.fifo_36_bl_n_11 ),
        .DBITERR(\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED ),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED [63:32],\z1_data_reg[33] [31:0]}),
        .DOP({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED [7:2],\z1_data_reg[33] [33:32]}),
        .ECCPARITY(\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(D[0]),
        .FULL(D[1]),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(ser_clk),
        .RDCOUNT({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED [12:10],\genblk5_0.fifo_36_bl.fifo_36_bl_n_19 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_20 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_21 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_22 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_23 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_24 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_25 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_26 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_27 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_28 }),
        .RDEN(\FSM_onehot_state_reg[1] ),
        .RDERR(\genblk5_0.fifo_36_bl.fifo_36_bl_n_14 ),
        .REGCE(1'b1),
        .RST(ser_rst),
        .RSTREG(1'b1),
        .SBITERR(\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED ),
        .WRCLK(s00_axi_aclk),
        .WRCOUNT({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED [12:10],\genblk5_0.fifo_36_bl.fifo_36_bl_n_32 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_33 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_34 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_35 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_36 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_37 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_38 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_39 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_40 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_41 }),
        .WREN(tx_wr_rdy),
        .WRERR(\genblk5_0.fifo_36_bl.fifo_36_bl_n_15 ));
endmodule

(* ORIG_REF_NAME = "FIFO_DUALCLOCK_MACRO" *) 
module block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_36
   (D,
    DO,
    \rd_data_reg[0] ,
    \rd_data_reg[1] ,
    \rd_data_reg[2] ,
    \rd_data_reg[3] ,
    s00_axi_aclk,
    AR,
    rx_fifo_wr,
    \dout_reg[33] ,
    \rd_sector_addr_reg[2] ,
    p_0_in,
    \rd_sector_addr_reg[0]_rep__0 ,
    \sector_rd_data[1]__0 ,
    \rd_sector_addr_reg[2]_rep ,
    \stopbit_fail_cnt_reg[0] ,
    Q,
    \rd_sector_addr_reg[1] ,
    \status_reg_reg[3] ,
    \ctrl_reg_reg[0] ,
    \stopbit_fail_cnt_reg[1] ,
    \ctrl_reg_reg[1] ,
    \stopbit_fail_cnt_reg[2] ,
    \ctrl_reg_reg[2] ,
    \stopbit_fail_cnt_reg[3] );
  output [1:0]D;
  output [27:0]DO;
  output \rd_data_reg[0] ;
  output \rd_data_reg[1] ;
  output \rd_data_reg[2] ;
  output \rd_data_reg[3] ;
  input s00_axi_aclk;
  input [0:0]AR;
  input rx_fifo_wr;
  input [33:0]\dout_reg[33] ;
  input \rd_sector_addr_reg[2] ;
  input [3:0]p_0_in;
  input \rd_sector_addr_reg[0]_rep__0 ;
  input [3:0]\sector_rd_data[1]__0 ;
  input \rd_sector_addr_reg[2]_rep ;
  input \stopbit_fail_cnt_reg[0] ;
  input [3:0]Q;
  input [0:0]\rd_sector_addr_reg[1] ;
  input [3:0]\status_reg_reg[3] ;
  input \ctrl_reg_reg[0] ;
  input \stopbit_fail_cnt_reg[1] ;
  input \ctrl_reg_reg[1] ;
  input \stopbit_fail_cnt_reg[2] ;
  input \ctrl_reg_reg[2] ;
  input \stopbit_fail_cnt_reg[3] ;

  wire [0:0]AR;
  wire [1:0]D;
  wire [27:0]DO;
  wire [3:0]Q;
  wire \ctrl_reg_reg[0] ;
  wire \ctrl_reg_reg[1] ;
  wire \ctrl_reg_reg[2] ;
  wire [33:0]\dout_reg[33] ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_10 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_11 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_112 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_113 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_14 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_15 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_19 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_20 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_21 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_22 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_23 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_24 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_25 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_26 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_27 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_28 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_32 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_33 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_34 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_35 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_36 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_37 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_38 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_39 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_40 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_41 ;
  wire [3:0]p_0_in;
  wire \rd_data[0]_i_19_n_0 ;
  wire \rd_data[1]_i_19_n_0 ;
  wire \rd_data[2]_i_19_n_0 ;
  wire \rd_data[3]_i_19_n_0 ;
  wire \rd_data_reg[0] ;
  wire \rd_data_reg[1] ;
  wire \rd_data_reg[2] ;
  wire \rd_data_reg[3] ;
  wire \rd_sector_addr_reg[0]_rep__0 ;
  wire [0:0]\rd_sector_addr_reg[1] ;
  wire \rd_sector_addr_reg[2] ;
  wire \rd_sector_addr_reg[2]_rep ;
  wire rx_fifo_rd;
  wire [3:0]rx_fifo_rd_data;
  wire rx_fifo_wr;
  wire s00_axi_aclk;
  wire [3:0]\sector_rd_data[0]__0 ;
  wire [3:0]\sector_rd_data[1]__0 ;
  wire [3:0]\status_reg_reg[3] ;
  wire \stopbit_fail_cnt_reg[0] ;
  wire \stopbit_fail_cnt_reg[1] ;
  wire \stopbit_fail_cnt_reg[2] ;
  wire \stopbit_fail_cnt_reg[3] ;
  wire \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED ;
  wire [63:32]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED ;
  wire [7:2]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED ;
  wire [12:10]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED ;
  wire [12:10]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h0080),
    .DATA_WIDTH(36),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \genblk5_0.fifo_36_bl.fifo_36_bl 
       (.ALMOSTEMPTY(\genblk5_0.fifo_36_bl.fifo_36_bl_n_10 ),
        .ALMOSTFULL(\genblk5_0.fifo_36_bl.fifo_36_bl_n_11 ),
        .DBITERR(\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED ),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dout_reg[33] [31:0]}),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dout_reg[33] [33:32]}),
        .DO({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED [63:32],DO,rx_fifo_rd_data}),
        .DOP({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED [7:2],\genblk5_0.fifo_36_bl.fifo_36_bl_n_112 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_113 }),
        .ECCPARITY(\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(D[0]),
        .FULL(D[1]),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(s00_axi_aclk),
        .RDCOUNT({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED [12:10],\genblk5_0.fifo_36_bl.fifo_36_bl_n_19 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_20 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_21 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_22 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_23 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_24 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_25 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_26 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_27 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_28 }),
        .RDEN(rx_fifo_rd),
        .RDERR(\genblk5_0.fifo_36_bl.fifo_36_bl_n_14 ),
        .REGCE(1'b1),
        .RST(AR),
        .RSTREG(1'b1),
        .SBITERR(\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED ),
        .WRCLK(s00_axi_aclk),
        .WRCOUNT({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED [12:10],\genblk5_0.fifo_36_bl.fifo_36_bl_n_32 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_33 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_34 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_35 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_36 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_37 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_38 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_39 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_40 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_41 }),
        .WREN(rx_fifo_wr),
        .WRERR(\genblk5_0.fifo_36_bl.fifo_36_bl_n_15 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \genblk5_0.fifo_36_bl.fifo_36_bl_i_1 
       (.I0(\rd_sector_addr_reg[2] ),
        .I1(p_0_in[1]),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .I4(p_0_in[0]),
        .I5(\rd_sector_addr_reg[0]_rep__0 ),
        .O(rx_fifo_rd));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[0]_i_19 
       (.I0(rx_fifo_rd_data[0]),
        .I1(Q[0]),
        .I2(\rd_sector_addr_reg[1] ),
        .I3(\status_reg_reg[3] [0]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(\ctrl_reg_reg[0] ),
        .O(\rd_data[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[1]_i_19 
       (.I0(rx_fifo_rd_data[1]),
        .I1(Q[1]),
        .I2(\rd_sector_addr_reg[1] ),
        .I3(\status_reg_reg[3] [1]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(\ctrl_reg_reg[1] ),
        .O(\rd_data[1]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[2]_i_19 
       (.I0(rx_fifo_rd_data[2]),
        .I1(Q[2]),
        .I2(\rd_sector_addr_reg[1] ),
        .I3(\status_reg_reg[3] [2]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(\ctrl_reg_reg[2] ),
        .O(\rd_data[2]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rd_data[3]_i_19 
       (.I0(rx_fifo_rd_data[3]),
        .I1(Q[3]),
        .I2(\rd_sector_addr_reg[1] ),
        .I3(\rd_sector_addr_reg[0]_rep__0 ),
        .I4(\status_reg_reg[3] [3]),
        .O(\rd_data[3]_i_19_n_0 ));
  MUXF8 \rd_data_reg[0]_i_4 
       (.I0(\sector_rd_data[0]__0 [0]),
        .I1(\sector_rd_data[1]__0 [0]),
        .O(\rd_data_reg[0] ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[0]_i_9 
       (.I0(\rd_data[0]_i_19_n_0 ),
        .I1(\stopbit_fail_cnt_reg[0] ),
        .O(\sector_rd_data[0]__0 [0]),
        .S(\rd_sector_addr_reg[2]_rep ));
  MUXF8 \rd_data_reg[1]_i_4 
       (.I0(\sector_rd_data[0]__0 [1]),
        .I1(\sector_rd_data[1]__0 [1]),
        .O(\rd_data_reg[1] ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[1]_i_9 
       (.I0(\rd_data[1]_i_19_n_0 ),
        .I1(\stopbit_fail_cnt_reg[1] ),
        .O(\sector_rd_data[0]__0 [1]),
        .S(\rd_sector_addr_reg[2]_rep ));
  MUXF8 \rd_data_reg[2]_i_4 
       (.I0(\sector_rd_data[0]__0 [2]),
        .I1(\sector_rd_data[1]__0 [2]),
        .O(\rd_data_reg[2] ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[2]_i_9 
       (.I0(\rd_data[2]_i_19_n_0 ),
        .I1(\stopbit_fail_cnt_reg[2] ),
        .O(\sector_rd_data[0]__0 [2]),
        .S(\rd_sector_addr_reg[2]_rep ));
  MUXF8 \rd_data_reg[3]_i_4 
       (.I0(\sector_rd_data[0]__0 [3]),
        .I1(\sector_rd_data[1]__0 [3]),
        .O(\rd_data_reg[3] ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[3]_i_9 
       (.I0(\rd_data[3]_i_19_n_0 ),
        .I1(\stopbit_fail_cnt_reg[3] ),
        .O(\sector_rd_data[0]__0 [3]),
        .S(\rd_sector_addr_reg[2]_rep ));
endmodule

(* ORIG_REF_NAME = "FIFO_DUALCLOCK_MACRO" *) 
module block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_6
   (D,
    DO,
    \status_reg_reg[2] ,
    \sector_rd_data[5]__0 ,
    s00_axi_aclk,
    AR,
    rx_fifo_wr,
    \dout_reg[33] ,
    \rd_sector_addr_reg[2] ,
    p_0_in,
    \rd_sector_addr_reg[2]_rep ,
    \stopbit_fail_cnt_reg[0] ,
    Q,
    \status_reg_reg[3] ,
    \ctrl_reg_reg[0] ,
    \stopbit_fail_cnt_reg[1] ,
    \ctrl_reg_reg[1] ,
    \stopbit_fail_cnt_reg[2] ,
    \ctrl_reg_reg[2] ,
    \stopbit_fail_cnt_reg[3] );
  output [1:0]D;
  output [27:0]DO;
  output \status_reg_reg[2] ;
  output [3:0]\sector_rd_data[5]__0 ;
  input s00_axi_aclk;
  input [0:0]AR;
  input rx_fifo_wr;
  input [33:0]\dout_reg[33] ;
  input [2:0]\rd_sector_addr_reg[2] ;
  input [3:0]p_0_in;
  input \rd_sector_addr_reg[2]_rep ;
  input \stopbit_fail_cnt_reg[0] ;
  input [3:0]Q;
  input [3:0]\status_reg_reg[3] ;
  input \ctrl_reg_reg[0] ;
  input \stopbit_fail_cnt_reg[1] ;
  input \ctrl_reg_reg[1] ;
  input \stopbit_fail_cnt_reg[2] ;
  input \ctrl_reg_reg[2] ;
  input \stopbit_fail_cnt_reg[3] ;

  wire [0:0]AR;
  wire [1:0]D;
  wire [27:0]DO;
  wire [3:0]Q;
  wire \ctrl_reg_reg[0] ;
  wire \ctrl_reg_reg[1] ;
  wire \ctrl_reg_reg[2] ;
  wire [33:0]\dout_reg[33] ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_10 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_11 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_112 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_113 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_14 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_15 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_19 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_20 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_21 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_22 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_23 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_24 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_25 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_26 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_27 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_28 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_32 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_33 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_34 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_35 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_36 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_37 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_38 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_39 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_40 ;
  wire \genblk5_0.fifo_36_bl.fifo_36_bl_n_41 ;
  wire [3:0]p_0_in;
  wire \rd_data[0]_i_13_n_0 ;
  wire \rd_data[1]_i_13_n_0 ;
  wire \rd_data[2]_i_13_n_0 ;
  wire \rd_data[3]_i_13_n_0 ;
  wire [2:0]\rd_sector_addr_reg[2] ;
  wire \rd_sector_addr_reg[2]_rep ;
  wire rx_fifo_rd;
  wire [3:0]rx_fifo_rd_data;
  wire rx_fifo_wr;
  wire s00_axi_aclk;
  wire [3:0]\sector_rd_data[5]__0 ;
  wire \status_reg_reg[2] ;
  wire [3:0]\status_reg_reg[3] ;
  wire \stopbit_fail_cnt_reg[0] ;
  wire \stopbit_fail_cnt_reg[1] ;
  wire \stopbit_fail_cnt_reg[2] ;
  wire \stopbit_fail_cnt_reg[3] ;
  wire \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED ;
  wire \NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED ;
  wire [63:32]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED ;
  wire [7:2]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED ;
  wire [7:0]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED ;
  wire [12:10]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED ;
  wire [12:10]\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FIFO36E1 #(
    .ALMOST_EMPTY_OFFSET(13'h0080),
    .ALMOST_FULL_OFFSET(13'h0080),
    .DATA_WIDTH(36),
    .DO_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .EN_SYN("FALSE"),
    .FIFO_MODE("FIFO36"),
    .FIRST_WORD_FALL_THROUGH("TRUE"),
    .INIT(72'h000000000000000000),
    .IS_RDCLK_INVERTED(1'b0),
    .IS_RDEN_INVERTED(1'b0),
    .IS_RSTREG_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .IS_WRCLK_INVERTED(1'b0),
    .IS_WREN_INVERTED(1'b0),
    .SIM_DEVICE("7SERIES"),
    .SRVAL(72'h000000000000000000)) 
    \genblk5_0.fifo_36_bl.fifo_36_bl 
       (.ALMOSTEMPTY(\genblk5_0.fifo_36_bl.fifo_36_bl_n_10 ),
        .ALMOSTFULL(\genblk5_0.fifo_36_bl.fifo_36_bl_n_11 ),
        .DBITERR(\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DBITERR_UNCONNECTED ),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dout_reg[33] [31:0]}),
        .DIP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dout_reg[33] [33:32]}),
        .DO({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DO_UNCONNECTED [63:32],DO,rx_fifo_rd_data}),
        .DOP({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_DOP_UNCONNECTED [7:2],\genblk5_0.fifo_36_bl.fifo_36_bl_n_112 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_113 }),
        .ECCPARITY(\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_ECCPARITY_UNCONNECTED [7:0]),
        .EMPTY(D[0]),
        .FULL(D[1]),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDCLK(s00_axi_aclk),
        .RDCOUNT({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_RDCOUNT_UNCONNECTED [12:10],\genblk5_0.fifo_36_bl.fifo_36_bl_n_19 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_20 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_21 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_22 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_23 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_24 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_25 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_26 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_27 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_28 }),
        .RDEN(rx_fifo_rd),
        .RDERR(\genblk5_0.fifo_36_bl.fifo_36_bl_n_14 ),
        .REGCE(1'b1),
        .RST(AR),
        .RSTREG(1'b1),
        .SBITERR(\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_SBITERR_UNCONNECTED ),
        .WRCLK(s00_axi_aclk),
        .WRCOUNT({\NLW_genblk5_0.fifo_36_bl.fifo_36_bl_WRCOUNT_UNCONNECTED [12:10],\genblk5_0.fifo_36_bl.fifo_36_bl_n_32 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_33 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_34 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_35 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_36 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_37 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_38 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_39 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_40 ,\genblk5_0.fifo_36_bl.fifo_36_bl_n_41 }),
        .WREN(rx_fifo_wr),
        .WRERR(\genblk5_0.fifo_36_bl.fifo_36_bl_n_15 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \genblk5_0.fifo_36_bl.fifo_36_bl_i_1__4 
       (.I0(\status_reg_reg[2] ),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .I3(p_0_in[3]),
        .I4(p_0_in[1]),
        .I5(\rd_sector_addr_reg[2] [0]),
        .O(rx_fifo_rd));
  LUT2 #(
    .INIT(4'hB)) 
    \genblk5_0.fifo_36_bl.fifo_36_bl_i_3 
       (.I0(\rd_sector_addr_reg[2] [2]),
        .I1(\rd_sector_addr_reg[2] [1]),
        .O(\status_reg_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[0]_i_13 
       (.I0(rx_fifo_rd_data[0]),
        .I1(Q[0]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(\status_reg_reg[3] [0]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(\ctrl_reg_reg[0] ),
        .O(\rd_data[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[1]_i_13 
       (.I0(rx_fifo_rd_data[1]),
        .I1(Q[1]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(\status_reg_reg[3] [1]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(\ctrl_reg_reg[1] ),
        .O(\rd_data[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[2]_i_13 
       (.I0(rx_fifo_rd_data[2]),
        .I1(Q[2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(\status_reg_reg[3] [2]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(\ctrl_reg_reg[2] ),
        .O(\rd_data[2]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rd_data[3]_i_13 
       (.I0(rx_fifo_rd_data[3]),
        .I1(Q[3]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(\rd_sector_addr_reg[2] [0]),
        .I4(\status_reg_reg[3] [3]),
        .O(\rd_data[3]_i_13_n_0 ));
  MUXF7 \rd_data_reg[0]_i_6 
       (.I0(\rd_data[0]_i_13_n_0 ),
        .I1(\stopbit_fail_cnt_reg[0] ),
        .O(\sector_rd_data[5]__0 [0]),
        .S(\rd_sector_addr_reg[2]_rep ));
  MUXF7 \rd_data_reg[1]_i_6 
       (.I0(\rd_data[1]_i_13_n_0 ),
        .I1(\stopbit_fail_cnt_reg[1] ),
        .O(\sector_rd_data[5]__0 [1]),
        .S(\rd_sector_addr_reg[2]_rep ));
  MUXF7 \rd_data_reg[2]_i_6 
       (.I0(\rd_data[2]_i_13_n_0 ),
        .I1(\stopbit_fail_cnt_reg[2] ),
        .O(\sector_rd_data[5]__0 [2]),
        .S(\rd_sector_addr_reg[2]_rep ));
  MUXF7 \rd_data_reg[3]_i_6 
       (.I0(\rd_data[3]_i_13_n_0 ),
        .I1(\stopbit_fail_cnt_reg[3] ),
        .O(\sector_rd_data[5]__0 [3]),
        .S(\rd_sector_addr_reg[2]_rep ));
endmodule

(* ORIG_REF_NAME = "deserialize" *) 
module block_design_pfs_daughtercard_0_0_deserialize
   (rx_fifo_wr,
    AR,
    rx_err_reg,
    \rd_data_reg[0] ,
    \rd_data_reg[1] ,
    \rd_data_reg[2] ,
    \rd_data_reg[3] ,
    \sector_rd_data[5]__0 ,
    \status_reg_reg[2] ,
    rclk_nxt,
    s00_axi_aclk,
    resp_nxt,
    \ctrl_reg_reg[0] ,
    s00_axi_aresetn,
    rx_err,
    \rd_sector_addr_reg[2] ,
    tx_cnt_reg,
    Q,
    DO);
  output rx_fifo_wr;
  output [0:0]AR;
  output rx_err_reg;
  output \rd_data_reg[0] ;
  output \rd_data_reg[1] ;
  output \rd_data_reg[2] ;
  output \rd_data_reg[3] ;
  output [27:0]\sector_rd_data[5]__0 ;
  output [33:0]\status_reg_reg[2] ;
  input [0:0]rclk_nxt;
  input s00_axi_aclk;
  input [0:0]resp_nxt;
  input \ctrl_reg_reg[0] ;
  input s00_axi_aresetn;
  input [0:0]rx_err;
  input [2:0]\rd_sector_addr_reg[2] ;
  input [31:0]tx_cnt_reg;
  input [27:0]Q;
  input [27:0]DO;

  wire [0:0]AR;
  wire [27:0]DO;
  wire [27:0]Q;
  wire bitcount;
  wire bitcount0_carry__0_i_1__4_n_0;
  wire bitcount0_carry__0_i_2__4_n_0;
  wire bitcount0_carry__0_i_3__4_n_0;
  wire bitcount0_carry__0_i_4__4_n_0;
  wire bitcount0_carry__0_n_0;
  wire bitcount0_carry__0_n_1;
  wire bitcount0_carry__0_n_2;
  wire bitcount0_carry__0_n_3;
  wire bitcount0_carry__0_n_4;
  wire bitcount0_carry__0_n_5;
  wire bitcount0_carry__0_n_6;
  wire bitcount0_carry__0_n_7;
  wire bitcount0_carry__1_i_1__4_n_0;
  wire bitcount0_carry__1_i_2__4_n_0;
  wire bitcount0_carry__1_i_3__4_n_0;
  wire bitcount0_carry__1_i_4__4_n_0;
  wire bitcount0_carry__1_n_0;
  wire bitcount0_carry__1_n_1;
  wire bitcount0_carry__1_n_2;
  wire bitcount0_carry__1_n_3;
  wire bitcount0_carry__1_n_4;
  wire bitcount0_carry__1_n_5;
  wire bitcount0_carry__1_n_6;
  wire bitcount0_carry__1_n_7;
  wire bitcount0_carry__2_i_1__4_n_0;
  wire bitcount0_carry__2_i_2__4_n_0;
  wire bitcount0_carry__2_i_3__4_n_0;
  wire bitcount0_carry__2_i_4__4_n_0;
  wire bitcount0_carry__2_n_0;
  wire bitcount0_carry__2_n_1;
  wire bitcount0_carry__2_n_2;
  wire bitcount0_carry__2_n_3;
  wire bitcount0_carry__2_n_4;
  wire bitcount0_carry__2_n_5;
  wire bitcount0_carry__2_n_6;
  wire bitcount0_carry__2_n_7;
  wire bitcount0_carry__3_i_1__4_n_0;
  wire bitcount0_carry__3_i_2__4_n_0;
  wire bitcount0_carry__3_i_3__4_n_0;
  wire bitcount0_carry__3_i_4__4_n_0;
  wire bitcount0_carry__3_n_0;
  wire bitcount0_carry__3_n_1;
  wire bitcount0_carry__3_n_2;
  wire bitcount0_carry__3_n_3;
  wire bitcount0_carry__3_n_4;
  wire bitcount0_carry__3_n_5;
  wire bitcount0_carry__3_n_6;
  wire bitcount0_carry__3_n_7;
  wire bitcount0_carry__4_i_1__4_n_0;
  wire bitcount0_carry__4_i_2__4_n_0;
  wire bitcount0_carry__4_i_3__4_n_0;
  wire bitcount0_carry__4_i_4__4_n_0;
  wire bitcount0_carry__4_n_0;
  wire bitcount0_carry__4_n_1;
  wire bitcount0_carry__4_n_2;
  wire bitcount0_carry__4_n_3;
  wire bitcount0_carry__4_n_4;
  wire bitcount0_carry__4_n_5;
  wire bitcount0_carry__4_n_6;
  wire bitcount0_carry__4_n_7;
  wire bitcount0_carry__5_i_1__4_n_0;
  wire bitcount0_carry__5_i_2__4_n_0;
  wire bitcount0_carry__5_i_3__4_n_0;
  wire bitcount0_carry__5_i_4__4_n_0;
  wire bitcount0_carry__5_n_0;
  wire bitcount0_carry__5_n_1;
  wire bitcount0_carry__5_n_2;
  wire bitcount0_carry__5_n_3;
  wire bitcount0_carry__5_n_4;
  wire bitcount0_carry__5_n_5;
  wire bitcount0_carry__5_n_6;
  wire bitcount0_carry__5_n_7;
  wire bitcount0_carry__6_i_1__4_n_0;
  wire bitcount0_carry__6_i_2__4_n_0;
  wire bitcount0_carry__6_i_3__4_n_0;
  wire bitcount0_carry__6_n_2;
  wire bitcount0_carry__6_n_3;
  wire bitcount0_carry__6_n_5;
  wire bitcount0_carry__6_n_6;
  wire bitcount0_carry__6_n_7;
  wire bitcount0_carry_i_1__4_n_0;
  wire bitcount0_carry_i_2__4_n_0;
  wire bitcount0_carry_i_3__4_n_0;
  wire bitcount0_carry_i_4__4_n_0;
  wire bitcount0_carry_n_0;
  wire bitcount0_carry_n_1;
  wire bitcount0_carry_n_2;
  wire bitcount0_carry_n_3;
  wire bitcount0_carry_n_4;
  wire bitcount0_carry_n_5;
  wire bitcount0_carry_n_6;
  wire bitcount0_carry_n_7;
  wire \bitcount[0]_i_1__4_n_0 ;
  wire \bitcount[10]_i_1__4_n_0 ;
  wire \bitcount[11]_i_1__4_n_0 ;
  wire \bitcount[12]_i_1__4_n_0 ;
  wire \bitcount[13]_i_1__4_n_0 ;
  wire \bitcount[14]_i_1__4_n_0 ;
  wire \bitcount[15]_i_1__4_n_0 ;
  wire \bitcount[16]_i_1__4_n_0 ;
  wire \bitcount[17]_i_1__4_n_0 ;
  wire \bitcount[18]_i_1__4_n_0 ;
  wire \bitcount[19]_i_1__4_n_0 ;
  wire \bitcount[1]_i_1__4_n_0 ;
  wire \bitcount[20]_i_1__4_n_0 ;
  wire \bitcount[21]_i_1__4_n_0 ;
  wire \bitcount[22]_i_1__4_n_0 ;
  wire \bitcount[23]_i_1__4_n_0 ;
  wire \bitcount[24]_i_1__4_n_0 ;
  wire \bitcount[25]_i_1__4_n_0 ;
  wire \bitcount[26]_i_1__4_n_0 ;
  wire \bitcount[27]_i_1__4_n_0 ;
  wire \bitcount[28]_i_1__4_n_0 ;
  wire \bitcount[29]_i_1__4_n_0 ;
  wire \bitcount[2]_i_1__10_n_0 ;
  wire \bitcount[30]_i_1__4_n_0 ;
  wire \bitcount[31]_i_2__4_n_0 ;
  wire \bitcount[3]_i_1__4_n_0 ;
  wire \bitcount[4]_i_1__4_n_0 ;
  wire \bitcount[5]_i_1__4_n_0 ;
  wire \bitcount[6]_i_1__4_n_0 ;
  wire \bitcount[7]_i_1__4_n_0 ;
  wire \bitcount[8]_i_1__4_n_0 ;
  wire \bitcount[9]_i_1__4_n_0 ;
  wire \bitcount_reg_n_0_[0] ;
  wire \bitcount_reg_n_0_[10] ;
  wire \bitcount_reg_n_0_[11] ;
  wire \bitcount_reg_n_0_[12] ;
  wire \bitcount_reg_n_0_[13] ;
  wire \bitcount_reg_n_0_[14] ;
  wire \bitcount_reg_n_0_[15] ;
  wire \bitcount_reg_n_0_[16] ;
  wire \bitcount_reg_n_0_[17] ;
  wire \bitcount_reg_n_0_[18] ;
  wire \bitcount_reg_n_0_[19] ;
  wire \bitcount_reg_n_0_[1] ;
  wire \bitcount_reg_n_0_[20] ;
  wire \bitcount_reg_n_0_[21] ;
  wire \bitcount_reg_n_0_[22] ;
  wire \bitcount_reg_n_0_[23] ;
  wire \bitcount_reg_n_0_[24] ;
  wire \bitcount_reg_n_0_[25] ;
  wire \bitcount_reg_n_0_[26] ;
  wire \bitcount_reg_n_0_[27] ;
  wire \bitcount_reg_n_0_[28] ;
  wire \bitcount_reg_n_0_[29] ;
  wire \bitcount_reg_n_0_[2] ;
  wire \bitcount_reg_n_0_[30] ;
  wire \bitcount_reg_n_0_[31] ;
  wire \bitcount_reg_n_0_[3] ;
  wire \bitcount_reg_n_0_[4] ;
  wire \bitcount_reg_n_0_[5] ;
  wire \bitcount_reg_n_0_[6] ;
  wire \bitcount_reg_n_0_[7] ;
  wire \bitcount_reg_n_0_[8] ;
  wire \bitcount_reg_n_0_[9] ;
  wire \ctrl_reg_reg[0] ;
  wire dout_rdy1_out;
  wire dout_rdy_i_10__4_n_0;
  wire dout_rdy_i_2__4_n_0;
  wire dout_rdy_i_3__4_n_0;
  wire dout_rdy_i_4__4_n_0;
  wire dout_rdy_i_5__4_n_0;
  wire dout_rdy_i_6__4_n_0;
  wire dout_rdy_i_7__4_n_0;
  wire dout_rdy_i_8__4_n_0;
  wire dout_rdy_i_9__4_n_0;
  wire [33:0]p_0_in_0;
  wire \parity_fail_cnt[0]_i_1__4_n_0 ;
  wire \parity_fail_cnt[0]_i_3__4_n_0 ;
  wire \parity_fail_cnt[0]_i_4__4_n_0 ;
  wire \parity_fail_cnt[0]_i_5__4_n_0 ;
  wire \parity_fail_cnt[0]_i_6__4_n_0 ;
  wire \parity_fail_cnt[12]_i_2__4_n_0 ;
  wire \parity_fail_cnt[12]_i_3__4_n_0 ;
  wire \parity_fail_cnt[12]_i_4__4_n_0 ;
  wire \parity_fail_cnt[12]_i_5__4_n_0 ;
  wire \parity_fail_cnt[16]_i_2__4_n_0 ;
  wire \parity_fail_cnt[16]_i_3__4_n_0 ;
  wire \parity_fail_cnt[16]_i_4__4_n_0 ;
  wire \parity_fail_cnt[16]_i_5__4_n_0 ;
  wire \parity_fail_cnt[20]_i_2__4_n_0 ;
  wire \parity_fail_cnt[20]_i_3__4_n_0 ;
  wire \parity_fail_cnt[20]_i_4__4_n_0 ;
  wire \parity_fail_cnt[20]_i_5__4_n_0 ;
  wire \parity_fail_cnt[24]_i_2__4_n_0 ;
  wire \parity_fail_cnt[24]_i_3__4_n_0 ;
  wire \parity_fail_cnt[24]_i_4__4_n_0 ;
  wire \parity_fail_cnt[24]_i_5__4_n_0 ;
  wire \parity_fail_cnt[28]_i_2__4_n_0 ;
  wire \parity_fail_cnt[28]_i_3__4_n_0 ;
  wire \parity_fail_cnt[28]_i_4__4_n_0 ;
  wire \parity_fail_cnt[28]_i_5__4_n_0 ;
  wire \parity_fail_cnt[4]_i_2__4_n_0 ;
  wire \parity_fail_cnt[4]_i_3__4_n_0 ;
  wire \parity_fail_cnt[4]_i_4__4_n_0 ;
  wire \parity_fail_cnt[4]_i_5__4_n_0 ;
  wire \parity_fail_cnt[8]_i_2__4_n_0 ;
  wire \parity_fail_cnt[8]_i_3__4_n_0 ;
  wire \parity_fail_cnt[8]_i_4__4_n_0 ;
  wire \parity_fail_cnt[8]_i_5__4_n_0 ;
  wire [31:1]parity_fail_cnt_reg;
  wire \parity_fail_cnt_reg[0]_i_2__4_n_0 ;
  wire \parity_fail_cnt_reg[0]_i_2__4_n_1 ;
  wire \parity_fail_cnt_reg[0]_i_2__4_n_2 ;
  wire \parity_fail_cnt_reg[0]_i_2__4_n_3 ;
  wire \parity_fail_cnt_reg[0]_i_2__4_n_4 ;
  wire \parity_fail_cnt_reg[0]_i_2__4_n_5 ;
  wire \parity_fail_cnt_reg[0]_i_2__4_n_6 ;
  wire \parity_fail_cnt_reg[0]_i_2__4_n_7 ;
  wire \parity_fail_cnt_reg[12]_i_1__4_n_0 ;
  wire \parity_fail_cnt_reg[12]_i_1__4_n_1 ;
  wire \parity_fail_cnt_reg[12]_i_1__4_n_2 ;
  wire \parity_fail_cnt_reg[12]_i_1__4_n_3 ;
  wire \parity_fail_cnt_reg[12]_i_1__4_n_4 ;
  wire \parity_fail_cnt_reg[12]_i_1__4_n_5 ;
  wire \parity_fail_cnt_reg[12]_i_1__4_n_6 ;
  wire \parity_fail_cnt_reg[12]_i_1__4_n_7 ;
  wire \parity_fail_cnt_reg[16]_i_1__4_n_0 ;
  wire \parity_fail_cnt_reg[16]_i_1__4_n_1 ;
  wire \parity_fail_cnt_reg[16]_i_1__4_n_2 ;
  wire \parity_fail_cnt_reg[16]_i_1__4_n_3 ;
  wire \parity_fail_cnt_reg[16]_i_1__4_n_4 ;
  wire \parity_fail_cnt_reg[16]_i_1__4_n_5 ;
  wire \parity_fail_cnt_reg[16]_i_1__4_n_6 ;
  wire \parity_fail_cnt_reg[16]_i_1__4_n_7 ;
  wire \parity_fail_cnt_reg[20]_i_1__4_n_0 ;
  wire \parity_fail_cnt_reg[20]_i_1__4_n_1 ;
  wire \parity_fail_cnt_reg[20]_i_1__4_n_2 ;
  wire \parity_fail_cnt_reg[20]_i_1__4_n_3 ;
  wire \parity_fail_cnt_reg[20]_i_1__4_n_4 ;
  wire \parity_fail_cnt_reg[20]_i_1__4_n_5 ;
  wire \parity_fail_cnt_reg[20]_i_1__4_n_6 ;
  wire \parity_fail_cnt_reg[20]_i_1__4_n_7 ;
  wire \parity_fail_cnt_reg[24]_i_1__4_n_0 ;
  wire \parity_fail_cnt_reg[24]_i_1__4_n_1 ;
  wire \parity_fail_cnt_reg[24]_i_1__4_n_2 ;
  wire \parity_fail_cnt_reg[24]_i_1__4_n_3 ;
  wire \parity_fail_cnt_reg[24]_i_1__4_n_4 ;
  wire \parity_fail_cnt_reg[24]_i_1__4_n_5 ;
  wire \parity_fail_cnt_reg[24]_i_1__4_n_6 ;
  wire \parity_fail_cnt_reg[24]_i_1__4_n_7 ;
  wire \parity_fail_cnt_reg[28]_i_1__4_n_1 ;
  wire \parity_fail_cnt_reg[28]_i_1__4_n_2 ;
  wire \parity_fail_cnt_reg[28]_i_1__4_n_3 ;
  wire \parity_fail_cnt_reg[28]_i_1__4_n_4 ;
  wire \parity_fail_cnt_reg[28]_i_1__4_n_5 ;
  wire \parity_fail_cnt_reg[28]_i_1__4_n_6 ;
  wire \parity_fail_cnt_reg[28]_i_1__4_n_7 ;
  wire \parity_fail_cnt_reg[4]_i_1__4_n_0 ;
  wire \parity_fail_cnt_reg[4]_i_1__4_n_1 ;
  wire \parity_fail_cnt_reg[4]_i_1__4_n_2 ;
  wire \parity_fail_cnt_reg[4]_i_1__4_n_3 ;
  wire \parity_fail_cnt_reg[4]_i_1__4_n_4 ;
  wire \parity_fail_cnt_reg[4]_i_1__4_n_5 ;
  wire \parity_fail_cnt_reg[4]_i_1__4_n_6 ;
  wire \parity_fail_cnt_reg[4]_i_1__4_n_7 ;
  wire \parity_fail_cnt_reg[8]_i_1__4_n_0 ;
  wire \parity_fail_cnt_reg[8]_i_1__4_n_1 ;
  wire \parity_fail_cnt_reg[8]_i_1__4_n_2 ;
  wire \parity_fail_cnt_reg[8]_i_1__4_n_3 ;
  wire \parity_fail_cnt_reg[8]_i_1__4_n_4 ;
  wire \parity_fail_cnt_reg[8]_i_1__4_n_5 ;
  wire \parity_fail_cnt_reg[8]_i_1__4_n_6 ;
  wire \parity_fail_cnt_reg[8]_i_1__4_n_7 ;
  wire [0:0]rclk_nxt;
  wire \rd_data[10]_i_12_n_0 ;
  wire \rd_data[11]_i_12_n_0 ;
  wire \rd_data[12]_i_12_n_0 ;
  wire \rd_data[13]_i_12_n_0 ;
  wire \rd_data[14]_i_12_n_0 ;
  wire \rd_data[15]_i_12_n_0 ;
  wire \rd_data[16]_i_12_n_0 ;
  wire \rd_data[17]_i_12_n_0 ;
  wire \rd_data[18]_i_12_n_0 ;
  wire \rd_data[19]_i_12_n_0 ;
  wire \rd_data[20]_i_12_n_0 ;
  wire \rd_data[21]_i_12_n_0 ;
  wire \rd_data[22]_i_12_n_0 ;
  wire \rd_data[23]_i_12_n_0 ;
  wire \rd_data[24]_i_12_n_0 ;
  wire \rd_data[25]_i_12_n_0 ;
  wire \rd_data[26]_i_12_n_0 ;
  wire \rd_data[27]_i_12_n_0 ;
  wire \rd_data[28]_i_12_n_0 ;
  wire \rd_data[29]_i_12_n_0 ;
  wire \rd_data[30]_i_12_n_0 ;
  wire \rd_data[31]_i_12_n_0 ;
  wire \rd_data[4]_i_12_n_0 ;
  wire \rd_data[5]_i_12_n_0 ;
  wire \rd_data[6]_i_12_n_0 ;
  wire \rd_data[7]_i_12_n_0 ;
  wire \rd_data[8]_i_12_n_0 ;
  wire \rd_data[9]_i_12_n_0 ;
  wire \rd_data_reg[0] ;
  wire \rd_data_reg[1] ;
  wire \rd_data_reg[2] ;
  wire \rd_data_reg[3] ;
  wire [2:0]\rd_sector_addr_reg[2] ;
  wire [0:0]resp_nxt;
  wire \rx_cnt[0]_i_2__4_n_0 ;
  wire \rx_cnt[0]_i_3__4_n_0 ;
  wire \rx_cnt[0]_i_4__4_n_0 ;
  wire \rx_cnt[0]_i_5__4_n_0 ;
  wire \rx_cnt[12]_i_2__4_n_0 ;
  wire \rx_cnt[12]_i_3__4_n_0 ;
  wire \rx_cnt[12]_i_4__4_n_0 ;
  wire \rx_cnt[12]_i_5__4_n_0 ;
  wire \rx_cnt[16]_i_2__4_n_0 ;
  wire \rx_cnt[16]_i_3__4_n_0 ;
  wire \rx_cnt[16]_i_4__4_n_0 ;
  wire \rx_cnt[16]_i_5__4_n_0 ;
  wire \rx_cnt[20]_i_2__4_n_0 ;
  wire \rx_cnt[20]_i_3__4_n_0 ;
  wire \rx_cnt[20]_i_4__4_n_0 ;
  wire \rx_cnt[20]_i_5__4_n_0 ;
  wire \rx_cnt[24]_i_2__4_n_0 ;
  wire \rx_cnt[24]_i_3__4_n_0 ;
  wire \rx_cnt[24]_i_4__4_n_0 ;
  wire \rx_cnt[24]_i_5__4_n_0 ;
  wire \rx_cnt[28]_i_2__4_n_0 ;
  wire \rx_cnt[28]_i_3__4_n_0 ;
  wire \rx_cnt[28]_i_4__4_n_0 ;
  wire \rx_cnt[28]_i_5__4_n_0 ;
  wire \rx_cnt[4]_i_2__4_n_0 ;
  wire \rx_cnt[4]_i_3__4_n_0 ;
  wire \rx_cnt[4]_i_4__4_n_0 ;
  wire \rx_cnt[4]_i_5__4_n_0 ;
  wire \rx_cnt[8]_i_2__4_n_0 ;
  wire \rx_cnt[8]_i_3__4_n_0 ;
  wire \rx_cnt[8]_i_4__4_n_0 ;
  wire \rx_cnt[8]_i_5__4_n_0 ;
  wire [31:0]rx_cnt_reg;
  wire \rx_cnt_reg[0]_i_1__4_n_0 ;
  wire \rx_cnt_reg[0]_i_1__4_n_1 ;
  wire \rx_cnt_reg[0]_i_1__4_n_2 ;
  wire \rx_cnt_reg[0]_i_1__4_n_3 ;
  wire \rx_cnt_reg[0]_i_1__4_n_4 ;
  wire \rx_cnt_reg[0]_i_1__4_n_5 ;
  wire \rx_cnt_reg[0]_i_1__4_n_6 ;
  wire \rx_cnt_reg[0]_i_1__4_n_7 ;
  wire \rx_cnt_reg[12]_i_1__4_n_0 ;
  wire \rx_cnt_reg[12]_i_1__4_n_1 ;
  wire \rx_cnt_reg[12]_i_1__4_n_2 ;
  wire \rx_cnt_reg[12]_i_1__4_n_3 ;
  wire \rx_cnt_reg[12]_i_1__4_n_4 ;
  wire \rx_cnt_reg[12]_i_1__4_n_5 ;
  wire \rx_cnt_reg[12]_i_1__4_n_6 ;
  wire \rx_cnt_reg[12]_i_1__4_n_7 ;
  wire \rx_cnt_reg[16]_i_1__4_n_0 ;
  wire \rx_cnt_reg[16]_i_1__4_n_1 ;
  wire \rx_cnt_reg[16]_i_1__4_n_2 ;
  wire \rx_cnt_reg[16]_i_1__4_n_3 ;
  wire \rx_cnt_reg[16]_i_1__4_n_4 ;
  wire \rx_cnt_reg[16]_i_1__4_n_5 ;
  wire \rx_cnt_reg[16]_i_1__4_n_6 ;
  wire \rx_cnt_reg[16]_i_1__4_n_7 ;
  wire \rx_cnt_reg[20]_i_1__4_n_0 ;
  wire \rx_cnt_reg[20]_i_1__4_n_1 ;
  wire \rx_cnt_reg[20]_i_1__4_n_2 ;
  wire \rx_cnt_reg[20]_i_1__4_n_3 ;
  wire \rx_cnt_reg[20]_i_1__4_n_4 ;
  wire \rx_cnt_reg[20]_i_1__4_n_5 ;
  wire \rx_cnt_reg[20]_i_1__4_n_6 ;
  wire \rx_cnt_reg[20]_i_1__4_n_7 ;
  wire \rx_cnt_reg[24]_i_1__4_n_0 ;
  wire \rx_cnt_reg[24]_i_1__4_n_1 ;
  wire \rx_cnt_reg[24]_i_1__4_n_2 ;
  wire \rx_cnt_reg[24]_i_1__4_n_3 ;
  wire \rx_cnt_reg[24]_i_1__4_n_4 ;
  wire \rx_cnt_reg[24]_i_1__4_n_5 ;
  wire \rx_cnt_reg[24]_i_1__4_n_6 ;
  wire \rx_cnt_reg[24]_i_1__4_n_7 ;
  wire \rx_cnt_reg[28]_i_1__4_n_1 ;
  wire \rx_cnt_reg[28]_i_1__4_n_2 ;
  wire \rx_cnt_reg[28]_i_1__4_n_3 ;
  wire \rx_cnt_reg[28]_i_1__4_n_4 ;
  wire \rx_cnt_reg[28]_i_1__4_n_5 ;
  wire \rx_cnt_reg[28]_i_1__4_n_6 ;
  wire \rx_cnt_reg[28]_i_1__4_n_7 ;
  wire \rx_cnt_reg[4]_i_1__4_n_0 ;
  wire \rx_cnt_reg[4]_i_1__4_n_1 ;
  wire \rx_cnt_reg[4]_i_1__4_n_2 ;
  wire \rx_cnt_reg[4]_i_1__4_n_3 ;
  wire \rx_cnt_reg[4]_i_1__4_n_4 ;
  wire \rx_cnt_reg[4]_i_1__4_n_5 ;
  wire \rx_cnt_reg[4]_i_1__4_n_6 ;
  wire \rx_cnt_reg[4]_i_1__4_n_7 ;
  wire \rx_cnt_reg[8]_i_1__4_n_0 ;
  wire \rx_cnt_reg[8]_i_1__4_n_1 ;
  wire \rx_cnt_reg[8]_i_1__4_n_2 ;
  wire \rx_cnt_reg[8]_i_1__4_n_3 ;
  wire \rx_cnt_reg[8]_i_1__4_n_4 ;
  wire \rx_cnt_reg[8]_i_1__4_n_5 ;
  wire \rx_cnt_reg[8]_i_1__4_n_6 ;
  wire \rx_cnt_reg[8]_i_1__4_n_7 ;
  wire [0:0]rx_err;
  wire rx_err_reg;
  wire rx_fifo_wr;
  wire [0:0]rx_parity_fails;
  wire [0:0]rx_stopbit_fails;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire sclock_reg;
  wire [27:0]\sector_rd_data[5]__0 ;
  wire \shift_reg_reg_n_0_[0] ;
  wire sin_reg;
  wire [2:0]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[0]_i_2__4_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state[1]_i_2__4_n_0 ;
  wire \state[2]_i_10__4_n_0 ;
  wire \state[2]_i_11__4_n_0 ;
  wire \state[2]_i_1_n_0 ;
  wire \state[2]_i_2__4_n_0 ;
  wire \state[2]_i_3__4_n_0 ;
  wire \state[2]_i_4__4_n_0 ;
  wire \state[2]_i_5__4_n_0 ;
  wire \state[2]_i_6__4_n_0 ;
  wire \state[2]_i_7__4_n_0 ;
  wire \state[2]_i_8__4_n_0 ;
  wire \state[2]_i_9__4_n_0 ;
  wire [33:0]\status_reg_reg[2] ;
  wire \stopbit_fail_cnt[0]_i_10__4_n_0 ;
  wire \stopbit_fail_cnt[0]_i_11__4_n_0 ;
  wire \stopbit_fail_cnt[0]_i_12__4_n_0 ;
  wire \stopbit_fail_cnt[0]_i_13__4_n_0 ;
  wire \stopbit_fail_cnt[0]_i_14__4_n_0 ;
  wire \stopbit_fail_cnt[0]_i_15__4_n_0 ;
  wire \stopbit_fail_cnt[0]_i_16__4_n_0 ;
  wire \stopbit_fail_cnt[0]_i_1__4_n_0 ;
  wire \stopbit_fail_cnt[0]_i_3__4_n_0 ;
  wire \stopbit_fail_cnt[0]_i_4__4_n_0 ;
  wire \stopbit_fail_cnt[0]_i_5__4_n_0 ;
  wire \stopbit_fail_cnt[0]_i_6__4_n_0 ;
  wire \stopbit_fail_cnt[0]_i_7__4_n_0 ;
  wire \stopbit_fail_cnt[0]_i_8__4_n_0 ;
  wire \stopbit_fail_cnt[0]_i_9__4_n_0 ;
  wire \stopbit_fail_cnt[12]_i_2__4_n_0 ;
  wire \stopbit_fail_cnt[12]_i_3__4_n_0 ;
  wire \stopbit_fail_cnt[12]_i_4__4_n_0 ;
  wire \stopbit_fail_cnt[12]_i_5__4_n_0 ;
  wire \stopbit_fail_cnt[16]_i_2__4_n_0 ;
  wire \stopbit_fail_cnt[16]_i_3__4_n_0 ;
  wire \stopbit_fail_cnt[16]_i_4__4_n_0 ;
  wire \stopbit_fail_cnt[16]_i_5__4_n_0 ;
  wire \stopbit_fail_cnt[20]_i_2__4_n_0 ;
  wire \stopbit_fail_cnt[20]_i_3__4_n_0 ;
  wire \stopbit_fail_cnt[20]_i_4__4_n_0 ;
  wire \stopbit_fail_cnt[20]_i_5__4_n_0 ;
  wire \stopbit_fail_cnt[24]_i_2__4_n_0 ;
  wire \stopbit_fail_cnt[24]_i_3__4_n_0 ;
  wire \stopbit_fail_cnt[24]_i_4__4_n_0 ;
  wire \stopbit_fail_cnt[24]_i_5__4_n_0 ;
  wire \stopbit_fail_cnt[28]_i_2__4_n_0 ;
  wire \stopbit_fail_cnt[28]_i_3__4_n_0 ;
  wire \stopbit_fail_cnt[28]_i_4__4_n_0 ;
  wire \stopbit_fail_cnt[28]_i_5__4_n_0 ;
  wire \stopbit_fail_cnt[4]_i_2__4_n_0 ;
  wire \stopbit_fail_cnt[4]_i_3__4_n_0 ;
  wire \stopbit_fail_cnt[4]_i_4__4_n_0 ;
  wire \stopbit_fail_cnt[4]_i_5__4_n_0 ;
  wire \stopbit_fail_cnt[8]_i_2__4_n_0 ;
  wire \stopbit_fail_cnt[8]_i_3__4_n_0 ;
  wire \stopbit_fail_cnt[8]_i_4__4_n_0 ;
  wire \stopbit_fail_cnt[8]_i_5__4_n_0 ;
  wire [31:1]stopbit_fail_cnt_reg;
  wire \stopbit_fail_cnt_reg[0]_i_2__4_n_0 ;
  wire \stopbit_fail_cnt_reg[0]_i_2__4_n_1 ;
  wire \stopbit_fail_cnt_reg[0]_i_2__4_n_2 ;
  wire \stopbit_fail_cnt_reg[0]_i_2__4_n_3 ;
  wire \stopbit_fail_cnt_reg[0]_i_2__4_n_4 ;
  wire \stopbit_fail_cnt_reg[0]_i_2__4_n_5 ;
  wire \stopbit_fail_cnt_reg[0]_i_2__4_n_6 ;
  wire \stopbit_fail_cnt_reg[0]_i_2__4_n_7 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__4_n_0 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__4_n_1 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__4_n_2 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__4_n_3 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__4_n_4 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__4_n_5 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__4_n_6 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__4_n_7 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__4_n_0 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__4_n_1 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__4_n_2 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__4_n_3 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__4_n_4 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__4_n_5 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__4_n_6 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__4_n_7 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__4_n_0 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__4_n_1 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__4_n_2 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__4_n_3 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__4_n_4 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__4_n_5 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__4_n_6 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__4_n_7 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__4_n_0 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__4_n_1 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__4_n_2 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__4_n_3 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__4_n_4 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__4_n_5 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__4_n_6 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__4_n_7 ;
  wire \stopbit_fail_cnt_reg[28]_i_1__4_n_1 ;
  wire \stopbit_fail_cnt_reg[28]_i_1__4_n_2 ;
  wire \stopbit_fail_cnt_reg[28]_i_1__4_n_3 ;
  wire \stopbit_fail_cnt_reg[28]_i_1__4_n_4 ;
  wire \stopbit_fail_cnt_reg[28]_i_1__4_n_5 ;
  wire \stopbit_fail_cnt_reg[28]_i_1__4_n_6 ;
  wire \stopbit_fail_cnt_reg[28]_i_1__4_n_7 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__4_n_0 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__4_n_1 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__4_n_2 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__4_n_3 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__4_n_4 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__4_n_5 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__4_n_6 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__4_n_7 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__4_n_0 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__4_n_1 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__4_n_2 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__4_n_3 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__4_n_4 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__4_n_5 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__4_n_6 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__4_n_7 ;
  wire [31:0]tx_cnt_reg;
  wire z1_sclock_reg;
  wire z1_sin_reg;
  wire z1_sin_reg_i_1__4_n_0;
  wire z1_sin_reg_i_2__2_n_0;
  wire [3:2]NLW_bitcount0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_bitcount0_carry__6_O_UNCONNECTED;
  wire [3:3]\NLW_parity_fail_cnt_reg[28]_i_1__4_CO_UNCONNECTED ;
  wire [3:3]\NLW_rx_cnt_reg[28]_i_1__4_CO_UNCONNECTED ;
  wire [3:3]\NLW_stopbit_fail_cnt_reg[28]_i_1__4_CO_UNCONNECTED ;

  CARRY4 bitcount0_carry
       (.CI(1'b0),
        .CO({bitcount0_carry_n_0,bitcount0_carry_n_1,bitcount0_carry_n_2,bitcount0_carry_n_3}),
        .CYINIT(\bitcount_reg_n_0_[0] ),
        .DI({\bitcount_reg_n_0_[4] ,\bitcount_reg_n_0_[3] ,\bitcount_reg_n_0_[2] ,\bitcount_reg_n_0_[1] }),
        .O({bitcount0_carry_n_4,bitcount0_carry_n_5,bitcount0_carry_n_6,bitcount0_carry_n_7}),
        .S({bitcount0_carry_i_1__4_n_0,bitcount0_carry_i_2__4_n_0,bitcount0_carry_i_3__4_n_0,bitcount0_carry_i_4__4_n_0}));
  CARRY4 bitcount0_carry__0
       (.CI(bitcount0_carry_n_0),
        .CO({bitcount0_carry__0_n_0,bitcount0_carry__0_n_1,bitcount0_carry__0_n_2,bitcount0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\bitcount_reg_n_0_[8] ,\bitcount_reg_n_0_[7] ,\bitcount_reg_n_0_[6] ,\bitcount_reg_n_0_[5] }),
        .O({bitcount0_carry__0_n_4,bitcount0_carry__0_n_5,bitcount0_carry__0_n_6,bitcount0_carry__0_n_7}),
        .S({bitcount0_carry__0_i_1__4_n_0,bitcount0_carry__0_i_2__4_n_0,bitcount0_carry__0_i_3__4_n_0,bitcount0_carry__0_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_1__4
       (.I0(\bitcount_reg_n_0_[8] ),
        .O(bitcount0_carry__0_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_2__4
       (.I0(\bitcount_reg_n_0_[7] ),
        .O(bitcount0_carry__0_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_3__4
       (.I0(\bitcount_reg_n_0_[6] ),
        .O(bitcount0_carry__0_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_4__4
       (.I0(\bitcount_reg_n_0_[5] ),
        .O(bitcount0_carry__0_i_4__4_n_0));
  CARRY4 bitcount0_carry__1
       (.CI(bitcount0_carry__0_n_0),
        .CO({bitcount0_carry__1_n_0,bitcount0_carry__1_n_1,bitcount0_carry__1_n_2,bitcount0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\bitcount_reg_n_0_[12] ,\bitcount_reg_n_0_[11] ,\bitcount_reg_n_0_[10] ,\bitcount_reg_n_0_[9] }),
        .O({bitcount0_carry__1_n_4,bitcount0_carry__1_n_5,bitcount0_carry__1_n_6,bitcount0_carry__1_n_7}),
        .S({bitcount0_carry__1_i_1__4_n_0,bitcount0_carry__1_i_2__4_n_0,bitcount0_carry__1_i_3__4_n_0,bitcount0_carry__1_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_1__4
       (.I0(\bitcount_reg_n_0_[12] ),
        .O(bitcount0_carry__1_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_2__4
       (.I0(\bitcount_reg_n_0_[11] ),
        .O(bitcount0_carry__1_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_3__4
       (.I0(\bitcount_reg_n_0_[10] ),
        .O(bitcount0_carry__1_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_4__4
       (.I0(\bitcount_reg_n_0_[9] ),
        .O(bitcount0_carry__1_i_4__4_n_0));
  CARRY4 bitcount0_carry__2
       (.CI(bitcount0_carry__1_n_0),
        .CO({bitcount0_carry__2_n_0,bitcount0_carry__2_n_1,bitcount0_carry__2_n_2,bitcount0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\bitcount_reg_n_0_[16] ,\bitcount_reg_n_0_[15] ,\bitcount_reg_n_0_[14] ,\bitcount_reg_n_0_[13] }),
        .O({bitcount0_carry__2_n_4,bitcount0_carry__2_n_5,bitcount0_carry__2_n_6,bitcount0_carry__2_n_7}),
        .S({bitcount0_carry__2_i_1__4_n_0,bitcount0_carry__2_i_2__4_n_0,bitcount0_carry__2_i_3__4_n_0,bitcount0_carry__2_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_1__4
       (.I0(\bitcount_reg_n_0_[16] ),
        .O(bitcount0_carry__2_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_2__4
       (.I0(\bitcount_reg_n_0_[15] ),
        .O(bitcount0_carry__2_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_3__4
       (.I0(\bitcount_reg_n_0_[14] ),
        .O(bitcount0_carry__2_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_4__4
       (.I0(\bitcount_reg_n_0_[13] ),
        .O(bitcount0_carry__2_i_4__4_n_0));
  CARRY4 bitcount0_carry__3
       (.CI(bitcount0_carry__2_n_0),
        .CO({bitcount0_carry__3_n_0,bitcount0_carry__3_n_1,bitcount0_carry__3_n_2,bitcount0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\bitcount_reg_n_0_[20] ,\bitcount_reg_n_0_[19] ,\bitcount_reg_n_0_[18] ,\bitcount_reg_n_0_[17] }),
        .O({bitcount0_carry__3_n_4,bitcount0_carry__3_n_5,bitcount0_carry__3_n_6,bitcount0_carry__3_n_7}),
        .S({bitcount0_carry__3_i_1__4_n_0,bitcount0_carry__3_i_2__4_n_0,bitcount0_carry__3_i_3__4_n_0,bitcount0_carry__3_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_1__4
       (.I0(\bitcount_reg_n_0_[20] ),
        .O(bitcount0_carry__3_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_2__4
       (.I0(\bitcount_reg_n_0_[19] ),
        .O(bitcount0_carry__3_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_3__4
       (.I0(\bitcount_reg_n_0_[18] ),
        .O(bitcount0_carry__3_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_4__4
       (.I0(\bitcount_reg_n_0_[17] ),
        .O(bitcount0_carry__3_i_4__4_n_0));
  CARRY4 bitcount0_carry__4
       (.CI(bitcount0_carry__3_n_0),
        .CO({bitcount0_carry__4_n_0,bitcount0_carry__4_n_1,bitcount0_carry__4_n_2,bitcount0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\bitcount_reg_n_0_[24] ,\bitcount_reg_n_0_[23] ,\bitcount_reg_n_0_[22] ,\bitcount_reg_n_0_[21] }),
        .O({bitcount0_carry__4_n_4,bitcount0_carry__4_n_5,bitcount0_carry__4_n_6,bitcount0_carry__4_n_7}),
        .S({bitcount0_carry__4_i_1__4_n_0,bitcount0_carry__4_i_2__4_n_0,bitcount0_carry__4_i_3__4_n_0,bitcount0_carry__4_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_1__4
       (.I0(\bitcount_reg_n_0_[24] ),
        .O(bitcount0_carry__4_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_2__4
       (.I0(\bitcount_reg_n_0_[23] ),
        .O(bitcount0_carry__4_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_3__4
       (.I0(\bitcount_reg_n_0_[22] ),
        .O(bitcount0_carry__4_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_4__4
       (.I0(\bitcount_reg_n_0_[21] ),
        .O(bitcount0_carry__4_i_4__4_n_0));
  CARRY4 bitcount0_carry__5
       (.CI(bitcount0_carry__4_n_0),
        .CO({bitcount0_carry__5_n_0,bitcount0_carry__5_n_1,bitcount0_carry__5_n_2,bitcount0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\bitcount_reg_n_0_[28] ,\bitcount_reg_n_0_[27] ,\bitcount_reg_n_0_[26] ,\bitcount_reg_n_0_[25] }),
        .O({bitcount0_carry__5_n_4,bitcount0_carry__5_n_5,bitcount0_carry__5_n_6,bitcount0_carry__5_n_7}),
        .S({bitcount0_carry__5_i_1__4_n_0,bitcount0_carry__5_i_2__4_n_0,bitcount0_carry__5_i_3__4_n_0,bitcount0_carry__5_i_4__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_1__4
       (.I0(\bitcount_reg_n_0_[28] ),
        .O(bitcount0_carry__5_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_2__4
       (.I0(\bitcount_reg_n_0_[27] ),
        .O(bitcount0_carry__5_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_3__4
       (.I0(\bitcount_reg_n_0_[26] ),
        .O(bitcount0_carry__5_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_4__4
       (.I0(\bitcount_reg_n_0_[25] ),
        .O(bitcount0_carry__5_i_4__4_n_0));
  CARRY4 bitcount0_carry__6
       (.CI(bitcount0_carry__5_n_0),
        .CO({NLW_bitcount0_carry__6_CO_UNCONNECTED[3:2],bitcount0_carry__6_n_2,bitcount0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\bitcount_reg_n_0_[30] ,\bitcount_reg_n_0_[29] }),
        .O({NLW_bitcount0_carry__6_O_UNCONNECTED[3],bitcount0_carry__6_n_5,bitcount0_carry__6_n_6,bitcount0_carry__6_n_7}),
        .S({1'b0,bitcount0_carry__6_i_1__4_n_0,bitcount0_carry__6_i_2__4_n_0,bitcount0_carry__6_i_3__4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__6_i_1__4
       (.I0(\bitcount_reg_n_0_[31] ),
        .O(bitcount0_carry__6_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__6_i_2__4
       (.I0(\bitcount_reg_n_0_[30] ),
        .O(bitcount0_carry__6_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__6_i_3__4
       (.I0(\bitcount_reg_n_0_[29] ),
        .O(bitcount0_carry__6_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_1__4
       (.I0(\bitcount_reg_n_0_[4] ),
        .O(bitcount0_carry_i_1__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_2__4
       (.I0(\bitcount_reg_n_0_[3] ),
        .O(bitcount0_carry_i_2__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_3__4
       (.I0(\bitcount_reg_n_0_[2] ),
        .O(bitcount0_carry_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_4__4
       (.I0(\bitcount_reg_n_0_[1] ),
        .O(bitcount0_carry_i_4__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bitcount[0]_i_1__4 
       (.I0(state[0]),
        .I1(\bitcount_reg_n_0_[0] ),
        .O(\bitcount[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[10]_i_1__4 
       (.I0(state[0]),
        .I1(bitcount0_carry__1_n_6),
        .O(\bitcount[10]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[11]_i_1__4 
       (.I0(state[0]),
        .I1(bitcount0_carry__1_n_5),
        .O(\bitcount[11]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[12]_i_1__4 
       (.I0(state[0]),
        .I1(bitcount0_carry__1_n_4),
        .O(\bitcount[12]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[13]_i_1__4 
       (.I0(state[0]),
        .I1(bitcount0_carry__2_n_7),
        .O(\bitcount[13]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[14]_i_1__4 
       (.I0(state[0]),
        .I1(bitcount0_carry__2_n_6),
        .O(\bitcount[14]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[15]_i_1__4 
       (.I0(state[0]),
        .I1(bitcount0_carry__2_n_5),
        .O(\bitcount[15]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[16]_i_1__4 
       (.I0(state[0]),
        .I1(bitcount0_carry__2_n_4),
        .O(\bitcount[16]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[17]_i_1__4 
       (.I0(state[0]),
        .I1(bitcount0_carry__3_n_7),
        .O(\bitcount[17]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[18]_i_1__4 
       (.I0(state[0]),
        .I1(bitcount0_carry__3_n_6),
        .O(\bitcount[18]_i_1__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[19]_i_1__4 
       (.I0(state[0]),
        .I1(bitcount0_carry__3_n_5),
        .O(\bitcount[19]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bitcount[1]_i_1__4 
       (.I0(bitcount0_carry_n_7),
        .I1(state[0]),
        .O(\bitcount[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[20]_i_1__4 
       (.I0(state[0]),
        .I1(bitcount0_carry__3_n_4),
        .O(\bitcount[20]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[21]_i_1__4 
       (.I0(state[0]),
        .I1(bitcount0_carry__4_n_7),
        .O(\bitcount[21]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[22]_i_1__4 
       (.I0(state[0]),
        .I1(bitcount0_carry__4_n_6),
        .O(\bitcount[22]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[23]_i_1__4 
       (.I0(state[0]),
        .I1(bitcount0_carry__4_n_5),
        .O(\bitcount[23]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[24]_i_1__4 
       (.I0(state[0]),
        .I1(bitcount0_carry__4_n_4),
        .O(\bitcount[24]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[25]_i_1__4 
       (.I0(state[0]),
        .I1(bitcount0_carry__5_n_7),
        .O(\bitcount[25]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[26]_i_1__4 
       (.I0(state[0]),
        .I1(bitcount0_carry__5_n_6),
        .O(\bitcount[26]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[27]_i_1__4 
       (.I0(state[0]),
        .I1(bitcount0_carry__5_n_5),
        .O(\bitcount[27]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[28]_i_1__4 
       (.I0(state[0]),
        .I1(bitcount0_carry__5_n_4),
        .O(\bitcount[28]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[29]_i_1__4 
       (.I0(state[0]),
        .I1(bitcount0_carry__6_n_7),
        .O(\bitcount[29]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[2]_i_1__10 
       (.I0(state[0]),
        .I1(bitcount0_carry_n_6),
        .O(\bitcount[2]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[30]_i_1__4 
       (.I0(state[0]),
        .I1(bitcount0_carry__6_n_6),
        .O(\bitcount[30]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \bitcount[31]_i_1__4 
       (.I0(sclock_reg),
        .I1(z1_sclock_reg),
        .I2(state[2]),
        .I3(state[1]),
        .O(bitcount));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[31]_i_2__4 
       (.I0(state[0]),
        .I1(bitcount0_carry__6_n_5),
        .O(\bitcount[31]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[3]_i_1__4 
       (.I0(state[0]),
        .I1(bitcount0_carry_n_5),
        .O(\bitcount[3]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[4]_i_1__4 
       (.I0(state[0]),
        .I1(bitcount0_carry_n_4),
        .O(\bitcount[4]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bitcount[5]_i_1__4 
       (.I0(bitcount0_carry__0_n_7),
        .I1(state[0]),
        .O(\bitcount[5]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[6]_i_1__4 
       (.I0(state[0]),
        .I1(bitcount0_carry__0_n_6),
        .O(\bitcount[6]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[7]_i_1__4 
       (.I0(state[0]),
        .I1(bitcount0_carry__0_n_5),
        .O(\bitcount[7]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[8]_i_1__4 
       (.I0(state[0]),
        .I1(bitcount0_carry__0_n_4),
        .O(\bitcount[8]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[9]_i_1__4 
       (.I0(state[0]),
        .I1(bitcount0_carry__1_n_7),
        .O(\bitcount[9]_i_1__4_n_0 ));
  FDCE \bitcount_reg[0] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[0]_i_1__4_n_0 ),
        .Q(\bitcount_reg_n_0_[0] ));
  FDCE \bitcount_reg[10] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[10]_i_1__4_n_0 ),
        .Q(\bitcount_reg_n_0_[10] ));
  FDCE \bitcount_reg[11] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[11]_i_1__4_n_0 ),
        .Q(\bitcount_reg_n_0_[11] ));
  FDCE \bitcount_reg[12] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[12]_i_1__4_n_0 ),
        .Q(\bitcount_reg_n_0_[12] ));
  FDCE \bitcount_reg[13] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[13]_i_1__4_n_0 ),
        .Q(\bitcount_reg_n_0_[13] ));
  FDCE \bitcount_reg[14] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[14]_i_1__4_n_0 ),
        .Q(\bitcount_reg_n_0_[14] ));
  FDCE \bitcount_reg[15] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[15]_i_1__4_n_0 ),
        .Q(\bitcount_reg_n_0_[15] ));
  FDCE \bitcount_reg[16] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[16]_i_1__4_n_0 ),
        .Q(\bitcount_reg_n_0_[16] ));
  FDCE \bitcount_reg[17] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[17]_i_1__4_n_0 ),
        .Q(\bitcount_reg_n_0_[17] ));
  FDCE \bitcount_reg[18] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[18]_i_1__4_n_0 ),
        .Q(\bitcount_reg_n_0_[18] ));
  FDCE \bitcount_reg[19] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[19]_i_1__4_n_0 ),
        .Q(\bitcount_reg_n_0_[19] ));
  FDCE \bitcount_reg[1] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[1]_i_1__4_n_0 ),
        .Q(\bitcount_reg_n_0_[1] ));
  FDCE \bitcount_reg[20] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[20]_i_1__4_n_0 ),
        .Q(\bitcount_reg_n_0_[20] ));
  FDCE \bitcount_reg[21] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[21]_i_1__4_n_0 ),
        .Q(\bitcount_reg_n_0_[21] ));
  FDCE \bitcount_reg[22] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[22]_i_1__4_n_0 ),
        .Q(\bitcount_reg_n_0_[22] ));
  FDCE \bitcount_reg[23] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[23]_i_1__4_n_0 ),
        .Q(\bitcount_reg_n_0_[23] ));
  FDCE \bitcount_reg[24] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[24]_i_1__4_n_0 ),
        .Q(\bitcount_reg_n_0_[24] ));
  FDCE \bitcount_reg[25] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[25]_i_1__4_n_0 ),
        .Q(\bitcount_reg_n_0_[25] ));
  FDCE \bitcount_reg[26] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[26]_i_1__4_n_0 ),
        .Q(\bitcount_reg_n_0_[26] ));
  FDCE \bitcount_reg[27] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[27]_i_1__4_n_0 ),
        .Q(\bitcount_reg_n_0_[27] ));
  FDCE \bitcount_reg[28] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[28]_i_1__4_n_0 ),
        .Q(\bitcount_reg_n_0_[28] ));
  FDCE \bitcount_reg[29] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[29]_i_1__4_n_0 ),
        .Q(\bitcount_reg_n_0_[29] ));
  FDCE \bitcount_reg[2] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[2]_i_1__10_n_0 ),
        .Q(\bitcount_reg_n_0_[2] ));
  FDCE \bitcount_reg[30] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[30]_i_1__4_n_0 ),
        .Q(\bitcount_reg_n_0_[30] ));
  FDCE \bitcount_reg[31] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[31]_i_2__4_n_0 ),
        .Q(\bitcount_reg_n_0_[31] ));
  FDCE \bitcount_reg[3] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[3]_i_1__4_n_0 ),
        .Q(\bitcount_reg_n_0_[3] ));
  FDCE \bitcount_reg[4] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[4]_i_1__4_n_0 ),
        .Q(\bitcount_reg_n_0_[4] ));
  FDCE \bitcount_reg[5] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[5]_i_1__4_n_0 ),
        .Q(\bitcount_reg_n_0_[5] ));
  FDCE \bitcount_reg[6] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[6]_i_1__4_n_0 ),
        .Q(\bitcount_reg_n_0_[6] ));
  FDCE \bitcount_reg[7] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[7]_i_1__4_n_0 ),
        .Q(\bitcount_reg_n_0_[7] ));
  FDCE \bitcount_reg[8] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[8]_i_1__4_n_0 ),
        .Q(\bitcount_reg_n_0_[8] ));
  FDCE \bitcount_reg[9] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[9]_i_1__4_n_0 ),
        .Q(\bitcount_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_10__4
       (.I0(p_0_in_0[18]),
        .I1(p_0_in_0[16]),
        .I2(p_0_in_0[17]),
        .I3(p_0_in_0[20]),
        .I4(p_0_in_0[19]),
        .O(dout_rdy_i_10__4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    dout_rdy_i_1__4
       (.I0(sclock_reg),
        .I1(z1_sclock_reg),
        .I2(dout_rdy_i_2__4_n_0),
        .I3(state[2]),
        .I4(state[1]),
        .I5(state[0]),
        .O(dout_rdy1_out));
  LUT4 #(
    .INIT(16'h6996)) 
    dout_rdy_i_2__4
       (.I0(dout_rdy_i_3__4_n_0),
        .I1(dout_rdy_i_4__4_n_0),
        .I2(dout_rdy_i_5__4_n_0),
        .I3(dout_rdy_i_6__4_n_0),
        .O(dout_rdy_i_2__4_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_3__4
       (.I0(p_0_in_0[10]),
        .I1(p_0_in_0[11]),
        .I2(p_0_in_0[8]),
        .I3(p_0_in_0[9]),
        .I4(dout_rdy_i_7__4_n_0),
        .O(dout_rdy_i_3__4_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_4__4
       (.I0(dout_rdy_i_8__4_n_0),
        .I1(p_0_in_0[6]),
        .I2(p_0_in_0[7]),
        .I3(p_0_in_0[4]),
        .I4(p_0_in_0[5]),
        .O(dout_rdy_i_4__4_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_5__4
       (.I0(dout_rdy_i_9__4_n_0),
        .I1(p_0_in_0[32]),
        .I2(p_0_in_0[33]),
        .I3(p_0_in_0[30]),
        .I4(p_0_in_0[31]),
        .O(dout_rdy_i_5__4_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_6__4
       (.I0(dout_rdy_i_10__4_n_0),
        .I1(p_0_in_0[23]),
        .I2(p_0_in_0[24]),
        .I3(p_0_in_0[21]),
        .I4(p_0_in_0[22]),
        .O(dout_rdy_i_6__4_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    dout_rdy_i_7__4
       (.I0(p_0_in_0[13]),
        .I1(p_0_in_0[12]),
        .I2(p_0_in_0[15]),
        .I3(p_0_in_0[14]),
        .O(dout_rdy_i_7__4_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_8__4
       (.I0(p_0_in_0[1]),
        .I1(\shift_reg_reg_n_0_[0] ),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[3]),
        .I4(p_0_in_0[2]),
        .O(dout_rdy_i_8__4_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_9__4
       (.I0(p_0_in_0[27]),
        .I1(p_0_in_0[25]),
        .I2(p_0_in_0[26]),
        .I3(p_0_in_0[29]),
        .I4(p_0_in_0[28]),
        .O(dout_rdy_i_9__4_n_0));
  FDCE dout_rdy_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(dout_rdy1_out),
        .Q(rx_fifo_wr));
  FDCE \dout_reg[0] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[0]),
        .Q(\status_reg_reg[2] [0]));
  FDCE \dout_reg[10] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[10]),
        .Q(\status_reg_reg[2] [10]));
  FDCE \dout_reg[11] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[11]),
        .Q(\status_reg_reg[2] [11]));
  FDCE \dout_reg[12] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[12]),
        .Q(\status_reg_reg[2] [12]));
  FDCE \dout_reg[13] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[13]),
        .Q(\status_reg_reg[2] [13]));
  FDCE \dout_reg[14] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[14]),
        .Q(\status_reg_reg[2] [14]));
  FDCE \dout_reg[15] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[15]),
        .Q(\status_reg_reg[2] [15]));
  FDCE \dout_reg[16] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[16]),
        .Q(\status_reg_reg[2] [16]));
  FDCE \dout_reg[17] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[17]),
        .Q(\status_reg_reg[2] [17]));
  FDCE \dout_reg[18] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[18]),
        .Q(\status_reg_reg[2] [18]));
  FDCE \dout_reg[19] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[19]),
        .Q(\status_reg_reg[2] [19]));
  FDCE \dout_reg[1] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[1]),
        .Q(\status_reg_reg[2] [1]));
  FDCE \dout_reg[20] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[20]),
        .Q(\status_reg_reg[2] [20]));
  FDCE \dout_reg[21] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[21]),
        .Q(\status_reg_reg[2] [21]));
  FDCE \dout_reg[22] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[22]),
        .Q(\status_reg_reg[2] [22]));
  FDCE \dout_reg[23] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[23]),
        .Q(\status_reg_reg[2] [23]));
  FDCE \dout_reg[24] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[24]),
        .Q(\status_reg_reg[2] [24]));
  FDCE \dout_reg[25] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[25]),
        .Q(\status_reg_reg[2] [25]));
  FDCE \dout_reg[26] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[26]),
        .Q(\status_reg_reg[2] [26]));
  FDCE \dout_reg[27] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[27]),
        .Q(\status_reg_reg[2] [27]));
  FDCE \dout_reg[28] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[28]),
        .Q(\status_reg_reg[2] [28]));
  FDCE \dout_reg[29] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[29]),
        .Q(\status_reg_reg[2] [29]));
  FDCE \dout_reg[2] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[2]),
        .Q(\status_reg_reg[2] [2]));
  FDCE \dout_reg[30] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[30]),
        .Q(\status_reg_reg[2] [30]));
  FDCE \dout_reg[31] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[31]),
        .Q(\status_reg_reg[2] [31]));
  FDCE \dout_reg[32] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[32]),
        .Q(\status_reg_reg[2] [32]));
  FDCE \dout_reg[33] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[33]),
        .Q(\status_reg_reg[2] [33]));
  FDCE \dout_reg[3] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[3]),
        .Q(\status_reg_reg[2] [3]));
  FDCE \dout_reg[4] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[4]),
        .Q(\status_reg_reg[2] [4]));
  FDCE \dout_reg[5] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[5]),
        .Q(\status_reg_reg[2] [5]));
  FDCE \dout_reg[6] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[6]),
        .Q(\status_reg_reg[2] [6]));
  FDCE \dout_reg[7] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[7]),
        .Q(\status_reg_reg[2] [7]));
  FDCE \dout_reg[8] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[8]),
        .Q(\status_reg_reg[2] [8]));
  FDCE \dout_reg[9] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[9]),
        .Q(\status_reg_reg[2] [9]));
  LUT2 #(
    .INIT(4'hB)) 
    \genblk5_0.fifo_36_bl.fifo_36_bl_i_2 
       (.I0(\ctrl_reg_reg[0] ),
        .I1(s00_axi_aresetn),
        .O(AR));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \parity_fail_cnt[0]_i_1__4 
       (.I0(sclock_reg),
        .I1(z1_sclock_reg),
        .I2(state[2]),
        .I3(dout_rdy_i_2__4_n_0),
        .I4(state[1]),
        .I5(state[0]),
        .O(\parity_fail_cnt[0]_i_1__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[0]_i_3__4 
       (.I0(parity_fail_cnt_reg[3]),
        .O(\parity_fail_cnt[0]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[0]_i_4__4 
       (.I0(parity_fail_cnt_reg[2]),
        .O(\parity_fail_cnt[0]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[0]_i_5__4 
       (.I0(parity_fail_cnt_reg[1]),
        .O(\parity_fail_cnt[0]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \parity_fail_cnt[0]_i_6__4 
       (.I0(rx_parity_fails),
        .O(\parity_fail_cnt[0]_i_6__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[12]_i_2__4 
       (.I0(parity_fail_cnt_reg[15]),
        .O(\parity_fail_cnt[12]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[12]_i_3__4 
       (.I0(parity_fail_cnt_reg[14]),
        .O(\parity_fail_cnt[12]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[12]_i_4__4 
       (.I0(parity_fail_cnt_reg[13]),
        .O(\parity_fail_cnt[12]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[12]_i_5__4 
       (.I0(parity_fail_cnt_reg[12]),
        .O(\parity_fail_cnt[12]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[16]_i_2__4 
       (.I0(parity_fail_cnt_reg[19]),
        .O(\parity_fail_cnt[16]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[16]_i_3__4 
       (.I0(parity_fail_cnt_reg[18]),
        .O(\parity_fail_cnt[16]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[16]_i_4__4 
       (.I0(parity_fail_cnt_reg[17]),
        .O(\parity_fail_cnt[16]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[16]_i_5__4 
       (.I0(parity_fail_cnt_reg[16]),
        .O(\parity_fail_cnt[16]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[20]_i_2__4 
       (.I0(parity_fail_cnt_reg[23]),
        .O(\parity_fail_cnt[20]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[20]_i_3__4 
       (.I0(parity_fail_cnt_reg[22]),
        .O(\parity_fail_cnt[20]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[20]_i_4__4 
       (.I0(parity_fail_cnt_reg[21]),
        .O(\parity_fail_cnt[20]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[20]_i_5__4 
       (.I0(parity_fail_cnt_reg[20]),
        .O(\parity_fail_cnt[20]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[24]_i_2__4 
       (.I0(parity_fail_cnt_reg[27]),
        .O(\parity_fail_cnt[24]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[24]_i_3__4 
       (.I0(parity_fail_cnt_reg[26]),
        .O(\parity_fail_cnt[24]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[24]_i_4__4 
       (.I0(parity_fail_cnt_reg[25]),
        .O(\parity_fail_cnt[24]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[24]_i_5__4 
       (.I0(parity_fail_cnt_reg[24]),
        .O(\parity_fail_cnt[24]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[28]_i_2__4 
       (.I0(parity_fail_cnt_reg[31]),
        .O(\parity_fail_cnt[28]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[28]_i_3__4 
       (.I0(parity_fail_cnt_reg[30]),
        .O(\parity_fail_cnt[28]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[28]_i_4__4 
       (.I0(parity_fail_cnt_reg[29]),
        .O(\parity_fail_cnt[28]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[28]_i_5__4 
       (.I0(parity_fail_cnt_reg[28]),
        .O(\parity_fail_cnt[28]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[4]_i_2__4 
       (.I0(parity_fail_cnt_reg[7]),
        .O(\parity_fail_cnt[4]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[4]_i_3__4 
       (.I0(parity_fail_cnt_reg[6]),
        .O(\parity_fail_cnt[4]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[4]_i_4__4 
       (.I0(parity_fail_cnt_reg[5]),
        .O(\parity_fail_cnt[4]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[4]_i_5__4 
       (.I0(parity_fail_cnt_reg[4]),
        .O(\parity_fail_cnt[4]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[8]_i_2__4 
       (.I0(parity_fail_cnt_reg[11]),
        .O(\parity_fail_cnt[8]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[8]_i_3__4 
       (.I0(parity_fail_cnt_reg[10]),
        .O(\parity_fail_cnt[8]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[8]_i_4__4 
       (.I0(parity_fail_cnt_reg[9]),
        .O(\parity_fail_cnt[8]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[8]_i_5__4 
       (.I0(parity_fail_cnt_reg[8]),
        .O(\parity_fail_cnt[8]_i_5__4_n_0 ));
  FDCE \parity_fail_cnt_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[0]_i_2__4_n_7 ),
        .Q(rx_parity_fails));
  CARRY4 \parity_fail_cnt_reg[0]_i_2__4 
       (.CI(1'b0),
        .CO({\parity_fail_cnt_reg[0]_i_2__4_n_0 ,\parity_fail_cnt_reg[0]_i_2__4_n_1 ,\parity_fail_cnt_reg[0]_i_2__4_n_2 ,\parity_fail_cnt_reg[0]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\parity_fail_cnt_reg[0]_i_2__4_n_4 ,\parity_fail_cnt_reg[0]_i_2__4_n_5 ,\parity_fail_cnt_reg[0]_i_2__4_n_6 ,\parity_fail_cnt_reg[0]_i_2__4_n_7 }),
        .S({\parity_fail_cnt[0]_i_3__4_n_0 ,\parity_fail_cnt[0]_i_4__4_n_0 ,\parity_fail_cnt[0]_i_5__4_n_0 ,\parity_fail_cnt[0]_i_6__4_n_0 }));
  FDCE \parity_fail_cnt_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[8]_i_1__4_n_5 ),
        .Q(parity_fail_cnt_reg[10]));
  FDCE \parity_fail_cnt_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[8]_i_1__4_n_4 ),
        .Q(parity_fail_cnt_reg[11]));
  FDCE \parity_fail_cnt_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[12]_i_1__4_n_7 ),
        .Q(parity_fail_cnt_reg[12]));
  CARRY4 \parity_fail_cnt_reg[12]_i_1__4 
       (.CI(\parity_fail_cnt_reg[8]_i_1__4_n_0 ),
        .CO({\parity_fail_cnt_reg[12]_i_1__4_n_0 ,\parity_fail_cnt_reg[12]_i_1__4_n_1 ,\parity_fail_cnt_reg[12]_i_1__4_n_2 ,\parity_fail_cnt_reg[12]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[12]_i_1__4_n_4 ,\parity_fail_cnt_reg[12]_i_1__4_n_5 ,\parity_fail_cnt_reg[12]_i_1__4_n_6 ,\parity_fail_cnt_reg[12]_i_1__4_n_7 }),
        .S({\parity_fail_cnt[12]_i_2__4_n_0 ,\parity_fail_cnt[12]_i_3__4_n_0 ,\parity_fail_cnt[12]_i_4__4_n_0 ,\parity_fail_cnt[12]_i_5__4_n_0 }));
  FDCE \parity_fail_cnt_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[12]_i_1__4_n_6 ),
        .Q(parity_fail_cnt_reg[13]));
  FDCE \parity_fail_cnt_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[12]_i_1__4_n_5 ),
        .Q(parity_fail_cnt_reg[14]));
  FDCE \parity_fail_cnt_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[12]_i_1__4_n_4 ),
        .Q(parity_fail_cnt_reg[15]));
  FDCE \parity_fail_cnt_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[16]_i_1__4_n_7 ),
        .Q(parity_fail_cnt_reg[16]));
  CARRY4 \parity_fail_cnt_reg[16]_i_1__4 
       (.CI(\parity_fail_cnt_reg[12]_i_1__4_n_0 ),
        .CO({\parity_fail_cnt_reg[16]_i_1__4_n_0 ,\parity_fail_cnt_reg[16]_i_1__4_n_1 ,\parity_fail_cnt_reg[16]_i_1__4_n_2 ,\parity_fail_cnt_reg[16]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[16]_i_1__4_n_4 ,\parity_fail_cnt_reg[16]_i_1__4_n_5 ,\parity_fail_cnt_reg[16]_i_1__4_n_6 ,\parity_fail_cnt_reg[16]_i_1__4_n_7 }),
        .S({\parity_fail_cnt[16]_i_2__4_n_0 ,\parity_fail_cnt[16]_i_3__4_n_0 ,\parity_fail_cnt[16]_i_4__4_n_0 ,\parity_fail_cnt[16]_i_5__4_n_0 }));
  FDCE \parity_fail_cnt_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[16]_i_1__4_n_6 ),
        .Q(parity_fail_cnt_reg[17]));
  FDCE \parity_fail_cnt_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[16]_i_1__4_n_5 ),
        .Q(parity_fail_cnt_reg[18]));
  FDCE \parity_fail_cnt_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[16]_i_1__4_n_4 ),
        .Q(parity_fail_cnt_reg[19]));
  FDCE \parity_fail_cnt_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[0]_i_2__4_n_6 ),
        .Q(parity_fail_cnt_reg[1]));
  FDCE \parity_fail_cnt_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[20]_i_1__4_n_7 ),
        .Q(parity_fail_cnt_reg[20]));
  CARRY4 \parity_fail_cnt_reg[20]_i_1__4 
       (.CI(\parity_fail_cnt_reg[16]_i_1__4_n_0 ),
        .CO({\parity_fail_cnt_reg[20]_i_1__4_n_0 ,\parity_fail_cnt_reg[20]_i_1__4_n_1 ,\parity_fail_cnt_reg[20]_i_1__4_n_2 ,\parity_fail_cnt_reg[20]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[20]_i_1__4_n_4 ,\parity_fail_cnt_reg[20]_i_1__4_n_5 ,\parity_fail_cnt_reg[20]_i_1__4_n_6 ,\parity_fail_cnt_reg[20]_i_1__4_n_7 }),
        .S({\parity_fail_cnt[20]_i_2__4_n_0 ,\parity_fail_cnt[20]_i_3__4_n_0 ,\parity_fail_cnt[20]_i_4__4_n_0 ,\parity_fail_cnt[20]_i_5__4_n_0 }));
  FDCE \parity_fail_cnt_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[20]_i_1__4_n_6 ),
        .Q(parity_fail_cnt_reg[21]));
  FDCE \parity_fail_cnt_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[20]_i_1__4_n_5 ),
        .Q(parity_fail_cnt_reg[22]));
  FDCE \parity_fail_cnt_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[20]_i_1__4_n_4 ),
        .Q(parity_fail_cnt_reg[23]));
  FDCE \parity_fail_cnt_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[24]_i_1__4_n_7 ),
        .Q(parity_fail_cnt_reg[24]));
  CARRY4 \parity_fail_cnt_reg[24]_i_1__4 
       (.CI(\parity_fail_cnt_reg[20]_i_1__4_n_0 ),
        .CO({\parity_fail_cnt_reg[24]_i_1__4_n_0 ,\parity_fail_cnt_reg[24]_i_1__4_n_1 ,\parity_fail_cnt_reg[24]_i_1__4_n_2 ,\parity_fail_cnt_reg[24]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[24]_i_1__4_n_4 ,\parity_fail_cnt_reg[24]_i_1__4_n_5 ,\parity_fail_cnt_reg[24]_i_1__4_n_6 ,\parity_fail_cnt_reg[24]_i_1__4_n_7 }),
        .S({\parity_fail_cnt[24]_i_2__4_n_0 ,\parity_fail_cnt[24]_i_3__4_n_0 ,\parity_fail_cnt[24]_i_4__4_n_0 ,\parity_fail_cnt[24]_i_5__4_n_0 }));
  FDCE \parity_fail_cnt_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[24]_i_1__4_n_6 ),
        .Q(parity_fail_cnt_reg[25]));
  FDCE \parity_fail_cnt_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[24]_i_1__4_n_5 ),
        .Q(parity_fail_cnt_reg[26]));
  FDCE \parity_fail_cnt_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[24]_i_1__4_n_4 ),
        .Q(parity_fail_cnt_reg[27]));
  FDCE \parity_fail_cnt_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[28]_i_1__4_n_7 ),
        .Q(parity_fail_cnt_reg[28]));
  CARRY4 \parity_fail_cnt_reg[28]_i_1__4 
       (.CI(\parity_fail_cnt_reg[24]_i_1__4_n_0 ),
        .CO({\NLW_parity_fail_cnt_reg[28]_i_1__4_CO_UNCONNECTED [3],\parity_fail_cnt_reg[28]_i_1__4_n_1 ,\parity_fail_cnt_reg[28]_i_1__4_n_2 ,\parity_fail_cnt_reg[28]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[28]_i_1__4_n_4 ,\parity_fail_cnt_reg[28]_i_1__4_n_5 ,\parity_fail_cnt_reg[28]_i_1__4_n_6 ,\parity_fail_cnt_reg[28]_i_1__4_n_7 }),
        .S({\parity_fail_cnt[28]_i_2__4_n_0 ,\parity_fail_cnt[28]_i_3__4_n_0 ,\parity_fail_cnt[28]_i_4__4_n_0 ,\parity_fail_cnt[28]_i_5__4_n_0 }));
  FDCE \parity_fail_cnt_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[28]_i_1__4_n_6 ),
        .Q(parity_fail_cnt_reg[29]));
  FDCE \parity_fail_cnt_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[0]_i_2__4_n_5 ),
        .Q(parity_fail_cnt_reg[2]));
  FDCE \parity_fail_cnt_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[28]_i_1__4_n_5 ),
        .Q(parity_fail_cnt_reg[30]));
  FDCE \parity_fail_cnt_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[28]_i_1__4_n_4 ),
        .Q(parity_fail_cnt_reg[31]));
  FDCE \parity_fail_cnt_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[0]_i_2__4_n_4 ),
        .Q(parity_fail_cnt_reg[3]));
  FDCE \parity_fail_cnt_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[4]_i_1__4_n_7 ),
        .Q(parity_fail_cnt_reg[4]));
  CARRY4 \parity_fail_cnt_reg[4]_i_1__4 
       (.CI(\parity_fail_cnt_reg[0]_i_2__4_n_0 ),
        .CO({\parity_fail_cnt_reg[4]_i_1__4_n_0 ,\parity_fail_cnt_reg[4]_i_1__4_n_1 ,\parity_fail_cnt_reg[4]_i_1__4_n_2 ,\parity_fail_cnt_reg[4]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[4]_i_1__4_n_4 ,\parity_fail_cnt_reg[4]_i_1__4_n_5 ,\parity_fail_cnt_reg[4]_i_1__4_n_6 ,\parity_fail_cnt_reg[4]_i_1__4_n_7 }),
        .S({\parity_fail_cnt[4]_i_2__4_n_0 ,\parity_fail_cnt[4]_i_3__4_n_0 ,\parity_fail_cnt[4]_i_4__4_n_0 ,\parity_fail_cnt[4]_i_5__4_n_0 }));
  FDCE \parity_fail_cnt_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[4]_i_1__4_n_6 ),
        .Q(parity_fail_cnt_reg[5]));
  FDCE \parity_fail_cnt_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[4]_i_1__4_n_5 ),
        .Q(parity_fail_cnt_reg[6]));
  FDCE \parity_fail_cnt_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[4]_i_1__4_n_4 ),
        .Q(parity_fail_cnt_reg[7]));
  FDCE \parity_fail_cnt_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[8]_i_1__4_n_7 ),
        .Q(parity_fail_cnt_reg[8]));
  CARRY4 \parity_fail_cnt_reg[8]_i_1__4 
       (.CI(\parity_fail_cnt_reg[4]_i_1__4_n_0 ),
        .CO({\parity_fail_cnt_reg[8]_i_1__4_n_0 ,\parity_fail_cnt_reg[8]_i_1__4_n_1 ,\parity_fail_cnt_reg[8]_i_1__4_n_2 ,\parity_fail_cnt_reg[8]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[8]_i_1__4_n_4 ,\parity_fail_cnt_reg[8]_i_1__4_n_5 ,\parity_fail_cnt_reg[8]_i_1__4_n_6 ,\parity_fail_cnt_reg[8]_i_1__4_n_7 }),
        .S({\parity_fail_cnt[8]_i_2__4_n_0 ,\parity_fail_cnt[8]_i_3__4_n_0 ,\parity_fail_cnt[8]_i_4__4_n_0 ,\parity_fail_cnt[8]_i_5__4_n_0 }));
  FDCE \parity_fail_cnt_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[8]_i_1__4_n_6 ),
        .Q(parity_fail_cnt_reg[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[0]_i_14 
       (.I0(rx_stopbit_fails),
        .I1(rx_parity_fails),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[0]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[0]),
        .O(\rd_data_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[10]_i_12 
       (.I0(stopbit_fail_cnt_reg[10]),
        .I1(parity_fail_cnt_reg[10]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[10]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[10]),
        .O(\rd_data[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[10]_i_6 
       (.I0(\rd_data[10]_i_12_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[6]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[6]),
        .O(\sector_rd_data[5]__0 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[11]_i_12 
       (.I0(stopbit_fail_cnt_reg[11]),
        .I1(parity_fail_cnt_reg[11]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[11]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[11]),
        .O(\rd_data[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[11]_i_6 
       (.I0(\rd_data[11]_i_12_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[7]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[7]),
        .O(\sector_rd_data[5]__0 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[12]_i_12 
       (.I0(stopbit_fail_cnt_reg[12]),
        .I1(parity_fail_cnt_reg[12]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[12]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[12]),
        .O(\rd_data[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[12]_i_6 
       (.I0(\rd_data[12]_i_12_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[8]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[8]),
        .O(\sector_rd_data[5]__0 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[13]_i_12 
       (.I0(stopbit_fail_cnt_reg[13]),
        .I1(parity_fail_cnt_reg[13]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[13]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[13]),
        .O(\rd_data[13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[13]_i_6 
       (.I0(\rd_data[13]_i_12_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[9]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[9]),
        .O(\sector_rd_data[5]__0 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[14]_i_12 
       (.I0(stopbit_fail_cnt_reg[14]),
        .I1(parity_fail_cnt_reg[14]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[14]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[14]),
        .O(\rd_data[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[14]_i_6 
       (.I0(\rd_data[14]_i_12_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[10]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[10]),
        .O(\sector_rd_data[5]__0 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[15]_i_12 
       (.I0(stopbit_fail_cnt_reg[15]),
        .I1(parity_fail_cnt_reg[15]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[15]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[15]),
        .O(\rd_data[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[15]_i_6 
       (.I0(\rd_data[15]_i_12_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[11]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[11]),
        .O(\sector_rd_data[5]__0 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[16]_i_12 
       (.I0(stopbit_fail_cnt_reg[16]),
        .I1(parity_fail_cnt_reg[16]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[16]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[16]),
        .O(\rd_data[16]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[16]_i_6 
       (.I0(\rd_data[16]_i_12_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[12]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[12]),
        .O(\sector_rd_data[5]__0 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[17]_i_12 
       (.I0(stopbit_fail_cnt_reg[17]),
        .I1(parity_fail_cnt_reg[17]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[17]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[17]),
        .O(\rd_data[17]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[17]_i_6 
       (.I0(\rd_data[17]_i_12_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[13]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[13]),
        .O(\sector_rd_data[5]__0 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[18]_i_12 
       (.I0(stopbit_fail_cnt_reg[18]),
        .I1(parity_fail_cnt_reg[18]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[18]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[18]),
        .O(\rd_data[18]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[18]_i_6 
       (.I0(\rd_data[18]_i_12_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[14]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[14]),
        .O(\sector_rd_data[5]__0 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[19]_i_12 
       (.I0(stopbit_fail_cnt_reg[19]),
        .I1(parity_fail_cnt_reg[19]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[19]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[19]),
        .O(\rd_data[19]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[19]_i_6 
       (.I0(\rd_data[19]_i_12_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[15]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[15]),
        .O(\sector_rd_data[5]__0 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[1]_i_14 
       (.I0(stopbit_fail_cnt_reg[1]),
        .I1(parity_fail_cnt_reg[1]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[1]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[1]),
        .O(\rd_data_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[20]_i_12 
       (.I0(stopbit_fail_cnt_reg[20]),
        .I1(parity_fail_cnt_reg[20]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[20]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[20]),
        .O(\rd_data[20]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[20]_i_6 
       (.I0(\rd_data[20]_i_12_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[16]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[16]),
        .O(\sector_rd_data[5]__0 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[21]_i_12 
       (.I0(stopbit_fail_cnt_reg[21]),
        .I1(parity_fail_cnt_reg[21]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[21]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[21]),
        .O(\rd_data[21]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[21]_i_6 
       (.I0(\rd_data[21]_i_12_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[17]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[17]),
        .O(\sector_rd_data[5]__0 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[22]_i_12 
       (.I0(stopbit_fail_cnt_reg[22]),
        .I1(parity_fail_cnt_reg[22]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[22]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[22]),
        .O(\rd_data[22]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[22]_i_6 
       (.I0(\rd_data[22]_i_12_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[18]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[18]),
        .O(\sector_rd_data[5]__0 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[23]_i_12 
       (.I0(stopbit_fail_cnt_reg[23]),
        .I1(parity_fail_cnt_reg[23]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[23]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[23]),
        .O(\rd_data[23]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[23]_i_6 
       (.I0(\rd_data[23]_i_12_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[19]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[19]),
        .O(\sector_rd_data[5]__0 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[24]_i_12 
       (.I0(stopbit_fail_cnt_reg[24]),
        .I1(parity_fail_cnt_reg[24]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[24]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[24]),
        .O(\rd_data[24]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[24]_i_6 
       (.I0(\rd_data[24]_i_12_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[20]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[20]),
        .O(\sector_rd_data[5]__0 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[25]_i_12 
       (.I0(stopbit_fail_cnt_reg[25]),
        .I1(parity_fail_cnt_reg[25]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[25]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[25]),
        .O(\rd_data[25]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[25]_i_6 
       (.I0(\rd_data[25]_i_12_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[21]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[21]),
        .O(\sector_rd_data[5]__0 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[26]_i_12 
       (.I0(stopbit_fail_cnt_reg[26]),
        .I1(parity_fail_cnt_reg[26]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[26]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[26]),
        .O(\rd_data[26]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[26]_i_6 
       (.I0(\rd_data[26]_i_12_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[22]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[22]),
        .O(\sector_rd_data[5]__0 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[27]_i_12 
       (.I0(stopbit_fail_cnt_reg[27]),
        .I1(parity_fail_cnt_reg[27]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[27]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[27]),
        .O(\rd_data[27]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[27]_i_6 
       (.I0(\rd_data[27]_i_12_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[23]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[23]),
        .O(\sector_rd_data[5]__0 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[28]_i_12 
       (.I0(stopbit_fail_cnt_reg[28]),
        .I1(parity_fail_cnt_reg[28]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[28]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[28]),
        .O(\rd_data[28]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[28]_i_6 
       (.I0(\rd_data[28]_i_12_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[24]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[24]),
        .O(\sector_rd_data[5]__0 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[29]_i_12 
       (.I0(stopbit_fail_cnt_reg[29]),
        .I1(parity_fail_cnt_reg[29]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[29]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[29]),
        .O(\rd_data[29]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[29]_i_6 
       (.I0(\rd_data[29]_i_12_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[25]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[25]),
        .O(\sector_rd_data[5]__0 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[2]_i_14 
       (.I0(stopbit_fail_cnt_reg[2]),
        .I1(parity_fail_cnt_reg[2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[2]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[2]),
        .O(\rd_data_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[30]_i_12 
       (.I0(stopbit_fail_cnt_reg[30]),
        .I1(parity_fail_cnt_reg[30]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[30]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[30]),
        .O(\rd_data[30]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[30]_i_6 
       (.I0(\rd_data[30]_i_12_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[26]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[26]),
        .O(\sector_rd_data[5]__0 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[31]_i_12 
       (.I0(stopbit_fail_cnt_reg[31]),
        .I1(parity_fail_cnt_reg[31]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[31]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[31]),
        .O(\rd_data[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[31]_i_6 
       (.I0(\rd_data[31]_i_12_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[27]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[27]),
        .O(\sector_rd_data[5]__0 [27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[3]_i_14 
       (.I0(stopbit_fail_cnt_reg[3]),
        .I1(parity_fail_cnt_reg[3]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[3]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[3]),
        .O(\rd_data_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[4]_i_12 
       (.I0(stopbit_fail_cnt_reg[4]),
        .I1(parity_fail_cnt_reg[4]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[4]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[4]),
        .O(\rd_data[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[4]_i_6 
       (.I0(\rd_data[4]_i_12_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[0]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[0]),
        .O(\sector_rd_data[5]__0 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[5]_i_12 
       (.I0(stopbit_fail_cnt_reg[5]),
        .I1(parity_fail_cnt_reg[5]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[5]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[5]),
        .O(\rd_data[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[5]_i_6 
       (.I0(\rd_data[5]_i_12_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[1]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[1]),
        .O(\sector_rd_data[5]__0 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[6]_i_12 
       (.I0(stopbit_fail_cnt_reg[6]),
        .I1(parity_fail_cnt_reg[6]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[6]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[6]),
        .O(\rd_data[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[6]_i_6 
       (.I0(\rd_data[6]_i_12_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[2]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[2]),
        .O(\sector_rd_data[5]__0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[7]_i_12 
       (.I0(stopbit_fail_cnt_reg[7]),
        .I1(parity_fail_cnt_reg[7]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[7]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[7]),
        .O(\rd_data[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[7]_i_6 
       (.I0(\rd_data[7]_i_12_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[3]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[3]),
        .O(\sector_rd_data[5]__0 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[8]_i_12 
       (.I0(stopbit_fail_cnt_reg[8]),
        .I1(parity_fail_cnt_reg[8]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[8]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[8]),
        .O(\rd_data[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[8]_i_6 
       (.I0(\rd_data[8]_i_12_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[4]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[4]),
        .O(\sector_rd_data[5]__0 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[9]_i_12 
       (.I0(stopbit_fail_cnt_reg[9]),
        .I1(parity_fail_cnt_reg[9]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[9]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[9]),
        .O(\rd_data[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[9]_i_6 
       (.I0(\rd_data[9]_i_12_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[5]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[5]),
        .O(\sector_rd_data[5]__0 [5]));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[0]_i_2__4 
       (.I0(rx_cnt_reg[3]),
        .O(\rx_cnt[0]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[0]_i_3__4 
       (.I0(rx_cnt_reg[2]),
        .O(\rx_cnt[0]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[0]_i_4__4 
       (.I0(rx_cnt_reg[1]),
        .O(\rx_cnt[0]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rx_cnt[0]_i_5__4 
       (.I0(rx_cnt_reg[0]),
        .O(\rx_cnt[0]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[12]_i_2__4 
       (.I0(rx_cnt_reg[15]),
        .O(\rx_cnt[12]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[12]_i_3__4 
       (.I0(rx_cnt_reg[14]),
        .O(\rx_cnt[12]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[12]_i_4__4 
       (.I0(rx_cnt_reg[13]),
        .O(\rx_cnt[12]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[12]_i_5__4 
       (.I0(rx_cnt_reg[12]),
        .O(\rx_cnt[12]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[16]_i_2__4 
       (.I0(rx_cnt_reg[19]),
        .O(\rx_cnt[16]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[16]_i_3__4 
       (.I0(rx_cnt_reg[18]),
        .O(\rx_cnt[16]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[16]_i_4__4 
       (.I0(rx_cnt_reg[17]),
        .O(\rx_cnt[16]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[16]_i_5__4 
       (.I0(rx_cnt_reg[16]),
        .O(\rx_cnt[16]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[20]_i_2__4 
       (.I0(rx_cnt_reg[23]),
        .O(\rx_cnt[20]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[20]_i_3__4 
       (.I0(rx_cnt_reg[22]),
        .O(\rx_cnt[20]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[20]_i_4__4 
       (.I0(rx_cnt_reg[21]),
        .O(\rx_cnt[20]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[20]_i_5__4 
       (.I0(rx_cnt_reg[20]),
        .O(\rx_cnt[20]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[24]_i_2__4 
       (.I0(rx_cnt_reg[27]),
        .O(\rx_cnt[24]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[24]_i_3__4 
       (.I0(rx_cnt_reg[26]),
        .O(\rx_cnt[24]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[24]_i_4__4 
       (.I0(rx_cnt_reg[25]),
        .O(\rx_cnt[24]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[24]_i_5__4 
       (.I0(rx_cnt_reg[24]),
        .O(\rx_cnt[24]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[28]_i_2__4 
       (.I0(rx_cnt_reg[31]),
        .O(\rx_cnt[28]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[28]_i_3__4 
       (.I0(rx_cnt_reg[30]),
        .O(\rx_cnt[28]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[28]_i_4__4 
       (.I0(rx_cnt_reg[29]),
        .O(\rx_cnt[28]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[28]_i_5__4 
       (.I0(rx_cnt_reg[28]),
        .O(\rx_cnt[28]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[4]_i_2__4 
       (.I0(rx_cnt_reg[7]),
        .O(\rx_cnt[4]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[4]_i_3__4 
       (.I0(rx_cnt_reg[6]),
        .O(\rx_cnt[4]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[4]_i_4__4 
       (.I0(rx_cnt_reg[5]),
        .O(\rx_cnt[4]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[4]_i_5__4 
       (.I0(rx_cnt_reg[4]),
        .O(\rx_cnt[4]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[8]_i_2__4 
       (.I0(rx_cnt_reg[11]),
        .O(\rx_cnt[8]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[8]_i_3__4 
       (.I0(rx_cnt_reg[10]),
        .O(\rx_cnt[8]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[8]_i_4__4 
       (.I0(rx_cnt_reg[9]),
        .O(\rx_cnt[8]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[8]_i_5__4 
       (.I0(rx_cnt_reg[8]),
        .O(\rx_cnt[8]_i_5__4_n_0 ));
  FDCE \rx_cnt_reg[0] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[0]_i_1__4_n_7 ),
        .Q(rx_cnt_reg[0]));
  CARRY4 \rx_cnt_reg[0]_i_1__4 
       (.CI(1'b0),
        .CO({\rx_cnt_reg[0]_i_1__4_n_0 ,\rx_cnt_reg[0]_i_1__4_n_1 ,\rx_cnt_reg[0]_i_1__4_n_2 ,\rx_cnt_reg[0]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\rx_cnt_reg[0]_i_1__4_n_4 ,\rx_cnt_reg[0]_i_1__4_n_5 ,\rx_cnt_reg[0]_i_1__4_n_6 ,\rx_cnt_reg[0]_i_1__4_n_7 }),
        .S({\rx_cnt[0]_i_2__4_n_0 ,\rx_cnt[0]_i_3__4_n_0 ,\rx_cnt[0]_i_4__4_n_0 ,\rx_cnt[0]_i_5__4_n_0 }));
  FDCE \rx_cnt_reg[10] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[8]_i_1__4_n_5 ),
        .Q(rx_cnt_reg[10]));
  FDCE \rx_cnt_reg[11] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[8]_i_1__4_n_4 ),
        .Q(rx_cnt_reg[11]));
  FDCE \rx_cnt_reg[12] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[12]_i_1__4_n_7 ),
        .Q(rx_cnt_reg[12]));
  CARRY4 \rx_cnt_reg[12]_i_1__4 
       (.CI(\rx_cnt_reg[8]_i_1__4_n_0 ),
        .CO({\rx_cnt_reg[12]_i_1__4_n_0 ,\rx_cnt_reg[12]_i_1__4_n_1 ,\rx_cnt_reg[12]_i_1__4_n_2 ,\rx_cnt_reg[12]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[12]_i_1__4_n_4 ,\rx_cnt_reg[12]_i_1__4_n_5 ,\rx_cnt_reg[12]_i_1__4_n_6 ,\rx_cnt_reg[12]_i_1__4_n_7 }),
        .S({\rx_cnt[12]_i_2__4_n_0 ,\rx_cnt[12]_i_3__4_n_0 ,\rx_cnt[12]_i_4__4_n_0 ,\rx_cnt[12]_i_5__4_n_0 }));
  FDCE \rx_cnt_reg[13] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[12]_i_1__4_n_6 ),
        .Q(rx_cnt_reg[13]));
  FDCE \rx_cnt_reg[14] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[12]_i_1__4_n_5 ),
        .Q(rx_cnt_reg[14]));
  FDCE \rx_cnt_reg[15] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[12]_i_1__4_n_4 ),
        .Q(rx_cnt_reg[15]));
  FDCE \rx_cnt_reg[16] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[16]_i_1__4_n_7 ),
        .Q(rx_cnt_reg[16]));
  CARRY4 \rx_cnt_reg[16]_i_1__4 
       (.CI(\rx_cnt_reg[12]_i_1__4_n_0 ),
        .CO({\rx_cnt_reg[16]_i_1__4_n_0 ,\rx_cnt_reg[16]_i_1__4_n_1 ,\rx_cnt_reg[16]_i_1__4_n_2 ,\rx_cnt_reg[16]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[16]_i_1__4_n_4 ,\rx_cnt_reg[16]_i_1__4_n_5 ,\rx_cnt_reg[16]_i_1__4_n_6 ,\rx_cnt_reg[16]_i_1__4_n_7 }),
        .S({\rx_cnt[16]_i_2__4_n_0 ,\rx_cnt[16]_i_3__4_n_0 ,\rx_cnt[16]_i_4__4_n_0 ,\rx_cnt[16]_i_5__4_n_0 }));
  FDCE \rx_cnt_reg[17] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[16]_i_1__4_n_6 ),
        .Q(rx_cnt_reg[17]));
  FDCE \rx_cnt_reg[18] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[16]_i_1__4_n_5 ),
        .Q(rx_cnt_reg[18]));
  FDCE \rx_cnt_reg[19] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[16]_i_1__4_n_4 ),
        .Q(rx_cnt_reg[19]));
  FDCE \rx_cnt_reg[1] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[0]_i_1__4_n_6 ),
        .Q(rx_cnt_reg[1]));
  FDCE \rx_cnt_reg[20] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[20]_i_1__4_n_7 ),
        .Q(rx_cnt_reg[20]));
  CARRY4 \rx_cnt_reg[20]_i_1__4 
       (.CI(\rx_cnt_reg[16]_i_1__4_n_0 ),
        .CO({\rx_cnt_reg[20]_i_1__4_n_0 ,\rx_cnt_reg[20]_i_1__4_n_1 ,\rx_cnt_reg[20]_i_1__4_n_2 ,\rx_cnt_reg[20]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[20]_i_1__4_n_4 ,\rx_cnt_reg[20]_i_1__4_n_5 ,\rx_cnt_reg[20]_i_1__4_n_6 ,\rx_cnt_reg[20]_i_1__4_n_7 }),
        .S({\rx_cnt[20]_i_2__4_n_0 ,\rx_cnt[20]_i_3__4_n_0 ,\rx_cnt[20]_i_4__4_n_0 ,\rx_cnt[20]_i_5__4_n_0 }));
  FDCE \rx_cnt_reg[21] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[20]_i_1__4_n_6 ),
        .Q(rx_cnt_reg[21]));
  FDCE \rx_cnt_reg[22] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[20]_i_1__4_n_5 ),
        .Q(rx_cnt_reg[22]));
  FDCE \rx_cnt_reg[23] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[20]_i_1__4_n_4 ),
        .Q(rx_cnt_reg[23]));
  FDCE \rx_cnt_reg[24] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[24]_i_1__4_n_7 ),
        .Q(rx_cnt_reg[24]));
  CARRY4 \rx_cnt_reg[24]_i_1__4 
       (.CI(\rx_cnt_reg[20]_i_1__4_n_0 ),
        .CO({\rx_cnt_reg[24]_i_1__4_n_0 ,\rx_cnt_reg[24]_i_1__4_n_1 ,\rx_cnt_reg[24]_i_1__4_n_2 ,\rx_cnt_reg[24]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[24]_i_1__4_n_4 ,\rx_cnt_reg[24]_i_1__4_n_5 ,\rx_cnt_reg[24]_i_1__4_n_6 ,\rx_cnt_reg[24]_i_1__4_n_7 }),
        .S({\rx_cnt[24]_i_2__4_n_0 ,\rx_cnt[24]_i_3__4_n_0 ,\rx_cnt[24]_i_4__4_n_0 ,\rx_cnt[24]_i_5__4_n_0 }));
  FDCE \rx_cnt_reg[25] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[24]_i_1__4_n_6 ),
        .Q(rx_cnt_reg[25]));
  FDCE \rx_cnt_reg[26] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[24]_i_1__4_n_5 ),
        .Q(rx_cnt_reg[26]));
  FDCE \rx_cnt_reg[27] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[24]_i_1__4_n_4 ),
        .Q(rx_cnt_reg[27]));
  FDCE \rx_cnt_reg[28] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[28]_i_1__4_n_7 ),
        .Q(rx_cnt_reg[28]));
  CARRY4 \rx_cnt_reg[28]_i_1__4 
       (.CI(\rx_cnt_reg[24]_i_1__4_n_0 ),
        .CO({\NLW_rx_cnt_reg[28]_i_1__4_CO_UNCONNECTED [3],\rx_cnt_reg[28]_i_1__4_n_1 ,\rx_cnt_reg[28]_i_1__4_n_2 ,\rx_cnt_reg[28]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[28]_i_1__4_n_4 ,\rx_cnt_reg[28]_i_1__4_n_5 ,\rx_cnt_reg[28]_i_1__4_n_6 ,\rx_cnt_reg[28]_i_1__4_n_7 }),
        .S({\rx_cnt[28]_i_2__4_n_0 ,\rx_cnt[28]_i_3__4_n_0 ,\rx_cnt[28]_i_4__4_n_0 ,\rx_cnt[28]_i_5__4_n_0 }));
  FDCE \rx_cnt_reg[29] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[28]_i_1__4_n_6 ),
        .Q(rx_cnt_reg[29]));
  FDCE \rx_cnt_reg[2] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[0]_i_1__4_n_5 ),
        .Q(rx_cnt_reg[2]));
  FDCE \rx_cnt_reg[30] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[28]_i_1__4_n_5 ),
        .Q(rx_cnt_reg[30]));
  FDCE \rx_cnt_reg[31] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[28]_i_1__4_n_4 ),
        .Q(rx_cnt_reg[31]));
  FDCE \rx_cnt_reg[3] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[0]_i_1__4_n_4 ),
        .Q(rx_cnt_reg[3]));
  FDCE \rx_cnt_reg[4] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[4]_i_1__4_n_7 ),
        .Q(rx_cnt_reg[4]));
  CARRY4 \rx_cnt_reg[4]_i_1__4 
       (.CI(\rx_cnt_reg[0]_i_1__4_n_0 ),
        .CO({\rx_cnt_reg[4]_i_1__4_n_0 ,\rx_cnt_reg[4]_i_1__4_n_1 ,\rx_cnt_reg[4]_i_1__4_n_2 ,\rx_cnt_reg[4]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[4]_i_1__4_n_4 ,\rx_cnt_reg[4]_i_1__4_n_5 ,\rx_cnt_reg[4]_i_1__4_n_6 ,\rx_cnt_reg[4]_i_1__4_n_7 }),
        .S({\rx_cnt[4]_i_2__4_n_0 ,\rx_cnt[4]_i_3__4_n_0 ,\rx_cnt[4]_i_4__4_n_0 ,\rx_cnt[4]_i_5__4_n_0 }));
  FDCE \rx_cnt_reg[5] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[4]_i_1__4_n_6 ),
        .Q(rx_cnt_reg[5]));
  FDCE \rx_cnt_reg[6] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[4]_i_1__4_n_5 ),
        .Q(rx_cnt_reg[6]));
  FDCE \rx_cnt_reg[7] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[4]_i_1__4_n_4 ),
        .Q(rx_cnt_reg[7]));
  FDCE \rx_cnt_reg[8] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[8]_i_1__4_n_7 ),
        .Q(rx_cnt_reg[8]));
  CARRY4 \rx_cnt_reg[8]_i_1__4 
       (.CI(\rx_cnt_reg[4]_i_1__4_n_0 ),
        .CO({\rx_cnt_reg[8]_i_1__4_n_0 ,\rx_cnt_reg[8]_i_1__4_n_1 ,\rx_cnt_reg[8]_i_1__4_n_2 ,\rx_cnt_reg[8]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[8]_i_1__4_n_4 ,\rx_cnt_reg[8]_i_1__4_n_5 ,\rx_cnt_reg[8]_i_1__4_n_6 ,\rx_cnt_reg[8]_i_1__4_n_7 }),
        .S({\rx_cnt[8]_i_2__4_n_0 ,\rx_cnt[8]_i_3__4_n_0 ,\rx_cnt[8]_i_4__4_n_0 ,\rx_cnt[8]_i_5__4_n_0 }));
  FDCE \rx_cnt_reg[9] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[8]_i_1__4_n_6 ),
        .Q(rx_cnt_reg[9]));
  LUT5 #(
    .INIT(32'h44444440)) 
    rx_err_i_1
       (.I0(\ctrl_reg_reg[0] ),
        .I1(s00_axi_aresetn),
        .I2(rx_parity_fails),
        .I3(rx_err),
        .I4(rx_stopbit_fails),
        .O(rx_err_reg));
  FDRE sclock_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(rclk_nxt),
        .Q(sclock_reg),
        .R(1'b0));
  FDCE \shift_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__4_n_0),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(z1_sin_reg),
        .Q(\shift_reg_reg_n_0_[0] ));
  FDCE \shift_reg_reg[10] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__4_n_0),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[8]),
        .Q(p_0_in_0[9]));
  FDCE \shift_reg_reg[11] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__4_n_0),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[9]),
        .Q(p_0_in_0[10]));
  FDCE \shift_reg_reg[12] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__4_n_0),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[10]),
        .Q(p_0_in_0[11]));
  FDCE \shift_reg_reg[13] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__4_n_0),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[11]),
        .Q(p_0_in_0[12]));
  FDCE \shift_reg_reg[14] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__4_n_0),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[12]),
        .Q(p_0_in_0[13]));
  FDCE \shift_reg_reg[15] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__4_n_0),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[13]),
        .Q(p_0_in_0[14]));
  FDCE \shift_reg_reg[16] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__4_n_0),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[14]),
        .Q(p_0_in_0[15]));
  FDCE \shift_reg_reg[17] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__4_n_0),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[15]),
        .Q(p_0_in_0[16]));
  FDCE \shift_reg_reg[18] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__4_n_0),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[16]),
        .Q(p_0_in_0[17]));
  FDCE \shift_reg_reg[19] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__4_n_0),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[17]),
        .Q(p_0_in_0[18]));
  FDCE \shift_reg_reg[1] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__4_n_0),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(\shift_reg_reg_n_0_[0] ),
        .Q(p_0_in_0[0]));
  FDCE \shift_reg_reg[20] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__4_n_0),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[18]),
        .Q(p_0_in_0[19]));
  FDCE \shift_reg_reg[21] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__4_n_0),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[19]),
        .Q(p_0_in_0[20]));
  FDCE \shift_reg_reg[22] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__4_n_0),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[20]),
        .Q(p_0_in_0[21]));
  FDCE \shift_reg_reg[23] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__4_n_0),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[21]),
        .Q(p_0_in_0[22]));
  FDCE \shift_reg_reg[24] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__4_n_0),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[22]),
        .Q(p_0_in_0[23]));
  FDCE \shift_reg_reg[25] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__4_n_0),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[23]),
        .Q(p_0_in_0[24]));
  FDCE \shift_reg_reg[26] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__4_n_0),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[24]),
        .Q(p_0_in_0[25]));
  FDCE \shift_reg_reg[27] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__4_n_0),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[25]),
        .Q(p_0_in_0[26]));
  FDCE \shift_reg_reg[28] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__4_n_0),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[26]),
        .Q(p_0_in_0[27]));
  FDCE \shift_reg_reg[29] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__4_n_0),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[27]),
        .Q(p_0_in_0[28]));
  FDCE \shift_reg_reg[2] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__4_n_0),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[0]),
        .Q(p_0_in_0[1]));
  FDCE \shift_reg_reg[30] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__4_n_0),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[28]),
        .Q(p_0_in_0[29]));
  FDCE \shift_reg_reg[31] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__4_n_0),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[29]),
        .Q(p_0_in_0[30]));
  FDCE \shift_reg_reg[32] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__4_n_0),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[30]),
        .Q(p_0_in_0[31]));
  FDCE \shift_reg_reg[33] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__4_n_0),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[31]),
        .Q(p_0_in_0[32]));
  FDCE \shift_reg_reg[34] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__4_n_0),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[32]),
        .Q(p_0_in_0[33]));
  FDCE \shift_reg_reg[3] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__4_n_0),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[1]),
        .Q(p_0_in_0[2]));
  FDCE \shift_reg_reg[4] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__4_n_0),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[2]),
        .Q(p_0_in_0[3]));
  FDCE \shift_reg_reg[5] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__4_n_0),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[3]),
        .Q(p_0_in_0[4]));
  FDCE \shift_reg_reg[6] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__4_n_0),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[4]),
        .Q(p_0_in_0[5]));
  FDCE \shift_reg_reg[7] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__4_n_0),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[5]),
        .Q(p_0_in_0[6]));
  FDCE \shift_reg_reg[8] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__4_n_0),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[6]),
        .Q(p_0_in_0[7]));
  FDCE \shift_reg_reg[9] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__4_n_0),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(p_0_in_0[7]),
        .Q(p_0_in_0[8]));
  FDRE sin_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(resp_nxt),
        .Q(sin_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \state[0]_i_1 
       (.I0(\ctrl_reg_reg[0] ),
        .I1(s00_axi_aresetn),
        .I2(\state[0]_i_2__4_n_0 ),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFBFFFF0F3F0000)) 
    \state[0]_i_2__4 
       (.I0(\state[2]_i_3__4_n_0 ),
        .I1(state[1]),
        .I2(state[2]),
        .I3(sin_reg),
        .I4(z1_sin_reg_i_1__4_n_0),
        .I5(state[0]),
        .O(\state[0]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \state[1]_i_1 
       (.I0(\ctrl_reg_reg[0] ),
        .I1(s00_axi_aresetn),
        .I2(\state[1]_i_2__4_n_0 ),
        .O(\state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFFFFF3C000000)) 
    \state[1]_i_2__4 
       (.I0(\state[2]_i_3__4_n_0 ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(sin_reg),
        .I4(z1_sin_reg_i_1__4_n_0),
        .I5(state[1]),
        .O(\state[1]_i_2__4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \state[2]_i_1 
       (.I0(\ctrl_reg_reg[0] ),
        .I1(s00_axi_aresetn),
        .I2(\state[2]_i_2__4_n_0 ),
        .O(\state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[2]_i_10__4 
       (.I0(\bitcount_reg_n_0_[2] ),
        .I1(\bitcount_reg_n_0_[3] ),
        .I2(\bitcount_reg_n_0_[0] ),
        .I3(\bitcount_reg_n_0_[1] ),
        .O(\state[2]_i_10__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[2]_i_11__4 
       (.I0(\bitcount_reg_n_0_[10] ),
        .I1(\bitcount_reg_n_0_[11] ),
        .I2(\bitcount_reg_n_0_[8] ),
        .I3(\bitcount_reg_n_0_[9] ),
        .O(\state[2]_i_11__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFFF10000000)) 
    \state[2]_i_2__4 
       (.I0(\state[2]_i_3__4_n_0 ),
        .I1(sin_reg),
        .I2(state[1]),
        .I3(state[0]),
        .I4(z1_sin_reg_i_1__4_n_0),
        .I5(state[2]),
        .O(\state[2]_i_2__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[2]_i_3__4 
       (.I0(\state[2]_i_4__4_n_0 ),
        .I1(\state[2]_i_5__4_n_0 ),
        .I2(\state[2]_i_6__4_n_0 ),
        .I3(\state[2]_i_7__4_n_0 ),
        .O(\state[2]_i_3__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[2]_i_4__4 
       (.I0(\bitcount_reg_n_0_[21] ),
        .I1(\bitcount_reg_n_0_[20] ),
        .I2(\bitcount_reg_n_0_[23] ),
        .I3(\bitcount_reg_n_0_[22] ),
        .I4(\state[2]_i_8__4_n_0 ),
        .O(\state[2]_i_4__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[2]_i_5__4 
       (.I0(\bitcount_reg_n_0_[29] ),
        .I1(\bitcount_reg_n_0_[28] ),
        .I2(\bitcount_reg_n_0_[30] ),
        .I3(\bitcount_reg_n_0_[31] ),
        .I4(\state[2]_i_9__4_n_0 ),
        .O(\state[2]_i_5__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[2]_i_6__4 
       (.I0(\bitcount_reg_n_0_[5] ),
        .I1(\bitcount_reg_n_0_[4] ),
        .I2(\bitcount_reg_n_0_[7] ),
        .I3(\bitcount_reg_n_0_[6] ),
        .I4(\state[2]_i_10__4_n_0 ),
        .O(\state[2]_i_6__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[2]_i_7__4 
       (.I0(\bitcount_reg_n_0_[13] ),
        .I1(\bitcount_reg_n_0_[12] ),
        .I2(\bitcount_reg_n_0_[15] ),
        .I3(\bitcount_reg_n_0_[14] ),
        .I4(\state[2]_i_11__4_n_0 ),
        .O(\state[2]_i_7__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[2]_i_8__4 
       (.I0(\bitcount_reg_n_0_[18] ),
        .I1(\bitcount_reg_n_0_[19] ),
        .I2(\bitcount_reg_n_0_[16] ),
        .I3(\bitcount_reg_n_0_[17] ),
        .O(\state[2]_i_8__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[2]_i_9__4 
       (.I0(\bitcount_reg_n_0_[26] ),
        .I1(\bitcount_reg_n_0_[27] ),
        .I2(\bitcount_reg_n_0_[24] ),
        .I3(\bitcount_reg_n_0_[25] ),
        .O(\state[2]_i_9__4_n_0 ));
  FDRE \state_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(state[0]),
        .R(1'b0));
  FDRE \state_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state[1]),
        .R(1'b0));
  FDRE \state_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\state[2]_i_1_n_0 ),
        .Q(state[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \stopbit_fail_cnt[0]_i_10__4 
       (.I0(rx_stopbit_fails),
        .O(\stopbit_fail_cnt[0]_i_10__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stopbit_fail_cnt[0]_i_11__4 
       (.I0(\bitcount_reg_n_0_[27] ),
        .I1(\bitcount_reg_n_0_[28] ),
        .I2(\bitcount_reg_n_0_[25] ),
        .I3(\bitcount_reg_n_0_[26] ),
        .O(\stopbit_fail_cnt[0]_i_11__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \stopbit_fail_cnt[0]_i_12__4 
       (.I0(\bitcount_reg_n_0_[22] ),
        .I1(\bitcount_reg_n_0_[21] ),
        .I2(\bitcount_reg_n_0_[24] ),
        .I3(\bitcount_reg_n_0_[23] ),
        .I4(\stopbit_fail_cnt[0]_i_15__4_n_0 ),
        .O(\stopbit_fail_cnt[0]_i_12__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stopbit_fail_cnt[0]_i_13__4 
       (.I0(\bitcount_reg_n_0_[11] ),
        .I1(\bitcount_reg_n_0_[12] ),
        .I2(\bitcount_reg_n_0_[9] ),
        .I3(\bitcount_reg_n_0_[10] ),
        .O(\stopbit_fail_cnt[0]_i_13__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \stopbit_fail_cnt[0]_i_14__4 
       (.I0(\bitcount_reg_n_0_[6] ),
        .I1(\bitcount_reg_n_0_[5] ),
        .I2(\bitcount_reg_n_0_[8] ),
        .I3(\bitcount_reg_n_0_[7] ),
        .I4(\stopbit_fail_cnt[0]_i_16__4_n_0 ),
        .O(\stopbit_fail_cnt[0]_i_14__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stopbit_fail_cnt[0]_i_15__4 
       (.I0(\bitcount_reg_n_0_[19] ),
        .I1(\bitcount_reg_n_0_[20] ),
        .I2(\bitcount_reg_n_0_[17] ),
        .I3(\bitcount_reg_n_0_[18] ),
        .O(\stopbit_fail_cnt[0]_i_15__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stopbit_fail_cnt[0]_i_16__4 
       (.I0(\bitcount_reg_n_0_[3] ),
        .I1(\bitcount_reg_n_0_[4] ),
        .I2(\bitcount_reg_n_0_[1] ),
        .I3(\bitcount_reg_n_0_[2] ),
        .O(\stopbit_fail_cnt[0]_i_16__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \stopbit_fail_cnt[0]_i_1__4 
       (.I0(z1_sin_reg_i_1__4_n_0),
        .I1(\stopbit_fail_cnt[0]_i_3__4_n_0 ),
        .I2(state[2]),
        .I3(\stopbit_fail_cnt[0]_i_4__4_n_0 ),
        .I4(\stopbit_fail_cnt[0]_i_5__4_n_0 ),
        .I5(\stopbit_fail_cnt[0]_i_6__4_n_0 ),
        .O(\stopbit_fail_cnt[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \stopbit_fail_cnt[0]_i_3__4 
       (.I0(state[1]),
        .I1(state[0]),
        .O(\stopbit_fail_cnt[0]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \stopbit_fail_cnt[0]_i_4__4 
       (.I0(\stopbit_fail_cnt[0]_i_11__4_n_0 ),
        .I1(\bitcount_reg_n_0_[0] ),
        .I2(\bitcount_reg_n_0_[31] ),
        .I3(\bitcount_reg_n_0_[29] ),
        .I4(\bitcount_reg_n_0_[30] ),
        .I5(\stopbit_fail_cnt[0]_i_12__4_n_0 ),
        .O(\stopbit_fail_cnt[0]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \stopbit_fail_cnt[0]_i_5__4 
       (.I0(\stopbit_fail_cnt[0]_i_13__4_n_0 ),
        .I1(\bitcount_reg_n_0_[15] ),
        .I2(\bitcount_reg_n_0_[16] ),
        .I3(\bitcount_reg_n_0_[13] ),
        .I4(\bitcount_reg_n_0_[14] ),
        .I5(\stopbit_fail_cnt[0]_i_14__4_n_0 ),
        .O(\stopbit_fail_cnt[0]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFFCFCF)) 
    \stopbit_fail_cnt[0]_i_6__4 
       (.I0(\state[2]_i_3__4_n_0 ),
        .I1(state[1]),
        .I2(state[2]),
        .I3(sin_reg),
        .I4(z1_sin_reg_i_1__4_n_0),
        .I5(state[0]),
        .O(\stopbit_fail_cnt[0]_i_6__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[0]_i_7__4 
       (.I0(stopbit_fail_cnt_reg[3]),
        .O(\stopbit_fail_cnt[0]_i_7__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[0]_i_8__4 
       (.I0(stopbit_fail_cnt_reg[2]),
        .O(\stopbit_fail_cnt[0]_i_8__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[0]_i_9__4 
       (.I0(stopbit_fail_cnt_reg[1]),
        .O(\stopbit_fail_cnt[0]_i_9__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[12]_i_2__4 
       (.I0(stopbit_fail_cnt_reg[15]),
        .O(\stopbit_fail_cnt[12]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[12]_i_3__4 
       (.I0(stopbit_fail_cnt_reg[14]),
        .O(\stopbit_fail_cnt[12]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[12]_i_4__4 
       (.I0(stopbit_fail_cnt_reg[13]),
        .O(\stopbit_fail_cnt[12]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[12]_i_5__4 
       (.I0(stopbit_fail_cnt_reg[12]),
        .O(\stopbit_fail_cnt[12]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[16]_i_2__4 
       (.I0(stopbit_fail_cnt_reg[19]),
        .O(\stopbit_fail_cnt[16]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[16]_i_3__4 
       (.I0(stopbit_fail_cnt_reg[18]),
        .O(\stopbit_fail_cnt[16]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[16]_i_4__4 
       (.I0(stopbit_fail_cnt_reg[17]),
        .O(\stopbit_fail_cnt[16]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[16]_i_5__4 
       (.I0(stopbit_fail_cnt_reg[16]),
        .O(\stopbit_fail_cnt[16]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[20]_i_2__4 
       (.I0(stopbit_fail_cnt_reg[23]),
        .O(\stopbit_fail_cnt[20]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[20]_i_3__4 
       (.I0(stopbit_fail_cnt_reg[22]),
        .O(\stopbit_fail_cnt[20]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[20]_i_4__4 
       (.I0(stopbit_fail_cnt_reg[21]),
        .O(\stopbit_fail_cnt[20]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[20]_i_5__4 
       (.I0(stopbit_fail_cnt_reg[20]),
        .O(\stopbit_fail_cnt[20]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[24]_i_2__4 
       (.I0(stopbit_fail_cnt_reg[27]),
        .O(\stopbit_fail_cnt[24]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[24]_i_3__4 
       (.I0(stopbit_fail_cnt_reg[26]),
        .O(\stopbit_fail_cnt[24]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[24]_i_4__4 
       (.I0(stopbit_fail_cnt_reg[25]),
        .O(\stopbit_fail_cnt[24]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[24]_i_5__4 
       (.I0(stopbit_fail_cnt_reg[24]),
        .O(\stopbit_fail_cnt[24]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[28]_i_2__4 
       (.I0(stopbit_fail_cnt_reg[31]),
        .O(\stopbit_fail_cnt[28]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[28]_i_3__4 
       (.I0(stopbit_fail_cnt_reg[30]),
        .O(\stopbit_fail_cnt[28]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[28]_i_4__4 
       (.I0(stopbit_fail_cnt_reg[29]),
        .O(\stopbit_fail_cnt[28]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[28]_i_5__4 
       (.I0(stopbit_fail_cnt_reg[28]),
        .O(\stopbit_fail_cnt[28]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[4]_i_2__4 
       (.I0(stopbit_fail_cnt_reg[7]),
        .O(\stopbit_fail_cnt[4]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[4]_i_3__4 
       (.I0(stopbit_fail_cnt_reg[6]),
        .O(\stopbit_fail_cnt[4]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[4]_i_4__4 
       (.I0(stopbit_fail_cnt_reg[5]),
        .O(\stopbit_fail_cnt[4]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[4]_i_5__4 
       (.I0(stopbit_fail_cnt_reg[4]),
        .O(\stopbit_fail_cnt[4]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[8]_i_2__4 
       (.I0(stopbit_fail_cnt_reg[11]),
        .O(\stopbit_fail_cnt[8]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[8]_i_3__4 
       (.I0(stopbit_fail_cnt_reg[10]),
        .O(\stopbit_fail_cnt[8]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[8]_i_4__4 
       (.I0(stopbit_fail_cnt_reg[9]),
        .O(\stopbit_fail_cnt[8]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[8]_i_5__4 
       (.I0(stopbit_fail_cnt_reg[8]),
        .O(\stopbit_fail_cnt[8]_i_5__4_n_0 ));
  FDCE \stopbit_fail_cnt_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[0]_i_2__4_n_7 ),
        .Q(rx_stopbit_fails));
  CARRY4 \stopbit_fail_cnt_reg[0]_i_2__4 
       (.CI(1'b0),
        .CO({\stopbit_fail_cnt_reg[0]_i_2__4_n_0 ,\stopbit_fail_cnt_reg[0]_i_2__4_n_1 ,\stopbit_fail_cnt_reg[0]_i_2__4_n_2 ,\stopbit_fail_cnt_reg[0]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\stopbit_fail_cnt_reg[0]_i_2__4_n_4 ,\stopbit_fail_cnt_reg[0]_i_2__4_n_5 ,\stopbit_fail_cnt_reg[0]_i_2__4_n_6 ,\stopbit_fail_cnt_reg[0]_i_2__4_n_7 }),
        .S({\stopbit_fail_cnt[0]_i_7__4_n_0 ,\stopbit_fail_cnt[0]_i_8__4_n_0 ,\stopbit_fail_cnt[0]_i_9__4_n_0 ,\stopbit_fail_cnt[0]_i_10__4_n_0 }));
  FDCE \stopbit_fail_cnt_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[8]_i_1__4_n_5 ),
        .Q(stopbit_fail_cnt_reg[10]));
  FDCE \stopbit_fail_cnt_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[8]_i_1__4_n_4 ),
        .Q(stopbit_fail_cnt_reg[11]));
  FDCE \stopbit_fail_cnt_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[12]_i_1__4_n_7 ),
        .Q(stopbit_fail_cnt_reg[12]));
  CARRY4 \stopbit_fail_cnt_reg[12]_i_1__4 
       (.CI(\stopbit_fail_cnt_reg[8]_i_1__4_n_0 ),
        .CO({\stopbit_fail_cnt_reg[12]_i_1__4_n_0 ,\stopbit_fail_cnt_reg[12]_i_1__4_n_1 ,\stopbit_fail_cnt_reg[12]_i_1__4_n_2 ,\stopbit_fail_cnt_reg[12]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[12]_i_1__4_n_4 ,\stopbit_fail_cnt_reg[12]_i_1__4_n_5 ,\stopbit_fail_cnt_reg[12]_i_1__4_n_6 ,\stopbit_fail_cnt_reg[12]_i_1__4_n_7 }),
        .S({\stopbit_fail_cnt[12]_i_2__4_n_0 ,\stopbit_fail_cnt[12]_i_3__4_n_0 ,\stopbit_fail_cnt[12]_i_4__4_n_0 ,\stopbit_fail_cnt[12]_i_5__4_n_0 }));
  FDCE \stopbit_fail_cnt_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[12]_i_1__4_n_6 ),
        .Q(stopbit_fail_cnt_reg[13]));
  FDCE \stopbit_fail_cnt_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[12]_i_1__4_n_5 ),
        .Q(stopbit_fail_cnt_reg[14]));
  FDCE \stopbit_fail_cnt_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[12]_i_1__4_n_4 ),
        .Q(stopbit_fail_cnt_reg[15]));
  FDCE \stopbit_fail_cnt_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[16]_i_1__4_n_7 ),
        .Q(stopbit_fail_cnt_reg[16]));
  CARRY4 \stopbit_fail_cnt_reg[16]_i_1__4 
       (.CI(\stopbit_fail_cnt_reg[12]_i_1__4_n_0 ),
        .CO({\stopbit_fail_cnt_reg[16]_i_1__4_n_0 ,\stopbit_fail_cnt_reg[16]_i_1__4_n_1 ,\stopbit_fail_cnt_reg[16]_i_1__4_n_2 ,\stopbit_fail_cnt_reg[16]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[16]_i_1__4_n_4 ,\stopbit_fail_cnt_reg[16]_i_1__4_n_5 ,\stopbit_fail_cnt_reg[16]_i_1__4_n_6 ,\stopbit_fail_cnt_reg[16]_i_1__4_n_7 }),
        .S({\stopbit_fail_cnt[16]_i_2__4_n_0 ,\stopbit_fail_cnt[16]_i_3__4_n_0 ,\stopbit_fail_cnt[16]_i_4__4_n_0 ,\stopbit_fail_cnt[16]_i_5__4_n_0 }));
  FDCE \stopbit_fail_cnt_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[16]_i_1__4_n_6 ),
        .Q(stopbit_fail_cnt_reg[17]));
  FDCE \stopbit_fail_cnt_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[16]_i_1__4_n_5 ),
        .Q(stopbit_fail_cnt_reg[18]));
  FDCE \stopbit_fail_cnt_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[16]_i_1__4_n_4 ),
        .Q(stopbit_fail_cnt_reg[19]));
  FDCE \stopbit_fail_cnt_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[0]_i_2__4_n_6 ),
        .Q(stopbit_fail_cnt_reg[1]));
  FDCE \stopbit_fail_cnt_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[20]_i_1__4_n_7 ),
        .Q(stopbit_fail_cnt_reg[20]));
  CARRY4 \stopbit_fail_cnt_reg[20]_i_1__4 
       (.CI(\stopbit_fail_cnt_reg[16]_i_1__4_n_0 ),
        .CO({\stopbit_fail_cnt_reg[20]_i_1__4_n_0 ,\stopbit_fail_cnt_reg[20]_i_1__4_n_1 ,\stopbit_fail_cnt_reg[20]_i_1__4_n_2 ,\stopbit_fail_cnt_reg[20]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[20]_i_1__4_n_4 ,\stopbit_fail_cnt_reg[20]_i_1__4_n_5 ,\stopbit_fail_cnt_reg[20]_i_1__4_n_6 ,\stopbit_fail_cnt_reg[20]_i_1__4_n_7 }),
        .S({\stopbit_fail_cnt[20]_i_2__4_n_0 ,\stopbit_fail_cnt[20]_i_3__4_n_0 ,\stopbit_fail_cnt[20]_i_4__4_n_0 ,\stopbit_fail_cnt[20]_i_5__4_n_0 }));
  FDCE \stopbit_fail_cnt_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[20]_i_1__4_n_6 ),
        .Q(stopbit_fail_cnt_reg[21]));
  FDCE \stopbit_fail_cnt_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[20]_i_1__4_n_5 ),
        .Q(stopbit_fail_cnt_reg[22]));
  FDCE \stopbit_fail_cnt_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[20]_i_1__4_n_4 ),
        .Q(stopbit_fail_cnt_reg[23]));
  FDCE \stopbit_fail_cnt_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[24]_i_1__4_n_7 ),
        .Q(stopbit_fail_cnt_reg[24]));
  CARRY4 \stopbit_fail_cnt_reg[24]_i_1__4 
       (.CI(\stopbit_fail_cnt_reg[20]_i_1__4_n_0 ),
        .CO({\stopbit_fail_cnt_reg[24]_i_1__4_n_0 ,\stopbit_fail_cnt_reg[24]_i_1__4_n_1 ,\stopbit_fail_cnt_reg[24]_i_1__4_n_2 ,\stopbit_fail_cnt_reg[24]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[24]_i_1__4_n_4 ,\stopbit_fail_cnt_reg[24]_i_1__4_n_5 ,\stopbit_fail_cnt_reg[24]_i_1__4_n_6 ,\stopbit_fail_cnt_reg[24]_i_1__4_n_7 }),
        .S({\stopbit_fail_cnt[24]_i_2__4_n_0 ,\stopbit_fail_cnt[24]_i_3__4_n_0 ,\stopbit_fail_cnt[24]_i_4__4_n_0 ,\stopbit_fail_cnt[24]_i_5__4_n_0 }));
  FDCE \stopbit_fail_cnt_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[24]_i_1__4_n_6 ),
        .Q(stopbit_fail_cnt_reg[25]));
  FDCE \stopbit_fail_cnt_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[24]_i_1__4_n_5 ),
        .Q(stopbit_fail_cnt_reg[26]));
  FDCE \stopbit_fail_cnt_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[24]_i_1__4_n_4 ),
        .Q(stopbit_fail_cnt_reg[27]));
  FDCE \stopbit_fail_cnt_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[28]_i_1__4_n_7 ),
        .Q(stopbit_fail_cnt_reg[28]));
  CARRY4 \stopbit_fail_cnt_reg[28]_i_1__4 
       (.CI(\stopbit_fail_cnt_reg[24]_i_1__4_n_0 ),
        .CO({\NLW_stopbit_fail_cnt_reg[28]_i_1__4_CO_UNCONNECTED [3],\stopbit_fail_cnt_reg[28]_i_1__4_n_1 ,\stopbit_fail_cnt_reg[28]_i_1__4_n_2 ,\stopbit_fail_cnt_reg[28]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[28]_i_1__4_n_4 ,\stopbit_fail_cnt_reg[28]_i_1__4_n_5 ,\stopbit_fail_cnt_reg[28]_i_1__4_n_6 ,\stopbit_fail_cnt_reg[28]_i_1__4_n_7 }),
        .S({\stopbit_fail_cnt[28]_i_2__4_n_0 ,\stopbit_fail_cnt[28]_i_3__4_n_0 ,\stopbit_fail_cnt[28]_i_4__4_n_0 ,\stopbit_fail_cnt[28]_i_5__4_n_0 }));
  FDCE \stopbit_fail_cnt_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[28]_i_1__4_n_6 ),
        .Q(stopbit_fail_cnt_reg[29]));
  FDCE \stopbit_fail_cnt_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[0]_i_2__4_n_5 ),
        .Q(stopbit_fail_cnt_reg[2]));
  FDCE \stopbit_fail_cnt_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[28]_i_1__4_n_5 ),
        .Q(stopbit_fail_cnt_reg[30]));
  FDCE \stopbit_fail_cnt_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[28]_i_1__4_n_4 ),
        .Q(stopbit_fail_cnt_reg[31]));
  FDCE \stopbit_fail_cnt_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[0]_i_2__4_n_4 ),
        .Q(stopbit_fail_cnt_reg[3]));
  FDCE \stopbit_fail_cnt_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[4]_i_1__4_n_7 ),
        .Q(stopbit_fail_cnt_reg[4]));
  CARRY4 \stopbit_fail_cnt_reg[4]_i_1__4 
       (.CI(\stopbit_fail_cnt_reg[0]_i_2__4_n_0 ),
        .CO({\stopbit_fail_cnt_reg[4]_i_1__4_n_0 ,\stopbit_fail_cnt_reg[4]_i_1__4_n_1 ,\stopbit_fail_cnt_reg[4]_i_1__4_n_2 ,\stopbit_fail_cnt_reg[4]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[4]_i_1__4_n_4 ,\stopbit_fail_cnt_reg[4]_i_1__4_n_5 ,\stopbit_fail_cnt_reg[4]_i_1__4_n_6 ,\stopbit_fail_cnt_reg[4]_i_1__4_n_7 }),
        .S({\stopbit_fail_cnt[4]_i_2__4_n_0 ,\stopbit_fail_cnt[4]_i_3__4_n_0 ,\stopbit_fail_cnt[4]_i_4__4_n_0 ,\stopbit_fail_cnt[4]_i_5__4_n_0 }));
  FDCE \stopbit_fail_cnt_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[4]_i_1__4_n_6 ),
        .Q(stopbit_fail_cnt_reg[5]));
  FDCE \stopbit_fail_cnt_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[4]_i_1__4_n_5 ),
        .Q(stopbit_fail_cnt_reg[6]));
  FDCE \stopbit_fail_cnt_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[4]_i_1__4_n_4 ),
        .Q(stopbit_fail_cnt_reg[7]));
  FDCE \stopbit_fail_cnt_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[8]_i_1__4_n_7 ),
        .Q(stopbit_fail_cnt_reg[8]));
  CARRY4 \stopbit_fail_cnt_reg[8]_i_1__4 
       (.CI(\stopbit_fail_cnt_reg[4]_i_1__4_n_0 ),
        .CO({\stopbit_fail_cnt_reg[8]_i_1__4_n_0 ,\stopbit_fail_cnt_reg[8]_i_1__4_n_1 ,\stopbit_fail_cnt_reg[8]_i_1__4_n_2 ,\stopbit_fail_cnt_reg[8]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[8]_i_1__4_n_4 ,\stopbit_fail_cnt_reg[8]_i_1__4_n_5 ,\stopbit_fail_cnt_reg[8]_i_1__4_n_6 ,\stopbit_fail_cnt_reg[8]_i_1__4_n_7 }),
        .S({\stopbit_fail_cnt[8]_i_2__4_n_0 ,\stopbit_fail_cnt[8]_i_3__4_n_0 ,\stopbit_fail_cnt[8]_i_4__4_n_0 ,\stopbit_fail_cnt[8]_i_5__4_n_0 }));
  FDCE \stopbit_fail_cnt_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__4_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[8]_i_1__4_n_6 ),
        .Q(stopbit_fail_cnt_reg[9]));
  FDRE z1_sclock_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sclock_reg),
        .Q(z1_sclock_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    z1_sin_reg_i_1__4
       (.I0(z1_sclock_reg),
        .I1(sclock_reg),
        .O(z1_sin_reg_i_1__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    z1_sin_reg_i_2__2
       (.I0(\ctrl_reg_reg[0] ),
        .I1(s00_axi_aresetn),
        .O(z1_sin_reg_i_2__2_n_0));
  FDCE z1_sin_reg_reg
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__4_n_0),
        .CLR(z1_sin_reg_i_2__2_n_0),
        .D(sin_reg),
        .Q(z1_sin_reg));
endmodule

(* ORIG_REF_NAME = "deserialize" *) 
module block_design_pfs_daughtercard_0_0_deserialize_13
   (rx_fifo_wr,
    AR,
    rx_err_reg,
    \rd_data_reg[0] ,
    \rd_data_reg[1] ,
    \rd_data_reg[2] ,
    \rd_data_reg[3] ,
    \sector_rd_data[3]__0 ,
    \status_reg_reg[2] ,
    rclk_nxt,
    s00_axi_aclk,
    resp_nxt,
    \ctrl_reg_reg[0] ,
    s00_axi_aresetn,
    rx_err,
    \rd_sector_addr_reg[2] ,
    \rd_sector_addr_reg[0]_rep ,
    tx_cnt_reg,
    Q,
    DO);
  output rx_fifo_wr;
  output [0:0]AR;
  output rx_err_reg;
  output \rd_data_reg[0] ;
  output \rd_data_reg[1] ;
  output \rd_data_reg[2] ;
  output \rd_data_reg[3] ;
  output [27:0]\sector_rd_data[3]__0 ;
  output [33:0]\status_reg_reg[2] ;
  input [0:0]rclk_nxt;
  input s00_axi_aclk;
  input [0:0]resp_nxt;
  input \ctrl_reg_reg[0] ;
  input s00_axi_aresetn;
  input [0:0]rx_err;
  input [1:0]\rd_sector_addr_reg[2] ;
  input \rd_sector_addr_reg[0]_rep ;
  input [31:0]tx_cnt_reg;
  input [27:0]Q;
  input [27:0]DO;

  wire [0:0]AR;
  wire [27:0]DO;
  wire [27:0]Q;
  wire bitcount;
  wire bitcount0_carry__0_i_1__2_n_0;
  wire bitcount0_carry__0_i_2__2_n_0;
  wire bitcount0_carry__0_i_3__2_n_0;
  wire bitcount0_carry__0_i_4__2_n_0;
  wire bitcount0_carry__0_n_0;
  wire bitcount0_carry__0_n_1;
  wire bitcount0_carry__0_n_2;
  wire bitcount0_carry__0_n_3;
  wire bitcount0_carry__0_n_4;
  wire bitcount0_carry__0_n_5;
  wire bitcount0_carry__0_n_6;
  wire bitcount0_carry__0_n_7;
  wire bitcount0_carry__1_i_1__2_n_0;
  wire bitcount0_carry__1_i_2__2_n_0;
  wire bitcount0_carry__1_i_3__2_n_0;
  wire bitcount0_carry__1_i_4__2_n_0;
  wire bitcount0_carry__1_n_0;
  wire bitcount0_carry__1_n_1;
  wire bitcount0_carry__1_n_2;
  wire bitcount0_carry__1_n_3;
  wire bitcount0_carry__1_n_4;
  wire bitcount0_carry__1_n_5;
  wire bitcount0_carry__1_n_6;
  wire bitcount0_carry__1_n_7;
  wire bitcount0_carry__2_i_1__2_n_0;
  wire bitcount0_carry__2_i_2__2_n_0;
  wire bitcount0_carry__2_i_3__2_n_0;
  wire bitcount0_carry__2_i_4__2_n_0;
  wire bitcount0_carry__2_n_0;
  wire bitcount0_carry__2_n_1;
  wire bitcount0_carry__2_n_2;
  wire bitcount0_carry__2_n_3;
  wire bitcount0_carry__2_n_4;
  wire bitcount0_carry__2_n_5;
  wire bitcount0_carry__2_n_6;
  wire bitcount0_carry__2_n_7;
  wire bitcount0_carry__3_i_1__2_n_0;
  wire bitcount0_carry__3_i_2__2_n_0;
  wire bitcount0_carry__3_i_3__2_n_0;
  wire bitcount0_carry__3_i_4__2_n_0;
  wire bitcount0_carry__3_n_0;
  wire bitcount0_carry__3_n_1;
  wire bitcount0_carry__3_n_2;
  wire bitcount0_carry__3_n_3;
  wire bitcount0_carry__3_n_4;
  wire bitcount0_carry__3_n_5;
  wire bitcount0_carry__3_n_6;
  wire bitcount0_carry__3_n_7;
  wire bitcount0_carry__4_i_1__2_n_0;
  wire bitcount0_carry__4_i_2__2_n_0;
  wire bitcount0_carry__4_i_3__2_n_0;
  wire bitcount0_carry__4_i_4__2_n_0;
  wire bitcount0_carry__4_n_0;
  wire bitcount0_carry__4_n_1;
  wire bitcount0_carry__4_n_2;
  wire bitcount0_carry__4_n_3;
  wire bitcount0_carry__4_n_4;
  wire bitcount0_carry__4_n_5;
  wire bitcount0_carry__4_n_6;
  wire bitcount0_carry__4_n_7;
  wire bitcount0_carry__5_i_1__2_n_0;
  wire bitcount0_carry__5_i_2__2_n_0;
  wire bitcount0_carry__5_i_3__2_n_0;
  wire bitcount0_carry__5_i_4__2_n_0;
  wire bitcount0_carry__5_n_0;
  wire bitcount0_carry__5_n_1;
  wire bitcount0_carry__5_n_2;
  wire bitcount0_carry__5_n_3;
  wire bitcount0_carry__5_n_4;
  wire bitcount0_carry__5_n_5;
  wire bitcount0_carry__5_n_6;
  wire bitcount0_carry__5_n_7;
  wire bitcount0_carry__6_i_1__2_n_0;
  wire bitcount0_carry__6_i_2__2_n_0;
  wire bitcount0_carry__6_i_3__2_n_0;
  wire bitcount0_carry__6_n_2;
  wire bitcount0_carry__6_n_3;
  wire bitcount0_carry__6_n_5;
  wire bitcount0_carry__6_n_6;
  wire bitcount0_carry__6_n_7;
  wire bitcount0_carry_i_1__2_n_0;
  wire bitcount0_carry_i_2__2_n_0;
  wire bitcount0_carry_i_3__2_n_0;
  wire bitcount0_carry_i_4__2_n_0;
  wire bitcount0_carry_n_0;
  wire bitcount0_carry_n_1;
  wire bitcount0_carry_n_2;
  wire bitcount0_carry_n_3;
  wire bitcount0_carry_n_4;
  wire bitcount0_carry_n_5;
  wire bitcount0_carry_n_6;
  wire bitcount0_carry_n_7;
  wire \bitcount[0]_i_1__2_n_0 ;
  wire \bitcount[10]_i_1__2_n_0 ;
  wire \bitcount[11]_i_1__2_n_0 ;
  wire \bitcount[12]_i_1__2_n_0 ;
  wire \bitcount[13]_i_1__2_n_0 ;
  wire \bitcount[14]_i_1__2_n_0 ;
  wire \bitcount[15]_i_1__2_n_0 ;
  wire \bitcount[16]_i_1__2_n_0 ;
  wire \bitcount[17]_i_1__2_n_0 ;
  wire \bitcount[18]_i_1__2_n_0 ;
  wire \bitcount[19]_i_1__2_n_0 ;
  wire \bitcount[1]_i_1__2_n_0 ;
  wire \bitcount[20]_i_1__2_n_0 ;
  wire \bitcount[21]_i_1__2_n_0 ;
  wire \bitcount[22]_i_1__2_n_0 ;
  wire \bitcount[23]_i_1__2_n_0 ;
  wire \bitcount[24]_i_1__2_n_0 ;
  wire \bitcount[25]_i_1__2_n_0 ;
  wire \bitcount[26]_i_1__2_n_0 ;
  wire \bitcount[27]_i_1__2_n_0 ;
  wire \bitcount[28]_i_1__2_n_0 ;
  wire \bitcount[29]_i_1__2_n_0 ;
  wire \bitcount[2]_i_1__8_n_0 ;
  wire \bitcount[30]_i_1__2_n_0 ;
  wire \bitcount[31]_i_2__2_n_0 ;
  wire \bitcount[3]_i_1__2_n_0 ;
  wire \bitcount[4]_i_1__2_n_0 ;
  wire \bitcount[5]_i_1__2_n_0 ;
  wire \bitcount[6]_i_1__2_n_0 ;
  wire \bitcount[7]_i_1__2_n_0 ;
  wire \bitcount[8]_i_1__2_n_0 ;
  wire \bitcount[9]_i_1__2_n_0 ;
  wire \bitcount_reg_n_0_[0] ;
  wire \bitcount_reg_n_0_[10] ;
  wire \bitcount_reg_n_0_[11] ;
  wire \bitcount_reg_n_0_[12] ;
  wire \bitcount_reg_n_0_[13] ;
  wire \bitcount_reg_n_0_[14] ;
  wire \bitcount_reg_n_0_[15] ;
  wire \bitcount_reg_n_0_[16] ;
  wire \bitcount_reg_n_0_[17] ;
  wire \bitcount_reg_n_0_[18] ;
  wire \bitcount_reg_n_0_[19] ;
  wire \bitcount_reg_n_0_[1] ;
  wire \bitcount_reg_n_0_[20] ;
  wire \bitcount_reg_n_0_[21] ;
  wire \bitcount_reg_n_0_[22] ;
  wire \bitcount_reg_n_0_[23] ;
  wire \bitcount_reg_n_0_[24] ;
  wire \bitcount_reg_n_0_[25] ;
  wire \bitcount_reg_n_0_[26] ;
  wire \bitcount_reg_n_0_[27] ;
  wire \bitcount_reg_n_0_[28] ;
  wire \bitcount_reg_n_0_[29] ;
  wire \bitcount_reg_n_0_[2] ;
  wire \bitcount_reg_n_0_[30] ;
  wire \bitcount_reg_n_0_[31] ;
  wire \bitcount_reg_n_0_[3] ;
  wire \bitcount_reg_n_0_[4] ;
  wire \bitcount_reg_n_0_[5] ;
  wire \bitcount_reg_n_0_[6] ;
  wire \bitcount_reg_n_0_[7] ;
  wire \bitcount_reg_n_0_[8] ;
  wire \bitcount_reg_n_0_[9] ;
  wire \ctrl_reg_reg[0] ;
  wire dout_rdy1_out;
  wire dout_rdy_i_10__2_n_0;
  wire dout_rdy_i_2__2_n_0;
  wire dout_rdy_i_3__2_n_0;
  wire dout_rdy_i_4__2_n_0;
  wire dout_rdy_i_5__2_n_0;
  wire dout_rdy_i_6__2_n_0;
  wire dout_rdy_i_7__2_n_0;
  wire dout_rdy_i_8__2_n_0;
  wire dout_rdy_i_9__2_n_0;
  wire [33:0]p_0_in_0;
  wire \parity_fail_cnt[0]_i_1__2_n_0 ;
  wire \parity_fail_cnt[0]_i_3__2_n_0 ;
  wire \parity_fail_cnt[0]_i_4__2_n_0 ;
  wire \parity_fail_cnt[0]_i_5__2_n_0 ;
  wire \parity_fail_cnt[0]_i_6__2_n_0 ;
  wire \parity_fail_cnt[12]_i_2__2_n_0 ;
  wire \parity_fail_cnt[12]_i_3__2_n_0 ;
  wire \parity_fail_cnt[12]_i_4__2_n_0 ;
  wire \parity_fail_cnt[12]_i_5__2_n_0 ;
  wire \parity_fail_cnt[16]_i_2__2_n_0 ;
  wire \parity_fail_cnt[16]_i_3__2_n_0 ;
  wire \parity_fail_cnt[16]_i_4__2_n_0 ;
  wire \parity_fail_cnt[16]_i_5__2_n_0 ;
  wire \parity_fail_cnt[20]_i_2__2_n_0 ;
  wire \parity_fail_cnt[20]_i_3__2_n_0 ;
  wire \parity_fail_cnt[20]_i_4__2_n_0 ;
  wire \parity_fail_cnt[20]_i_5__2_n_0 ;
  wire \parity_fail_cnt[24]_i_2__2_n_0 ;
  wire \parity_fail_cnt[24]_i_3__2_n_0 ;
  wire \parity_fail_cnt[24]_i_4__2_n_0 ;
  wire \parity_fail_cnt[24]_i_5__2_n_0 ;
  wire \parity_fail_cnt[28]_i_2__2_n_0 ;
  wire \parity_fail_cnt[28]_i_3__2_n_0 ;
  wire \parity_fail_cnt[28]_i_4__2_n_0 ;
  wire \parity_fail_cnt[28]_i_5__2_n_0 ;
  wire \parity_fail_cnt[4]_i_2__2_n_0 ;
  wire \parity_fail_cnt[4]_i_3__2_n_0 ;
  wire \parity_fail_cnt[4]_i_4__2_n_0 ;
  wire \parity_fail_cnt[4]_i_5__2_n_0 ;
  wire \parity_fail_cnt[8]_i_2__2_n_0 ;
  wire \parity_fail_cnt[8]_i_3__2_n_0 ;
  wire \parity_fail_cnt[8]_i_4__2_n_0 ;
  wire \parity_fail_cnt[8]_i_5__2_n_0 ;
  wire [31:1]parity_fail_cnt_reg;
  wire \parity_fail_cnt_reg[0]_i_2__2_n_0 ;
  wire \parity_fail_cnt_reg[0]_i_2__2_n_1 ;
  wire \parity_fail_cnt_reg[0]_i_2__2_n_2 ;
  wire \parity_fail_cnt_reg[0]_i_2__2_n_3 ;
  wire \parity_fail_cnt_reg[0]_i_2__2_n_4 ;
  wire \parity_fail_cnt_reg[0]_i_2__2_n_5 ;
  wire \parity_fail_cnt_reg[0]_i_2__2_n_6 ;
  wire \parity_fail_cnt_reg[0]_i_2__2_n_7 ;
  wire \parity_fail_cnt_reg[12]_i_1__2_n_0 ;
  wire \parity_fail_cnt_reg[12]_i_1__2_n_1 ;
  wire \parity_fail_cnt_reg[12]_i_1__2_n_2 ;
  wire \parity_fail_cnt_reg[12]_i_1__2_n_3 ;
  wire \parity_fail_cnt_reg[12]_i_1__2_n_4 ;
  wire \parity_fail_cnt_reg[12]_i_1__2_n_5 ;
  wire \parity_fail_cnt_reg[12]_i_1__2_n_6 ;
  wire \parity_fail_cnt_reg[12]_i_1__2_n_7 ;
  wire \parity_fail_cnt_reg[16]_i_1__2_n_0 ;
  wire \parity_fail_cnt_reg[16]_i_1__2_n_1 ;
  wire \parity_fail_cnt_reg[16]_i_1__2_n_2 ;
  wire \parity_fail_cnt_reg[16]_i_1__2_n_3 ;
  wire \parity_fail_cnt_reg[16]_i_1__2_n_4 ;
  wire \parity_fail_cnt_reg[16]_i_1__2_n_5 ;
  wire \parity_fail_cnt_reg[16]_i_1__2_n_6 ;
  wire \parity_fail_cnt_reg[16]_i_1__2_n_7 ;
  wire \parity_fail_cnt_reg[20]_i_1__2_n_0 ;
  wire \parity_fail_cnt_reg[20]_i_1__2_n_1 ;
  wire \parity_fail_cnt_reg[20]_i_1__2_n_2 ;
  wire \parity_fail_cnt_reg[20]_i_1__2_n_3 ;
  wire \parity_fail_cnt_reg[20]_i_1__2_n_4 ;
  wire \parity_fail_cnt_reg[20]_i_1__2_n_5 ;
  wire \parity_fail_cnt_reg[20]_i_1__2_n_6 ;
  wire \parity_fail_cnt_reg[20]_i_1__2_n_7 ;
  wire \parity_fail_cnt_reg[24]_i_1__2_n_0 ;
  wire \parity_fail_cnt_reg[24]_i_1__2_n_1 ;
  wire \parity_fail_cnt_reg[24]_i_1__2_n_2 ;
  wire \parity_fail_cnt_reg[24]_i_1__2_n_3 ;
  wire \parity_fail_cnt_reg[24]_i_1__2_n_4 ;
  wire \parity_fail_cnt_reg[24]_i_1__2_n_5 ;
  wire \parity_fail_cnt_reg[24]_i_1__2_n_6 ;
  wire \parity_fail_cnt_reg[24]_i_1__2_n_7 ;
  wire \parity_fail_cnt_reg[28]_i_1__2_n_1 ;
  wire \parity_fail_cnt_reg[28]_i_1__2_n_2 ;
  wire \parity_fail_cnt_reg[28]_i_1__2_n_3 ;
  wire \parity_fail_cnt_reg[28]_i_1__2_n_4 ;
  wire \parity_fail_cnt_reg[28]_i_1__2_n_5 ;
  wire \parity_fail_cnt_reg[28]_i_1__2_n_6 ;
  wire \parity_fail_cnt_reg[28]_i_1__2_n_7 ;
  wire \parity_fail_cnt_reg[4]_i_1__2_n_0 ;
  wire \parity_fail_cnt_reg[4]_i_1__2_n_1 ;
  wire \parity_fail_cnt_reg[4]_i_1__2_n_2 ;
  wire \parity_fail_cnt_reg[4]_i_1__2_n_3 ;
  wire \parity_fail_cnt_reg[4]_i_1__2_n_4 ;
  wire \parity_fail_cnt_reg[4]_i_1__2_n_5 ;
  wire \parity_fail_cnt_reg[4]_i_1__2_n_6 ;
  wire \parity_fail_cnt_reg[4]_i_1__2_n_7 ;
  wire \parity_fail_cnt_reg[8]_i_1__2_n_0 ;
  wire \parity_fail_cnt_reg[8]_i_1__2_n_1 ;
  wire \parity_fail_cnt_reg[8]_i_1__2_n_2 ;
  wire \parity_fail_cnt_reg[8]_i_1__2_n_3 ;
  wire \parity_fail_cnt_reg[8]_i_1__2_n_4 ;
  wire \parity_fail_cnt_reg[8]_i_1__2_n_5 ;
  wire \parity_fail_cnt_reg[8]_i_1__2_n_6 ;
  wire \parity_fail_cnt_reg[8]_i_1__2_n_7 ;
  wire [0:0]rclk_nxt;
  wire \rd_data[10]_i_14_n_0 ;
  wire \rd_data[11]_i_14_n_0 ;
  wire \rd_data[12]_i_14_n_0 ;
  wire \rd_data[13]_i_14_n_0 ;
  wire \rd_data[14]_i_14_n_0 ;
  wire \rd_data[15]_i_14_n_0 ;
  wire \rd_data[16]_i_14_n_0 ;
  wire \rd_data[17]_i_14_n_0 ;
  wire \rd_data[18]_i_14_n_0 ;
  wire \rd_data[19]_i_14_n_0 ;
  wire \rd_data[20]_i_14_n_0 ;
  wire \rd_data[21]_i_14_n_0 ;
  wire \rd_data[22]_i_14_n_0 ;
  wire \rd_data[23]_i_14_n_0 ;
  wire \rd_data[24]_i_14_n_0 ;
  wire \rd_data[25]_i_14_n_0 ;
  wire \rd_data[26]_i_14_n_0 ;
  wire \rd_data[27]_i_14_n_0 ;
  wire \rd_data[28]_i_14_n_0 ;
  wire \rd_data[29]_i_14_n_0 ;
  wire \rd_data[30]_i_14_n_0 ;
  wire \rd_data[31]_i_14_n_0 ;
  wire \rd_data[4]_i_14_n_0 ;
  wire \rd_data[5]_i_14_n_0 ;
  wire \rd_data[6]_i_14_n_0 ;
  wire \rd_data[7]_i_14_n_0 ;
  wire \rd_data[8]_i_14_n_0 ;
  wire \rd_data[9]_i_14_n_0 ;
  wire \rd_data_reg[0] ;
  wire \rd_data_reg[1] ;
  wire \rd_data_reg[2] ;
  wire \rd_data_reg[3] ;
  wire \rd_sector_addr_reg[0]_rep ;
  wire [1:0]\rd_sector_addr_reg[2] ;
  wire [0:0]resp_nxt;
  wire \rx_cnt[0]_i_2__2_n_0 ;
  wire \rx_cnt[0]_i_3__2_n_0 ;
  wire \rx_cnt[0]_i_4__2_n_0 ;
  wire \rx_cnt[0]_i_5__2_n_0 ;
  wire \rx_cnt[12]_i_2__2_n_0 ;
  wire \rx_cnt[12]_i_3__2_n_0 ;
  wire \rx_cnt[12]_i_4__2_n_0 ;
  wire \rx_cnt[12]_i_5__2_n_0 ;
  wire \rx_cnt[16]_i_2__2_n_0 ;
  wire \rx_cnt[16]_i_3__2_n_0 ;
  wire \rx_cnt[16]_i_4__2_n_0 ;
  wire \rx_cnt[16]_i_5__2_n_0 ;
  wire \rx_cnt[20]_i_2__2_n_0 ;
  wire \rx_cnt[20]_i_3__2_n_0 ;
  wire \rx_cnt[20]_i_4__2_n_0 ;
  wire \rx_cnt[20]_i_5__2_n_0 ;
  wire \rx_cnt[24]_i_2__2_n_0 ;
  wire \rx_cnt[24]_i_3__2_n_0 ;
  wire \rx_cnt[24]_i_4__2_n_0 ;
  wire \rx_cnt[24]_i_5__2_n_0 ;
  wire \rx_cnt[28]_i_2__2_n_0 ;
  wire \rx_cnt[28]_i_3__2_n_0 ;
  wire \rx_cnt[28]_i_4__2_n_0 ;
  wire \rx_cnt[28]_i_5__2_n_0 ;
  wire \rx_cnt[4]_i_2__2_n_0 ;
  wire \rx_cnt[4]_i_3__2_n_0 ;
  wire \rx_cnt[4]_i_4__2_n_0 ;
  wire \rx_cnt[4]_i_5__2_n_0 ;
  wire \rx_cnt[8]_i_2__2_n_0 ;
  wire \rx_cnt[8]_i_3__2_n_0 ;
  wire \rx_cnt[8]_i_4__2_n_0 ;
  wire \rx_cnt[8]_i_5__2_n_0 ;
  wire [31:0]rx_cnt_reg;
  wire \rx_cnt_reg[0]_i_1__2_n_0 ;
  wire \rx_cnt_reg[0]_i_1__2_n_1 ;
  wire \rx_cnt_reg[0]_i_1__2_n_2 ;
  wire \rx_cnt_reg[0]_i_1__2_n_3 ;
  wire \rx_cnt_reg[0]_i_1__2_n_4 ;
  wire \rx_cnt_reg[0]_i_1__2_n_5 ;
  wire \rx_cnt_reg[0]_i_1__2_n_6 ;
  wire \rx_cnt_reg[0]_i_1__2_n_7 ;
  wire \rx_cnt_reg[12]_i_1__2_n_0 ;
  wire \rx_cnt_reg[12]_i_1__2_n_1 ;
  wire \rx_cnt_reg[12]_i_1__2_n_2 ;
  wire \rx_cnt_reg[12]_i_1__2_n_3 ;
  wire \rx_cnt_reg[12]_i_1__2_n_4 ;
  wire \rx_cnt_reg[12]_i_1__2_n_5 ;
  wire \rx_cnt_reg[12]_i_1__2_n_6 ;
  wire \rx_cnt_reg[12]_i_1__2_n_7 ;
  wire \rx_cnt_reg[16]_i_1__2_n_0 ;
  wire \rx_cnt_reg[16]_i_1__2_n_1 ;
  wire \rx_cnt_reg[16]_i_1__2_n_2 ;
  wire \rx_cnt_reg[16]_i_1__2_n_3 ;
  wire \rx_cnt_reg[16]_i_1__2_n_4 ;
  wire \rx_cnt_reg[16]_i_1__2_n_5 ;
  wire \rx_cnt_reg[16]_i_1__2_n_6 ;
  wire \rx_cnt_reg[16]_i_1__2_n_7 ;
  wire \rx_cnt_reg[20]_i_1__2_n_0 ;
  wire \rx_cnt_reg[20]_i_1__2_n_1 ;
  wire \rx_cnt_reg[20]_i_1__2_n_2 ;
  wire \rx_cnt_reg[20]_i_1__2_n_3 ;
  wire \rx_cnt_reg[20]_i_1__2_n_4 ;
  wire \rx_cnt_reg[20]_i_1__2_n_5 ;
  wire \rx_cnt_reg[20]_i_1__2_n_6 ;
  wire \rx_cnt_reg[20]_i_1__2_n_7 ;
  wire \rx_cnt_reg[24]_i_1__2_n_0 ;
  wire \rx_cnt_reg[24]_i_1__2_n_1 ;
  wire \rx_cnt_reg[24]_i_1__2_n_2 ;
  wire \rx_cnt_reg[24]_i_1__2_n_3 ;
  wire \rx_cnt_reg[24]_i_1__2_n_4 ;
  wire \rx_cnt_reg[24]_i_1__2_n_5 ;
  wire \rx_cnt_reg[24]_i_1__2_n_6 ;
  wire \rx_cnt_reg[24]_i_1__2_n_7 ;
  wire \rx_cnt_reg[28]_i_1__2_n_1 ;
  wire \rx_cnt_reg[28]_i_1__2_n_2 ;
  wire \rx_cnt_reg[28]_i_1__2_n_3 ;
  wire \rx_cnt_reg[28]_i_1__2_n_4 ;
  wire \rx_cnt_reg[28]_i_1__2_n_5 ;
  wire \rx_cnt_reg[28]_i_1__2_n_6 ;
  wire \rx_cnt_reg[28]_i_1__2_n_7 ;
  wire \rx_cnt_reg[4]_i_1__2_n_0 ;
  wire \rx_cnt_reg[4]_i_1__2_n_1 ;
  wire \rx_cnt_reg[4]_i_1__2_n_2 ;
  wire \rx_cnt_reg[4]_i_1__2_n_3 ;
  wire \rx_cnt_reg[4]_i_1__2_n_4 ;
  wire \rx_cnt_reg[4]_i_1__2_n_5 ;
  wire \rx_cnt_reg[4]_i_1__2_n_6 ;
  wire \rx_cnt_reg[4]_i_1__2_n_7 ;
  wire \rx_cnt_reg[8]_i_1__2_n_0 ;
  wire \rx_cnt_reg[8]_i_1__2_n_1 ;
  wire \rx_cnt_reg[8]_i_1__2_n_2 ;
  wire \rx_cnt_reg[8]_i_1__2_n_3 ;
  wire \rx_cnt_reg[8]_i_1__2_n_4 ;
  wire \rx_cnt_reg[8]_i_1__2_n_5 ;
  wire \rx_cnt_reg[8]_i_1__2_n_6 ;
  wire \rx_cnt_reg[8]_i_1__2_n_7 ;
  wire [0:0]rx_err;
  wire rx_err_reg;
  wire rx_fifo_wr;
  wire [0:0]rx_parity_fails;
  wire [0:0]rx_stopbit_fails;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire sclock_reg;
  wire [27:0]\sector_rd_data[3]__0 ;
  wire \shift_reg_reg_n_0_[0] ;
  wire sin_reg;
  wire [2:0]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[0]_i_2__2_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire \state[1]_i_2__2_n_0 ;
  wire \state[2]_i_10__2_n_0 ;
  wire \state[2]_i_11__2_n_0 ;
  wire \state[2]_i_1__1_n_0 ;
  wire \state[2]_i_2__2_n_0 ;
  wire \state[2]_i_3__2_n_0 ;
  wire \state[2]_i_4__2_n_0 ;
  wire \state[2]_i_5__2_n_0 ;
  wire \state[2]_i_6__2_n_0 ;
  wire \state[2]_i_7__2_n_0 ;
  wire \state[2]_i_8__2_n_0 ;
  wire \state[2]_i_9__2_n_0 ;
  wire [33:0]\status_reg_reg[2] ;
  wire \stopbit_fail_cnt[0]_i_10__2_n_0 ;
  wire \stopbit_fail_cnt[0]_i_11__2_n_0 ;
  wire \stopbit_fail_cnt[0]_i_12__2_n_0 ;
  wire \stopbit_fail_cnt[0]_i_13__2_n_0 ;
  wire \stopbit_fail_cnt[0]_i_14__2_n_0 ;
  wire \stopbit_fail_cnt[0]_i_15__2_n_0 ;
  wire \stopbit_fail_cnt[0]_i_16__2_n_0 ;
  wire \stopbit_fail_cnt[0]_i_1__2_n_0 ;
  wire \stopbit_fail_cnt[0]_i_3__2_n_0 ;
  wire \stopbit_fail_cnt[0]_i_4__2_n_0 ;
  wire \stopbit_fail_cnt[0]_i_5__2_n_0 ;
  wire \stopbit_fail_cnt[0]_i_6__2_n_0 ;
  wire \stopbit_fail_cnt[0]_i_7__2_n_0 ;
  wire \stopbit_fail_cnt[0]_i_8__2_n_0 ;
  wire \stopbit_fail_cnt[0]_i_9__2_n_0 ;
  wire \stopbit_fail_cnt[12]_i_2__2_n_0 ;
  wire \stopbit_fail_cnt[12]_i_3__2_n_0 ;
  wire \stopbit_fail_cnt[12]_i_4__2_n_0 ;
  wire \stopbit_fail_cnt[12]_i_5__2_n_0 ;
  wire \stopbit_fail_cnt[16]_i_2__2_n_0 ;
  wire \stopbit_fail_cnt[16]_i_3__2_n_0 ;
  wire \stopbit_fail_cnt[16]_i_4__2_n_0 ;
  wire \stopbit_fail_cnt[16]_i_5__2_n_0 ;
  wire \stopbit_fail_cnt[20]_i_2__2_n_0 ;
  wire \stopbit_fail_cnt[20]_i_3__2_n_0 ;
  wire \stopbit_fail_cnt[20]_i_4__2_n_0 ;
  wire \stopbit_fail_cnt[20]_i_5__2_n_0 ;
  wire \stopbit_fail_cnt[24]_i_2__2_n_0 ;
  wire \stopbit_fail_cnt[24]_i_3__2_n_0 ;
  wire \stopbit_fail_cnt[24]_i_4__2_n_0 ;
  wire \stopbit_fail_cnt[24]_i_5__2_n_0 ;
  wire \stopbit_fail_cnt[28]_i_2__2_n_0 ;
  wire \stopbit_fail_cnt[28]_i_3__2_n_0 ;
  wire \stopbit_fail_cnt[28]_i_4__2_n_0 ;
  wire \stopbit_fail_cnt[28]_i_5__2_n_0 ;
  wire \stopbit_fail_cnt[4]_i_2__2_n_0 ;
  wire \stopbit_fail_cnt[4]_i_3__2_n_0 ;
  wire \stopbit_fail_cnt[4]_i_4__2_n_0 ;
  wire \stopbit_fail_cnt[4]_i_5__2_n_0 ;
  wire \stopbit_fail_cnt[8]_i_2__2_n_0 ;
  wire \stopbit_fail_cnt[8]_i_3__2_n_0 ;
  wire \stopbit_fail_cnt[8]_i_4__2_n_0 ;
  wire \stopbit_fail_cnt[8]_i_5__2_n_0 ;
  wire [31:1]stopbit_fail_cnt_reg;
  wire \stopbit_fail_cnt_reg[0]_i_2__2_n_0 ;
  wire \stopbit_fail_cnt_reg[0]_i_2__2_n_1 ;
  wire \stopbit_fail_cnt_reg[0]_i_2__2_n_2 ;
  wire \stopbit_fail_cnt_reg[0]_i_2__2_n_3 ;
  wire \stopbit_fail_cnt_reg[0]_i_2__2_n_4 ;
  wire \stopbit_fail_cnt_reg[0]_i_2__2_n_5 ;
  wire \stopbit_fail_cnt_reg[0]_i_2__2_n_6 ;
  wire \stopbit_fail_cnt_reg[0]_i_2__2_n_7 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__2_n_0 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__2_n_1 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__2_n_2 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__2_n_3 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__2_n_4 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__2_n_5 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__2_n_6 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__2_n_7 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__2_n_0 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__2_n_1 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__2_n_2 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__2_n_3 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__2_n_4 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__2_n_5 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__2_n_6 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__2_n_7 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__2_n_0 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__2_n_1 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__2_n_2 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__2_n_3 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__2_n_4 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__2_n_5 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__2_n_6 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__2_n_7 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__2_n_0 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__2_n_1 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__2_n_2 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__2_n_3 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__2_n_4 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__2_n_5 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__2_n_6 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__2_n_7 ;
  wire \stopbit_fail_cnt_reg[28]_i_1__2_n_1 ;
  wire \stopbit_fail_cnt_reg[28]_i_1__2_n_2 ;
  wire \stopbit_fail_cnt_reg[28]_i_1__2_n_3 ;
  wire \stopbit_fail_cnt_reg[28]_i_1__2_n_4 ;
  wire \stopbit_fail_cnt_reg[28]_i_1__2_n_5 ;
  wire \stopbit_fail_cnt_reg[28]_i_1__2_n_6 ;
  wire \stopbit_fail_cnt_reg[28]_i_1__2_n_7 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__2_n_0 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__2_n_1 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__2_n_2 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__2_n_3 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__2_n_4 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__2_n_5 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__2_n_6 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__2_n_7 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__2_n_0 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__2_n_1 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__2_n_2 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__2_n_3 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__2_n_4 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__2_n_5 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__2_n_6 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__2_n_7 ;
  wire [31:0]tx_cnt_reg;
  wire z1_sclock_reg;
  wire z1_sin_reg;
  wire z1_sin_reg_i_1__2_n_0;
  wire z1_sin_reg_i_2__0_n_0;
  wire [3:2]NLW_bitcount0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_bitcount0_carry__6_O_UNCONNECTED;
  wire [3:3]\NLW_parity_fail_cnt_reg[28]_i_1__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_rx_cnt_reg[28]_i_1__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_stopbit_fail_cnt_reg[28]_i_1__2_CO_UNCONNECTED ;

  CARRY4 bitcount0_carry
       (.CI(1'b0),
        .CO({bitcount0_carry_n_0,bitcount0_carry_n_1,bitcount0_carry_n_2,bitcount0_carry_n_3}),
        .CYINIT(\bitcount_reg_n_0_[0] ),
        .DI({\bitcount_reg_n_0_[4] ,\bitcount_reg_n_0_[3] ,\bitcount_reg_n_0_[2] ,\bitcount_reg_n_0_[1] }),
        .O({bitcount0_carry_n_4,bitcount0_carry_n_5,bitcount0_carry_n_6,bitcount0_carry_n_7}),
        .S({bitcount0_carry_i_1__2_n_0,bitcount0_carry_i_2__2_n_0,bitcount0_carry_i_3__2_n_0,bitcount0_carry_i_4__2_n_0}));
  CARRY4 bitcount0_carry__0
       (.CI(bitcount0_carry_n_0),
        .CO({bitcount0_carry__0_n_0,bitcount0_carry__0_n_1,bitcount0_carry__0_n_2,bitcount0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\bitcount_reg_n_0_[8] ,\bitcount_reg_n_0_[7] ,\bitcount_reg_n_0_[6] ,\bitcount_reg_n_0_[5] }),
        .O({bitcount0_carry__0_n_4,bitcount0_carry__0_n_5,bitcount0_carry__0_n_6,bitcount0_carry__0_n_7}),
        .S({bitcount0_carry__0_i_1__2_n_0,bitcount0_carry__0_i_2__2_n_0,bitcount0_carry__0_i_3__2_n_0,bitcount0_carry__0_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_1__2
       (.I0(\bitcount_reg_n_0_[8] ),
        .O(bitcount0_carry__0_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_2__2
       (.I0(\bitcount_reg_n_0_[7] ),
        .O(bitcount0_carry__0_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_3__2
       (.I0(\bitcount_reg_n_0_[6] ),
        .O(bitcount0_carry__0_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_4__2
       (.I0(\bitcount_reg_n_0_[5] ),
        .O(bitcount0_carry__0_i_4__2_n_0));
  CARRY4 bitcount0_carry__1
       (.CI(bitcount0_carry__0_n_0),
        .CO({bitcount0_carry__1_n_0,bitcount0_carry__1_n_1,bitcount0_carry__1_n_2,bitcount0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\bitcount_reg_n_0_[12] ,\bitcount_reg_n_0_[11] ,\bitcount_reg_n_0_[10] ,\bitcount_reg_n_0_[9] }),
        .O({bitcount0_carry__1_n_4,bitcount0_carry__1_n_5,bitcount0_carry__1_n_6,bitcount0_carry__1_n_7}),
        .S({bitcount0_carry__1_i_1__2_n_0,bitcount0_carry__1_i_2__2_n_0,bitcount0_carry__1_i_3__2_n_0,bitcount0_carry__1_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_1__2
       (.I0(\bitcount_reg_n_0_[12] ),
        .O(bitcount0_carry__1_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_2__2
       (.I0(\bitcount_reg_n_0_[11] ),
        .O(bitcount0_carry__1_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_3__2
       (.I0(\bitcount_reg_n_0_[10] ),
        .O(bitcount0_carry__1_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_4__2
       (.I0(\bitcount_reg_n_0_[9] ),
        .O(bitcount0_carry__1_i_4__2_n_0));
  CARRY4 bitcount0_carry__2
       (.CI(bitcount0_carry__1_n_0),
        .CO({bitcount0_carry__2_n_0,bitcount0_carry__2_n_1,bitcount0_carry__2_n_2,bitcount0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\bitcount_reg_n_0_[16] ,\bitcount_reg_n_0_[15] ,\bitcount_reg_n_0_[14] ,\bitcount_reg_n_0_[13] }),
        .O({bitcount0_carry__2_n_4,bitcount0_carry__2_n_5,bitcount0_carry__2_n_6,bitcount0_carry__2_n_7}),
        .S({bitcount0_carry__2_i_1__2_n_0,bitcount0_carry__2_i_2__2_n_0,bitcount0_carry__2_i_3__2_n_0,bitcount0_carry__2_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_1__2
       (.I0(\bitcount_reg_n_0_[16] ),
        .O(bitcount0_carry__2_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_2__2
       (.I0(\bitcount_reg_n_0_[15] ),
        .O(bitcount0_carry__2_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_3__2
       (.I0(\bitcount_reg_n_0_[14] ),
        .O(bitcount0_carry__2_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_4__2
       (.I0(\bitcount_reg_n_0_[13] ),
        .O(bitcount0_carry__2_i_4__2_n_0));
  CARRY4 bitcount0_carry__3
       (.CI(bitcount0_carry__2_n_0),
        .CO({bitcount0_carry__3_n_0,bitcount0_carry__3_n_1,bitcount0_carry__3_n_2,bitcount0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\bitcount_reg_n_0_[20] ,\bitcount_reg_n_0_[19] ,\bitcount_reg_n_0_[18] ,\bitcount_reg_n_0_[17] }),
        .O({bitcount0_carry__3_n_4,bitcount0_carry__3_n_5,bitcount0_carry__3_n_6,bitcount0_carry__3_n_7}),
        .S({bitcount0_carry__3_i_1__2_n_0,bitcount0_carry__3_i_2__2_n_0,bitcount0_carry__3_i_3__2_n_0,bitcount0_carry__3_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_1__2
       (.I0(\bitcount_reg_n_0_[20] ),
        .O(bitcount0_carry__3_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_2__2
       (.I0(\bitcount_reg_n_0_[19] ),
        .O(bitcount0_carry__3_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_3__2
       (.I0(\bitcount_reg_n_0_[18] ),
        .O(bitcount0_carry__3_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_4__2
       (.I0(\bitcount_reg_n_0_[17] ),
        .O(bitcount0_carry__3_i_4__2_n_0));
  CARRY4 bitcount0_carry__4
       (.CI(bitcount0_carry__3_n_0),
        .CO({bitcount0_carry__4_n_0,bitcount0_carry__4_n_1,bitcount0_carry__4_n_2,bitcount0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\bitcount_reg_n_0_[24] ,\bitcount_reg_n_0_[23] ,\bitcount_reg_n_0_[22] ,\bitcount_reg_n_0_[21] }),
        .O({bitcount0_carry__4_n_4,bitcount0_carry__4_n_5,bitcount0_carry__4_n_6,bitcount0_carry__4_n_7}),
        .S({bitcount0_carry__4_i_1__2_n_0,bitcount0_carry__4_i_2__2_n_0,bitcount0_carry__4_i_3__2_n_0,bitcount0_carry__4_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_1__2
       (.I0(\bitcount_reg_n_0_[24] ),
        .O(bitcount0_carry__4_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_2__2
       (.I0(\bitcount_reg_n_0_[23] ),
        .O(bitcount0_carry__4_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_3__2
       (.I0(\bitcount_reg_n_0_[22] ),
        .O(bitcount0_carry__4_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_4__2
       (.I0(\bitcount_reg_n_0_[21] ),
        .O(bitcount0_carry__4_i_4__2_n_0));
  CARRY4 bitcount0_carry__5
       (.CI(bitcount0_carry__4_n_0),
        .CO({bitcount0_carry__5_n_0,bitcount0_carry__5_n_1,bitcount0_carry__5_n_2,bitcount0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\bitcount_reg_n_0_[28] ,\bitcount_reg_n_0_[27] ,\bitcount_reg_n_0_[26] ,\bitcount_reg_n_0_[25] }),
        .O({bitcount0_carry__5_n_4,bitcount0_carry__5_n_5,bitcount0_carry__5_n_6,bitcount0_carry__5_n_7}),
        .S({bitcount0_carry__5_i_1__2_n_0,bitcount0_carry__5_i_2__2_n_0,bitcount0_carry__5_i_3__2_n_0,bitcount0_carry__5_i_4__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_1__2
       (.I0(\bitcount_reg_n_0_[28] ),
        .O(bitcount0_carry__5_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_2__2
       (.I0(\bitcount_reg_n_0_[27] ),
        .O(bitcount0_carry__5_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_3__2
       (.I0(\bitcount_reg_n_0_[26] ),
        .O(bitcount0_carry__5_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_4__2
       (.I0(\bitcount_reg_n_0_[25] ),
        .O(bitcount0_carry__5_i_4__2_n_0));
  CARRY4 bitcount0_carry__6
       (.CI(bitcount0_carry__5_n_0),
        .CO({NLW_bitcount0_carry__6_CO_UNCONNECTED[3:2],bitcount0_carry__6_n_2,bitcount0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\bitcount_reg_n_0_[30] ,\bitcount_reg_n_0_[29] }),
        .O({NLW_bitcount0_carry__6_O_UNCONNECTED[3],bitcount0_carry__6_n_5,bitcount0_carry__6_n_6,bitcount0_carry__6_n_7}),
        .S({1'b0,bitcount0_carry__6_i_1__2_n_0,bitcount0_carry__6_i_2__2_n_0,bitcount0_carry__6_i_3__2_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__6_i_1__2
       (.I0(\bitcount_reg_n_0_[31] ),
        .O(bitcount0_carry__6_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__6_i_2__2
       (.I0(\bitcount_reg_n_0_[30] ),
        .O(bitcount0_carry__6_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__6_i_3__2
       (.I0(\bitcount_reg_n_0_[29] ),
        .O(bitcount0_carry__6_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_1__2
       (.I0(\bitcount_reg_n_0_[4] ),
        .O(bitcount0_carry_i_1__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_2__2
       (.I0(\bitcount_reg_n_0_[3] ),
        .O(bitcount0_carry_i_2__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_3__2
       (.I0(\bitcount_reg_n_0_[2] ),
        .O(bitcount0_carry_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_4__2
       (.I0(\bitcount_reg_n_0_[1] ),
        .O(bitcount0_carry_i_4__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bitcount[0]_i_1__2 
       (.I0(state[0]),
        .I1(\bitcount_reg_n_0_[0] ),
        .O(\bitcount[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[10]_i_1__2 
       (.I0(state[0]),
        .I1(bitcount0_carry__1_n_6),
        .O(\bitcount[10]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[11]_i_1__2 
       (.I0(state[0]),
        .I1(bitcount0_carry__1_n_5),
        .O(\bitcount[11]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[12]_i_1__2 
       (.I0(state[0]),
        .I1(bitcount0_carry__1_n_4),
        .O(\bitcount[12]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[13]_i_1__2 
       (.I0(state[0]),
        .I1(bitcount0_carry__2_n_7),
        .O(\bitcount[13]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[14]_i_1__2 
       (.I0(state[0]),
        .I1(bitcount0_carry__2_n_6),
        .O(\bitcount[14]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[15]_i_1__2 
       (.I0(state[0]),
        .I1(bitcount0_carry__2_n_5),
        .O(\bitcount[15]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[16]_i_1__2 
       (.I0(state[0]),
        .I1(bitcount0_carry__2_n_4),
        .O(\bitcount[16]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[17]_i_1__2 
       (.I0(state[0]),
        .I1(bitcount0_carry__3_n_7),
        .O(\bitcount[17]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[18]_i_1__2 
       (.I0(state[0]),
        .I1(bitcount0_carry__3_n_6),
        .O(\bitcount[18]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[19]_i_1__2 
       (.I0(state[0]),
        .I1(bitcount0_carry__3_n_5),
        .O(\bitcount[19]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bitcount[1]_i_1__2 
       (.I0(bitcount0_carry_n_7),
        .I1(state[0]),
        .O(\bitcount[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[20]_i_1__2 
       (.I0(state[0]),
        .I1(bitcount0_carry__3_n_4),
        .O(\bitcount[20]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[21]_i_1__2 
       (.I0(state[0]),
        .I1(bitcount0_carry__4_n_7),
        .O(\bitcount[21]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[22]_i_1__2 
       (.I0(state[0]),
        .I1(bitcount0_carry__4_n_6),
        .O(\bitcount[22]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[23]_i_1__2 
       (.I0(state[0]),
        .I1(bitcount0_carry__4_n_5),
        .O(\bitcount[23]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[24]_i_1__2 
       (.I0(state[0]),
        .I1(bitcount0_carry__4_n_4),
        .O(\bitcount[24]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[25]_i_1__2 
       (.I0(state[0]),
        .I1(bitcount0_carry__5_n_7),
        .O(\bitcount[25]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[26]_i_1__2 
       (.I0(state[0]),
        .I1(bitcount0_carry__5_n_6),
        .O(\bitcount[26]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[27]_i_1__2 
       (.I0(state[0]),
        .I1(bitcount0_carry__5_n_5),
        .O(\bitcount[27]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[28]_i_1__2 
       (.I0(state[0]),
        .I1(bitcount0_carry__5_n_4),
        .O(\bitcount[28]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[29]_i_1__2 
       (.I0(state[0]),
        .I1(bitcount0_carry__6_n_7),
        .O(\bitcount[29]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[2]_i_1__8 
       (.I0(state[0]),
        .I1(bitcount0_carry_n_6),
        .O(\bitcount[2]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[30]_i_1__2 
       (.I0(state[0]),
        .I1(bitcount0_carry__6_n_6),
        .O(\bitcount[30]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \bitcount[31]_i_1__2 
       (.I0(sclock_reg),
        .I1(z1_sclock_reg),
        .I2(state[2]),
        .I3(state[1]),
        .O(bitcount));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[31]_i_2__2 
       (.I0(state[0]),
        .I1(bitcount0_carry__6_n_5),
        .O(\bitcount[31]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[3]_i_1__2 
       (.I0(state[0]),
        .I1(bitcount0_carry_n_5),
        .O(\bitcount[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[4]_i_1__2 
       (.I0(state[0]),
        .I1(bitcount0_carry_n_4),
        .O(\bitcount[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bitcount[5]_i_1__2 
       (.I0(bitcount0_carry__0_n_7),
        .I1(state[0]),
        .O(\bitcount[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[6]_i_1__2 
       (.I0(state[0]),
        .I1(bitcount0_carry__0_n_6),
        .O(\bitcount[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[7]_i_1__2 
       (.I0(state[0]),
        .I1(bitcount0_carry__0_n_5),
        .O(\bitcount[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[8]_i_1__2 
       (.I0(state[0]),
        .I1(bitcount0_carry__0_n_4),
        .O(\bitcount[8]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[9]_i_1__2 
       (.I0(state[0]),
        .I1(bitcount0_carry__1_n_7),
        .O(\bitcount[9]_i_1__2_n_0 ));
  FDCE \bitcount_reg[0] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[0]_i_1__2_n_0 ),
        .Q(\bitcount_reg_n_0_[0] ));
  FDCE \bitcount_reg[10] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[10]_i_1__2_n_0 ),
        .Q(\bitcount_reg_n_0_[10] ));
  FDCE \bitcount_reg[11] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[11]_i_1__2_n_0 ),
        .Q(\bitcount_reg_n_0_[11] ));
  FDCE \bitcount_reg[12] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[12]_i_1__2_n_0 ),
        .Q(\bitcount_reg_n_0_[12] ));
  FDCE \bitcount_reg[13] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[13]_i_1__2_n_0 ),
        .Q(\bitcount_reg_n_0_[13] ));
  FDCE \bitcount_reg[14] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[14]_i_1__2_n_0 ),
        .Q(\bitcount_reg_n_0_[14] ));
  FDCE \bitcount_reg[15] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[15]_i_1__2_n_0 ),
        .Q(\bitcount_reg_n_0_[15] ));
  FDCE \bitcount_reg[16] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[16]_i_1__2_n_0 ),
        .Q(\bitcount_reg_n_0_[16] ));
  FDCE \bitcount_reg[17] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[17]_i_1__2_n_0 ),
        .Q(\bitcount_reg_n_0_[17] ));
  FDCE \bitcount_reg[18] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[18]_i_1__2_n_0 ),
        .Q(\bitcount_reg_n_0_[18] ));
  FDCE \bitcount_reg[19] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[19]_i_1__2_n_0 ),
        .Q(\bitcount_reg_n_0_[19] ));
  FDCE \bitcount_reg[1] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[1]_i_1__2_n_0 ),
        .Q(\bitcount_reg_n_0_[1] ));
  FDCE \bitcount_reg[20] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[20]_i_1__2_n_0 ),
        .Q(\bitcount_reg_n_0_[20] ));
  FDCE \bitcount_reg[21] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[21]_i_1__2_n_0 ),
        .Q(\bitcount_reg_n_0_[21] ));
  FDCE \bitcount_reg[22] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[22]_i_1__2_n_0 ),
        .Q(\bitcount_reg_n_0_[22] ));
  FDCE \bitcount_reg[23] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[23]_i_1__2_n_0 ),
        .Q(\bitcount_reg_n_0_[23] ));
  FDCE \bitcount_reg[24] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[24]_i_1__2_n_0 ),
        .Q(\bitcount_reg_n_0_[24] ));
  FDCE \bitcount_reg[25] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[25]_i_1__2_n_0 ),
        .Q(\bitcount_reg_n_0_[25] ));
  FDCE \bitcount_reg[26] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[26]_i_1__2_n_0 ),
        .Q(\bitcount_reg_n_0_[26] ));
  FDCE \bitcount_reg[27] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[27]_i_1__2_n_0 ),
        .Q(\bitcount_reg_n_0_[27] ));
  FDCE \bitcount_reg[28] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[28]_i_1__2_n_0 ),
        .Q(\bitcount_reg_n_0_[28] ));
  FDCE \bitcount_reg[29] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[29]_i_1__2_n_0 ),
        .Q(\bitcount_reg_n_0_[29] ));
  FDCE \bitcount_reg[2] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[2]_i_1__8_n_0 ),
        .Q(\bitcount_reg_n_0_[2] ));
  FDCE \bitcount_reg[30] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[30]_i_1__2_n_0 ),
        .Q(\bitcount_reg_n_0_[30] ));
  FDCE \bitcount_reg[31] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[31]_i_2__2_n_0 ),
        .Q(\bitcount_reg_n_0_[31] ));
  FDCE \bitcount_reg[3] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[3]_i_1__2_n_0 ),
        .Q(\bitcount_reg_n_0_[3] ));
  FDCE \bitcount_reg[4] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[4]_i_1__2_n_0 ),
        .Q(\bitcount_reg_n_0_[4] ));
  FDCE \bitcount_reg[5] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[5]_i_1__2_n_0 ),
        .Q(\bitcount_reg_n_0_[5] ));
  FDCE \bitcount_reg[6] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[6]_i_1__2_n_0 ),
        .Q(\bitcount_reg_n_0_[6] ));
  FDCE \bitcount_reg[7] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[7]_i_1__2_n_0 ),
        .Q(\bitcount_reg_n_0_[7] ));
  FDCE \bitcount_reg[8] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[8]_i_1__2_n_0 ),
        .Q(\bitcount_reg_n_0_[8] ));
  FDCE \bitcount_reg[9] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[9]_i_1__2_n_0 ),
        .Q(\bitcount_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_10__2
       (.I0(p_0_in_0[18]),
        .I1(p_0_in_0[16]),
        .I2(p_0_in_0[17]),
        .I3(p_0_in_0[20]),
        .I4(p_0_in_0[19]),
        .O(dout_rdy_i_10__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    dout_rdy_i_1__2
       (.I0(sclock_reg),
        .I1(z1_sclock_reg),
        .I2(dout_rdy_i_2__2_n_0),
        .I3(state[2]),
        .I4(state[1]),
        .I5(state[0]),
        .O(dout_rdy1_out));
  LUT4 #(
    .INIT(16'h6996)) 
    dout_rdy_i_2__2
       (.I0(dout_rdy_i_3__2_n_0),
        .I1(dout_rdy_i_4__2_n_0),
        .I2(dout_rdy_i_5__2_n_0),
        .I3(dout_rdy_i_6__2_n_0),
        .O(dout_rdy_i_2__2_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_3__2
       (.I0(p_0_in_0[10]),
        .I1(p_0_in_0[11]),
        .I2(p_0_in_0[8]),
        .I3(p_0_in_0[9]),
        .I4(dout_rdy_i_7__2_n_0),
        .O(dout_rdy_i_3__2_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_4__2
       (.I0(dout_rdy_i_8__2_n_0),
        .I1(p_0_in_0[6]),
        .I2(p_0_in_0[7]),
        .I3(p_0_in_0[4]),
        .I4(p_0_in_0[5]),
        .O(dout_rdy_i_4__2_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_5__2
       (.I0(dout_rdy_i_9__2_n_0),
        .I1(p_0_in_0[32]),
        .I2(p_0_in_0[33]),
        .I3(p_0_in_0[30]),
        .I4(p_0_in_0[31]),
        .O(dout_rdy_i_5__2_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_6__2
       (.I0(dout_rdy_i_10__2_n_0),
        .I1(p_0_in_0[23]),
        .I2(p_0_in_0[24]),
        .I3(p_0_in_0[21]),
        .I4(p_0_in_0[22]),
        .O(dout_rdy_i_6__2_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    dout_rdy_i_7__2
       (.I0(p_0_in_0[13]),
        .I1(p_0_in_0[12]),
        .I2(p_0_in_0[15]),
        .I3(p_0_in_0[14]),
        .O(dout_rdy_i_7__2_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_8__2
       (.I0(p_0_in_0[1]),
        .I1(\shift_reg_reg_n_0_[0] ),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[3]),
        .I4(p_0_in_0[2]),
        .O(dout_rdy_i_8__2_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_9__2
       (.I0(p_0_in_0[27]),
        .I1(p_0_in_0[25]),
        .I2(p_0_in_0[26]),
        .I3(p_0_in_0[29]),
        .I4(p_0_in_0[28]),
        .O(dout_rdy_i_9__2_n_0));
  FDCE dout_rdy_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(dout_rdy1_out),
        .Q(rx_fifo_wr));
  FDCE \dout_reg[0] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[0]),
        .Q(\status_reg_reg[2] [0]));
  FDCE \dout_reg[10] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[10]),
        .Q(\status_reg_reg[2] [10]));
  FDCE \dout_reg[11] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[11]),
        .Q(\status_reg_reg[2] [11]));
  FDCE \dout_reg[12] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[12]),
        .Q(\status_reg_reg[2] [12]));
  FDCE \dout_reg[13] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[13]),
        .Q(\status_reg_reg[2] [13]));
  FDCE \dout_reg[14] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[14]),
        .Q(\status_reg_reg[2] [14]));
  FDCE \dout_reg[15] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[15]),
        .Q(\status_reg_reg[2] [15]));
  FDCE \dout_reg[16] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[16]),
        .Q(\status_reg_reg[2] [16]));
  FDCE \dout_reg[17] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[17]),
        .Q(\status_reg_reg[2] [17]));
  FDCE \dout_reg[18] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[18]),
        .Q(\status_reg_reg[2] [18]));
  FDCE \dout_reg[19] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[19]),
        .Q(\status_reg_reg[2] [19]));
  FDCE \dout_reg[1] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[1]),
        .Q(\status_reg_reg[2] [1]));
  FDCE \dout_reg[20] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[20]),
        .Q(\status_reg_reg[2] [20]));
  FDCE \dout_reg[21] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[21]),
        .Q(\status_reg_reg[2] [21]));
  FDCE \dout_reg[22] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[22]),
        .Q(\status_reg_reg[2] [22]));
  FDCE \dout_reg[23] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[23]),
        .Q(\status_reg_reg[2] [23]));
  FDCE \dout_reg[24] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[24]),
        .Q(\status_reg_reg[2] [24]));
  FDCE \dout_reg[25] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[25]),
        .Q(\status_reg_reg[2] [25]));
  FDCE \dout_reg[26] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[26]),
        .Q(\status_reg_reg[2] [26]));
  FDCE \dout_reg[27] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[27]),
        .Q(\status_reg_reg[2] [27]));
  FDCE \dout_reg[28] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[28]),
        .Q(\status_reg_reg[2] [28]));
  FDCE \dout_reg[29] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[29]),
        .Q(\status_reg_reg[2] [29]));
  FDCE \dout_reg[2] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[2]),
        .Q(\status_reg_reg[2] [2]));
  FDCE \dout_reg[30] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[30]),
        .Q(\status_reg_reg[2] [30]));
  FDCE \dout_reg[31] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[31]),
        .Q(\status_reg_reg[2] [31]));
  FDCE \dout_reg[32] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[32]),
        .Q(\status_reg_reg[2] [32]));
  FDCE \dout_reg[33] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[33]),
        .Q(\status_reg_reg[2] [33]));
  FDCE \dout_reg[3] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[3]),
        .Q(\status_reg_reg[2] [3]));
  FDCE \dout_reg[4] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[4]),
        .Q(\status_reg_reg[2] [4]));
  FDCE \dout_reg[5] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[5]),
        .Q(\status_reg_reg[2] [5]));
  FDCE \dout_reg[6] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[6]),
        .Q(\status_reg_reg[2] [6]));
  FDCE \dout_reg[7] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[7]),
        .Q(\status_reg_reg[2] [7]));
  FDCE \dout_reg[8] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[8]),
        .Q(\status_reg_reg[2] [8]));
  FDCE \dout_reg[9] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[9]),
        .Q(\status_reg_reg[2] [9]));
  LUT2 #(
    .INIT(4'hB)) 
    \genblk5_0.fifo_36_bl.fifo_36_bl_i_2__1 
       (.I0(\ctrl_reg_reg[0] ),
        .I1(s00_axi_aresetn),
        .O(AR));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \parity_fail_cnt[0]_i_1__2 
       (.I0(sclock_reg),
        .I1(z1_sclock_reg),
        .I2(state[2]),
        .I3(dout_rdy_i_2__2_n_0),
        .I4(state[1]),
        .I5(state[0]),
        .O(\parity_fail_cnt[0]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[0]_i_3__2 
       (.I0(parity_fail_cnt_reg[3]),
        .O(\parity_fail_cnt[0]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[0]_i_4__2 
       (.I0(parity_fail_cnt_reg[2]),
        .O(\parity_fail_cnt[0]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[0]_i_5__2 
       (.I0(parity_fail_cnt_reg[1]),
        .O(\parity_fail_cnt[0]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \parity_fail_cnt[0]_i_6__2 
       (.I0(rx_parity_fails),
        .O(\parity_fail_cnt[0]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[12]_i_2__2 
       (.I0(parity_fail_cnt_reg[15]),
        .O(\parity_fail_cnt[12]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[12]_i_3__2 
       (.I0(parity_fail_cnt_reg[14]),
        .O(\parity_fail_cnt[12]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[12]_i_4__2 
       (.I0(parity_fail_cnt_reg[13]),
        .O(\parity_fail_cnt[12]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[12]_i_5__2 
       (.I0(parity_fail_cnt_reg[12]),
        .O(\parity_fail_cnt[12]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[16]_i_2__2 
       (.I0(parity_fail_cnt_reg[19]),
        .O(\parity_fail_cnt[16]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[16]_i_3__2 
       (.I0(parity_fail_cnt_reg[18]),
        .O(\parity_fail_cnt[16]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[16]_i_4__2 
       (.I0(parity_fail_cnt_reg[17]),
        .O(\parity_fail_cnt[16]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[16]_i_5__2 
       (.I0(parity_fail_cnt_reg[16]),
        .O(\parity_fail_cnt[16]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[20]_i_2__2 
       (.I0(parity_fail_cnt_reg[23]),
        .O(\parity_fail_cnt[20]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[20]_i_3__2 
       (.I0(parity_fail_cnt_reg[22]),
        .O(\parity_fail_cnt[20]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[20]_i_4__2 
       (.I0(parity_fail_cnt_reg[21]),
        .O(\parity_fail_cnt[20]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[20]_i_5__2 
       (.I0(parity_fail_cnt_reg[20]),
        .O(\parity_fail_cnt[20]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[24]_i_2__2 
       (.I0(parity_fail_cnt_reg[27]),
        .O(\parity_fail_cnt[24]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[24]_i_3__2 
       (.I0(parity_fail_cnt_reg[26]),
        .O(\parity_fail_cnt[24]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[24]_i_4__2 
       (.I0(parity_fail_cnt_reg[25]),
        .O(\parity_fail_cnt[24]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[24]_i_5__2 
       (.I0(parity_fail_cnt_reg[24]),
        .O(\parity_fail_cnt[24]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[28]_i_2__2 
       (.I0(parity_fail_cnt_reg[31]),
        .O(\parity_fail_cnt[28]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[28]_i_3__2 
       (.I0(parity_fail_cnt_reg[30]),
        .O(\parity_fail_cnt[28]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[28]_i_4__2 
       (.I0(parity_fail_cnt_reg[29]),
        .O(\parity_fail_cnt[28]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[28]_i_5__2 
       (.I0(parity_fail_cnt_reg[28]),
        .O(\parity_fail_cnt[28]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[4]_i_2__2 
       (.I0(parity_fail_cnt_reg[7]),
        .O(\parity_fail_cnt[4]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[4]_i_3__2 
       (.I0(parity_fail_cnt_reg[6]),
        .O(\parity_fail_cnt[4]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[4]_i_4__2 
       (.I0(parity_fail_cnt_reg[5]),
        .O(\parity_fail_cnt[4]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[4]_i_5__2 
       (.I0(parity_fail_cnt_reg[4]),
        .O(\parity_fail_cnt[4]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[8]_i_2__2 
       (.I0(parity_fail_cnt_reg[11]),
        .O(\parity_fail_cnt[8]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[8]_i_3__2 
       (.I0(parity_fail_cnt_reg[10]),
        .O(\parity_fail_cnt[8]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[8]_i_4__2 
       (.I0(parity_fail_cnt_reg[9]),
        .O(\parity_fail_cnt[8]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[8]_i_5__2 
       (.I0(parity_fail_cnt_reg[8]),
        .O(\parity_fail_cnt[8]_i_5__2_n_0 ));
  FDCE \parity_fail_cnt_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[0]_i_2__2_n_7 ),
        .Q(rx_parity_fails));
  CARRY4 \parity_fail_cnt_reg[0]_i_2__2 
       (.CI(1'b0),
        .CO({\parity_fail_cnt_reg[0]_i_2__2_n_0 ,\parity_fail_cnt_reg[0]_i_2__2_n_1 ,\parity_fail_cnt_reg[0]_i_2__2_n_2 ,\parity_fail_cnt_reg[0]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\parity_fail_cnt_reg[0]_i_2__2_n_4 ,\parity_fail_cnt_reg[0]_i_2__2_n_5 ,\parity_fail_cnt_reg[0]_i_2__2_n_6 ,\parity_fail_cnt_reg[0]_i_2__2_n_7 }),
        .S({\parity_fail_cnt[0]_i_3__2_n_0 ,\parity_fail_cnt[0]_i_4__2_n_0 ,\parity_fail_cnt[0]_i_5__2_n_0 ,\parity_fail_cnt[0]_i_6__2_n_0 }));
  FDCE \parity_fail_cnt_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[8]_i_1__2_n_5 ),
        .Q(parity_fail_cnt_reg[10]));
  FDCE \parity_fail_cnt_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[8]_i_1__2_n_4 ),
        .Q(parity_fail_cnt_reg[11]));
  FDCE \parity_fail_cnt_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[12]_i_1__2_n_7 ),
        .Q(parity_fail_cnt_reg[12]));
  CARRY4 \parity_fail_cnt_reg[12]_i_1__2 
       (.CI(\parity_fail_cnt_reg[8]_i_1__2_n_0 ),
        .CO({\parity_fail_cnt_reg[12]_i_1__2_n_0 ,\parity_fail_cnt_reg[12]_i_1__2_n_1 ,\parity_fail_cnt_reg[12]_i_1__2_n_2 ,\parity_fail_cnt_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[12]_i_1__2_n_4 ,\parity_fail_cnt_reg[12]_i_1__2_n_5 ,\parity_fail_cnt_reg[12]_i_1__2_n_6 ,\parity_fail_cnt_reg[12]_i_1__2_n_7 }),
        .S({\parity_fail_cnt[12]_i_2__2_n_0 ,\parity_fail_cnt[12]_i_3__2_n_0 ,\parity_fail_cnt[12]_i_4__2_n_0 ,\parity_fail_cnt[12]_i_5__2_n_0 }));
  FDCE \parity_fail_cnt_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[12]_i_1__2_n_6 ),
        .Q(parity_fail_cnt_reg[13]));
  FDCE \parity_fail_cnt_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[12]_i_1__2_n_5 ),
        .Q(parity_fail_cnt_reg[14]));
  FDCE \parity_fail_cnt_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[12]_i_1__2_n_4 ),
        .Q(parity_fail_cnt_reg[15]));
  FDCE \parity_fail_cnt_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[16]_i_1__2_n_7 ),
        .Q(parity_fail_cnt_reg[16]));
  CARRY4 \parity_fail_cnt_reg[16]_i_1__2 
       (.CI(\parity_fail_cnt_reg[12]_i_1__2_n_0 ),
        .CO({\parity_fail_cnt_reg[16]_i_1__2_n_0 ,\parity_fail_cnt_reg[16]_i_1__2_n_1 ,\parity_fail_cnt_reg[16]_i_1__2_n_2 ,\parity_fail_cnt_reg[16]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[16]_i_1__2_n_4 ,\parity_fail_cnt_reg[16]_i_1__2_n_5 ,\parity_fail_cnt_reg[16]_i_1__2_n_6 ,\parity_fail_cnt_reg[16]_i_1__2_n_7 }),
        .S({\parity_fail_cnt[16]_i_2__2_n_0 ,\parity_fail_cnt[16]_i_3__2_n_0 ,\parity_fail_cnt[16]_i_4__2_n_0 ,\parity_fail_cnt[16]_i_5__2_n_0 }));
  FDCE \parity_fail_cnt_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[16]_i_1__2_n_6 ),
        .Q(parity_fail_cnt_reg[17]));
  FDCE \parity_fail_cnt_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[16]_i_1__2_n_5 ),
        .Q(parity_fail_cnt_reg[18]));
  FDCE \parity_fail_cnt_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[16]_i_1__2_n_4 ),
        .Q(parity_fail_cnt_reg[19]));
  FDCE \parity_fail_cnt_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[0]_i_2__2_n_6 ),
        .Q(parity_fail_cnt_reg[1]));
  FDCE \parity_fail_cnt_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[20]_i_1__2_n_7 ),
        .Q(parity_fail_cnt_reg[20]));
  CARRY4 \parity_fail_cnt_reg[20]_i_1__2 
       (.CI(\parity_fail_cnt_reg[16]_i_1__2_n_0 ),
        .CO({\parity_fail_cnt_reg[20]_i_1__2_n_0 ,\parity_fail_cnt_reg[20]_i_1__2_n_1 ,\parity_fail_cnt_reg[20]_i_1__2_n_2 ,\parity_fail_cnt_reg[20]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[20]_i_1__2_n_4 ,\parity_fail_cnt_reg[20]_i_1__2_n_5 ,\parity_fail_cnt_reg[20]_i_1__2_n_6 ,\parity_fail_cnt_reg[20]_i_1__2_n_7 }),
        .S({\parity_fail_cnt[20]_i_2__2_n_0 ,\parity_fail_cnt[20]_i_3__2_n_0 ,\parity_fail_cnt[20]_i_4__2_n_0 ,\parity_fail_cnt[20]_i_5__2_n_0 }));
  FDCE \parity_fail_cnt_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[20]_i_1__2_n_6 ),
        .Q(parity_fail_cnt_reg[21]));
  FDCE \parity_fail_cnt_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[20]_i_1__2_n_5 ),
        .Q(parity_fail_cnt_reg[22]));
  FDCE \parity_fail_cnt_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[20]_i_1__2_n_4 ),
        .Q(parity_fail_cnt_reg[23]));
  FDCE \parity_fail_cnt_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[24]_i_1__2_n_7 ),
        .Q(parity_fail_cnt_reg[24]));
  CARRY4 \parity_fail_cnt_reg[24]_i_1__2 
       (.CI(\parity_fail_cnt_reg[20]_i_1__2_n_0 ),
        .CO({\parity_fail_cnt_reg[24]_i_1__2_n_0 ,\parity_fail_cnt_reg[24]_i_1__2_n_1 ,\parity_fail_cnt_reg[24]_i_1__2_n_2 ,\parity_fail_cnt_reg[24]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[24]_i_1__2_n_4 ,\parity_fail_cnt_reg[24]_i_1__2_n_5 ,\parity_fail_cnt_reg[24]_i_1__2_n_6 ,\parity_fail_cnt_reg[24]_i_1__2_n_7 }),
        .S({\parity_fail_cnt[24]_i_2__2_n_0 ,\parity_fail_cnt[24]_i_3__2_n_0 ,\parity_fail_cnt[24]_i_4__2_n_0 ,\parity_fail_cnt[24]_i_5__2_n_0 }));
  FDCE \parity_fail_cnt_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[24]_i_1__2_n_6 ),
        .Q(parity_fail_cnt_reg[25]));
  FDCE \parity_fail_cnt_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[24]_i_1__2_n_5 ),
        .Q(parity_fail_cnt_reg[26]));
  FDCE \parity_fail_cnt_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[24]_i_1__2_n_4 ),
        .Q(parity_fail_cnt_reg[27]));
  FDCE \parity_fail_cnt_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[28]_i_1__2_n_7 ),
        .Q(parity_fail_cnt_reg[28]));
  CARRY4 \parity_fail_cnt_reg[28]_i_1__2 
       (.CI(\parity_fail_cnt_reg[24]_i_1__2_n_0 ),
        .CO({\NLW_parity_fail_cnt_reg[28]_i_1__2_CO_UNCONNECTED [3],\parity_fail_cnt_reg[28]_i_1__2_n_1 ,\parity_fail_cnt_reg[28]_i_1__2_n_2 ,\parity_fail_cnt_reg[28]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[28]_i_1__2_n_4 ,\parity_fail_cnt_reg[28]_i_1__2_n_5 ,\parity_fail_cnt_reg[28]_i_1__2_n_6 ,\parity_fail_cnt_reg[28]_i_1__2_n_7 }),
        .S({\parity_fail_cnt[28]_i_2__2_n_0 ,\parity_fail_cnt[28]_i_3__2_n_0 ,\parity_fail_cnt[28]_i_4__2_n_0 ,\parity_fail_cnt[28]_i_5__2_n_0 }));
  FDCE \parity_fail_cnt_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[28]_i_1__2_n_6 ),
        .Q(parity_fail_cnt_reg[29]));
  FDCE \parity_fail_cnt_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[0]_i_2__2_n_5 ),
        .Q(parity_fail_cnt_reg[2]));
  FDCE \parity_fail_cnt_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[28]_i_1__2_n_5 ),
        .Q(parity_fail_cnt_reg[30]));
  FDCE \parity_fail_cnt_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[28]_i_1__2_n_4 ),
        .Q(parity_fail_cnt_reg[31]));
  FDCE \parity_fail_cnt_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[0]_i_2__2_n_4 ),
        .Q(parity_fail_cnt_reg[3]));
  FDCE \parity_fail_cnt_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[4]_i_1__2_n_7 ),
        .Q(parity_fail_cnt_reg[4]));
  CARRY4 \parity_fail_cnt_reg[4]_i_1__2 
       (.CI(\parity_fail_cnt_reg[0]_i_2__2_n_0 ),
        .CO({\parity_fail_cnt_reg[4]_i_1__2_n_0 ,\parity_fail_cnt_reg[4]_i_1__2_n_1 ,\parity_fail_cnt_reg[4]_i_1__2_n_2 ,\parity_fail_cnt_reg[4]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[4]_i_1__2_n_4 ,\parity_fail_cnt_reg[4]_i_1__2_n_5 ,\parity_fail_cnt_reg[4]_i_1__2_n_6 ,\parity_fail_cnt_reg[4]_i_1__2_n_7 }),
        .S({\parity_fail_cnt[4]_i_2__2_n_0 ,\parity_fail_cnt[4]_i_3__2_n_0 ,\parity_fail_cnt[4]_i_4__2_n_0 ,\parity_fail_cnt[4]_i_5__2_n_0 }));
  FDCE \parity_fail_cnt_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[4]_i_1__2_n_6 ),
        .Q(parity_fail_cnt_reg[5]));
  FDCE \parity_fail_cnt_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[4]_i_1__2_n_5 ),
        .Q(parity_fail_cnt_reg[6]));
  FDCE \parity_fail_cnt_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[4]_i_1__2_n_4 ),
        .Q(parity_fail_cnt_reg[7]));
  FDCE \parity_fail_cnt_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[8]_i_1__2_n_7 ),
        .Q(parity_fail_cnt_reg[8]));
  CARRY4 \parity_fail_cnt_reg[8]_i_1__2 
       (.CI(\parity_fail_cnt_reg[4]_i_1__2_n_0 ),
        .CO({\parity_fail_cnt_reg[8]_i_1__2_n_0 ,\parity_fail_cnt_reg[8]_i_1__2_n_1 ,\parity_fail_cnt_reg[8]_i_1__2_n_2 ,\parity_fail_cnt_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[8]_i_1__2_n_4 ,\parity_fail_cnt_reg[8]_i_1__2_n_5 ,\parity_fail_cnt_reg[8]_i_1__2_n_6 ,\parity_fail_cnt_reg[8]_i_1__2_n_7 }),
        .S({\parity_fail_cnt[8]_i_2__2_n_0 ,\parity_fail_cnt[8]_i_3__2_n_0 ,\parity_fail_cnt[8]_i_4__2_n_0 ,\parity_fail_cnt[8]_i_5__2_n_0 }));
  FDCE \parity_fail_cnt_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[8]_i_1__2_n_6 ),
        .Q(parity_fail_cnt_reg[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[0]_i_18 
       (.I0(rx_stopbit_fails),
        .I1(rx_parity_fails),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[0]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[0]),
        .O(\rd_data_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[10]_i_14 
       (.I0(stopbit_fail_cnt_reg[10]),
        .I1(parity_fail_cnt_reg[10]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[10]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[10]),
        .O(\rd_data[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[10]_i_8 
       (.I0(\rd_data[10]_i_14_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[6]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[6]),
        .O(\sector_rd_data[3]__0 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[11]_i_14 
       (.I0(stopbit_fail_cnt_reg[11]),
        .I1(parity_fail_cnt_reg[11]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[11]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[11]),
        .O(\rd_data[11]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[11]_i_8 
       (.I0(\rd_data[11]_i_14_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[7]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[7]),
        .O(\sector_rd_data[3]__0 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[12]_i_14 
       (.I0(stopbit_fail_cnt_reg[12]),
        .I1(parity_fail_cnt_reg[12]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[12]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[12]),
        .O(\rd_data[12]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[12]_i_8 
       (.I0(\rd_data[12]_i_14_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[8]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[8]),
        .O(\sector_rd_data[3]__0 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[13]_i_14 
       (.I0(stopbit_fail_cnt_reg[13]),
        .I1(parity_fail_cnt_reg[13]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[13]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[13]),
        .O(\rd_data[13]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[13]_i_8 
       (.I0(\rd_data[13]_i_14_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[9]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[9]),
        .O(\sector_rd_data[3]__0 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[14]_i_14 
       (.I0(stopbit_fail_cnt_reg[14]),
        .I1(parity_fail_cnt_reg[14]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[14]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[14]),
        .O(\rd_data[14]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[14]_i_8 
       (.I0(\rd_data[14]_i_14_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[10]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[10]),
        .O(\sector_rd_data[3]__0 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[15]_i_14 
       (.I0(stopbit_fail_cnt_reg[15]),
        .I1(parity_fail_cnt_reg[15]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[15]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[15]),
        .O(\rd_data[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[15]_i_8 
       (.I0(\rd_data[15]_i_14_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[11]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[11]),
        .O(\sector_rd_data[3]__0 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[16]_i_14 
       (.I0(stopbit_fail_cnt_reg[16]),
        .I1(parity_fail_cnt_reg[16]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[16]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[16]),
        .O(\rd_data[16]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[16]_i_8 
       (.I0(\rd_data[16]_i_14_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[12]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[12]),
        .O(\sector_rd_data[3]__0 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[17]_i_14 
       (.I0(stopbit_fail_cnt_reg[17]),
        .I1(parity_fail_cnt_reg[17]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[17]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[17]),
        .O(\rd_data[17]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[17]_i_8 
       (.I0(\rd_data[17]_i_14_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[13]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[13]),
        .O(\sector_rd_data[3]__0 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[18]_i_14 
       (.I0(stopbit_fail_cnt_reg[18]),
        .I1(parity_fail_cnt_reg[18]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[18]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[18]),
        .O(\rd_data[18]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[18]_i_8 
       (.I0(\rd_data[18]_i_14_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[14]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[14]),
        .O(\sector_rd_data[3]__0 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[19]_i_14 
       (.I0(stopbit_fail_cnt_reg[19]),
        .I1(parity_fail_cnt_reg[19]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[19]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[19]),
        .O(\rd_data[19]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[19]_i_8 
       (.I0(\rd_data[19]_i_14_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[15]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[15]),
        .O(\sector_rd_data[3]__0 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[1]_i_18 
       (.I0(stopbit_fail_cnt_reg[1]),
        .I1(parity_fail_cnt_reg[1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[1]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[1]),
        .O(\rd_data_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[20]_i_14 
       (.I0(stopbit_fail_cnt_reg[20]),
        .I1(parity_fail_cnt_reg[20]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[20]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[20]),
        .O(\rd_data[20]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[20]_i_8 
       (.I0(\rd_data[20]_i_14_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[16]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[16]),
        .O(\sector_rd_data[3]__0 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[21]_i_14 
       (.I0(stopbit_fail_cnt_reg[21]),
        .I1(parity_fail_cnt_reg[21]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[21]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[21]),
        .O(\rd_data[21]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[21]_i_8 
       (.I0(\rd_data[21]_i_14_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[17]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[17]),
        .O(\sector_rd_data[3]__0 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[22]_i_14 
       (.I0(stopbit_fail_cnt_reg[22]),
        .I1(parity_fail_cnt_reg[22]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[22]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[22]),
        .O(\rd_data[22]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[22]_i_8 
       (.I0(\rd_data[22]_i_14_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[18]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[18]),
        .O(\sector_rd_data[3]__0 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[23]_i_14 
       (.I0(stopbit_fail_cnt_reg[23]),
        .I1(parity_fail_cnt_reg[23]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[23]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[23]),
        .O(\rd_data[23]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[23]_i_8 
       (.I0(\rd_data[23]_i_14_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[19]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[19]),
        .O(\sector_rd_data[3]__0 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[24]_i_14 
       (.I0(stopbit_fail_cnt_reg[24]),
        .I1(parity_fail_cnt_reg[24]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[24]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[24]),
        .O(\rd_data[24]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[24]_i_8 
       (.I0(\rd_data[24]_i_14_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[20]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[20]),
        .O(\sector_rd_data[3]__0 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[25]_i_14 
       (.I0(stopbit_fail_cnt_reg[25]),
        .I1(parity_fail_cnt_reg[25]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[25]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[25]),
        .O(\rd_data[25]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[25]_i_8 
       (.I0(\rd_data[25]_i_14_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[21]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[21]),
        .O(\sector_rd_data[3]__0 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[26]_i_14 
       (.I0(stopbit_fail_cnt_reg[26]),
        .I1(parity_fail_cnt_reg[26]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[26]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[26]),
        .O(\rd_data[26]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[26]_i_8 
       (.I0(\rd_data[26]_i_14_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[22]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[22]),
        .O(\sector_rd_data[3]__0 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[27]_i_14 
       (.I0(stopbit_fail_cnt_reg[27]),
        .I1(parity_fail_cnt_reg[27]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[27]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[27]),
        .O(\rd_data[27]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[27]_i_8 
       (.I0(\rd_data[27]_i_14_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[23]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[23]),
        .O(\sector_rd_data[3]__0 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[28]_i_14 
       (.I0(stopbit_fail_cnt_reg[28]),
        .I1(parity_fail_cnt_reg[28]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[28]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[28]),
        .O(\rd_data[28]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[28]_i_8 
       (.I0(\rd_data[28]_i_14_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[24]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[24]),
        .O(\sector_rd_data[3]__0 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[29]_i_14 
       (.I0(stopbit_fail_cnt_reg[29]),
        .I1(parity_fail_cnt_reg[29]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[29]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[29]),
        .O(\rd_data[29]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[29]_i_8 
       (.I0(\rd_data[29]_i_14_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[25]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[25]),
        .O(\sector_rd_data[3]__0 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[2]_i_18 
       (.I0(stopbit_fail_cnt_reg[2]),
        .I1(parity_fail_cnt_reg[2]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[2]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[2]),
        .O(\rd_data_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[30]_i_14 
       (.I0(stopbit_fail_cnt_reg[30]),
        .I1(parity_fail_cnt_reg[30]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[30]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[30]),
        .O(\rd_data[30]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[30]_i_8 
       (.I0(\rd_data[30]_i_14_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[26]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[26]),
        .O(\sector_rd_data[3]__0 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[31]_i_14 
       (.I0(stopbit_fail_cnt_reg[31]),
        .I1(parity_fail_cnt_reg[31]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[31]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[31]),
        .O(\rd_data[31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[31]_i_8 
       (.I0(\rd_data[31]_i_14_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[27]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[27]),
        .O(\sector_rd_data[3]__0 [27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[3]_i_18 
       (.I0(stopbit_fail_cnt_reg[3]),
        .I1(parity_fail_cnt_reg[3]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[3]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[3]),
        .O(\rd_data_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[4]_i_14 
       (.I0(stopbit_fail_cnt_reg[4]),
        .I1(parity_fail_cnt_reg[4]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[4]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[4]),
        .O(\rd_data[4]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[4]_i_8 
       (.I0(\rd_data[4]_i_14_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[0]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[0]),
        .O(\sector_rd_data[3]__0 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[5]_i_14 
       (.I0(stopbit_fail_cnt_reg[5]),
        .I1(parity_fail_cnt_reg[5]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[5]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[5]),
        .O(\rd_data[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[5]_i_8 
       (.I0(\rd_data[5]_i_14_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[1]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[1]),
        .O(\sector_rd_data[3]__0 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[6]_i_14 
       (.I0(stopbit_fail_cnt_reg[6]),
        .I1(parity_fail_cnt_reg[6]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[6]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[6]),
        .O(\rd_data[6]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[6]_i_8 
       (.I0(\rd_data[6]_i_14_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[2]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[2]),
        .O(\sector_rd_data[3]__0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[7]_i_14 
       (.I0(stopbit_fail_cnt_reg[7]),
        .I1(parity_fail_cnt_reg[7]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[7]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[7]),
        .O(\rd_data[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[7]_i_8 
       (.I0(\rd_data[7]_i_14_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[3]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[3]),
        .O(\sector_rd_data[3]__0 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[8]_i_14 
       (.I0(stopbit_fail_cnt_reg[8]),
        .I1(parity_fail_cnt_reg[8]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[8]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[8]),
        .O(\rd_data[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[8]_i_8 
       (.I0(\rd_data[8]_i_14_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[4]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[4]),
        .O(\sector_rd_data[3]__0 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[9]_i_14 
       (.I0(stopbit_fail_cnt_reg[9]),
        .I1(parity_fail_cnt_reg[9]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[9]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[9]),
        .O(\rd_data[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[9]_i_8 
       (.I0(\rd_data[9]_i_14_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[5]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[5]),
        .O(\sector_rd_data[3]__0 [5]));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[0]_i_2__2 
       (.I0(rx_cnt_reg[3]),
        .O(\rx_cnt[0]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[0]_i_3__2 
       (.I0(rx_cnt_reg[2]),
        .O(\rx_cnt[0]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[0]_i_4__2 
       (.I0(rx_cnt_reg[1]),
        .O(\rx_cnt[0]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rx_cnt[0]_i_5__2 
       (.I0(rx_cnt_reg[0]),
        .O(\rx_cnt[0]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[12]_i_2__2 
       (.I0(rx_cnt_reg[15]),
        .O(\rx_cnt[12]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[12]_i_3__2 
       (.I0(rx_cnt_reg[14]),
        .O(\rx_cnt[12]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[12]_i_4__2 
       (.I0(rx_cnt_reg[13]),
        .O(\rx_cnt[12]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[12]_i_5__2 
       (.I0(rx_cnt_reg[12]),
        .O(\rx_cnt[12]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[16]_i_2__2 
       (.I0(rx_cnt_reg[19]),
        .O(\rx_cnt[16]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[16]_i_3__2 
       (.I0(rx_cnt_reg[18]),
        .O(\rx_cnt[16]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[16]_i_4__2 
       (.I0(rx_cnt_reg[17]),
        .O(\rx_cnt[16]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[16]_i_5__2 
       (.I0(rx_cnt_reg[16]),
        .O(\rx_cnt[16]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[20]_i_2__2 
       (.I0(rx_cnt_reg[23]),
        .O(\rx_cnt[20]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[20]_i_3__2 
       (.I0(rx_cnt_reg[22]),
        .O(\rx_cnt[20]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[20]_i_4__2 
       (.I0(rx_cnt_reg[21]),
        .O(\rx_cnt[20]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[20]_i_5__2 
       (.I0(rx_cnt_reg[20]),
        .O(\rx_cnt[20]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[24]_i_2__2 
       (.I0(rx_cnt_reg[27]),
        .O(\rx_cnt[24]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[24]_i_3__2 
       (.I0(rx_cnt_reg[26]),
        .O(\rx_cnt[24]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[24]_i_4__2 
       (.I0(rx_cnt_reg[25]),
        .O(\rx_cnt[24]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[24]_i_5__2 
       (.I0(rx_cnt_reg[24]),
        .O(\rx_cnt[24]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[28]_i_2__2 
       (.I0(rx_cnt_reg[31]),
        .O(\rx_cnt[28]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[28]_i_3__2 
       (.I0(rx_cnt_reg[30]),
        .O(\rx_cnt[28]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[28]_i_4__2 
       (.I0(rx_cnt_reg[29]),
        .O(\rx_cnt[28]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[28]_i_5__2 
       (.I0(rx_cnt_reg[28]),
        .O(\rx_cnt[28]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[4]_i_2__2 
       (.I0(rx_cnt_reg[7]),
        .O(\rx_cnt[4]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[4]_i_3__2 
       (.I0(rx_cnt_reg[6]),
        .O(\rx_cnt[4]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[4]_i_4__2 
       (.I0(rx_cnt_reg[5]),
        .O(\rx_cnt[4]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[4]_i_5__2 
       (.I0(rx_cnt_reg[4]),
        .O(\rx_cnt[4]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[8]_i_2__2 
       (.I0(rx_cnt_reg[11]),
        .O(\rx_cnt[8]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[8]_i_3__2 
       (.I0(rx_cnt_reg[10]),
        .O(\rx_cnt[8]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[8]_i_4__2 
       (.I0(rx_cnt_reg[9]),
        .O(\rx_cnt[8]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[8]_i_5__2 
       (.I0(rx_cnt_reg[8]),
        .O(\rx_cnt[8]_i_5__2_n_0 ));
  FDCE \rx_cnt_reg[0] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[0]_i_1__2_n_7 ),
        .Q(rx_cnt_reg[0]));
  CARRY4 \rx_cnt_reg[0]_i_1__2 
       (.CI(1'b0),
        .CO({\rx_cnt_reg[0]_i_1__2_n_0 ,\rx_cnt_reg[0]_i_1__2_n_1 ,\rx_cnt_reg[0]_i_1__2_n_2 ,\rx_cnt_reg[0]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\rx_cnt_reg[0]_i_1__2_n_4 ,\rx_cnt_reg[0]_i_1__2_n_5 ,\rx_cnt_reg[0]_i_1__2_n_6 ,\rx_cnt_reg[0]_i_1__2_n_7 }),
        .S({\rx_cnt[0]_i_2__2_n_0 ,\rx_cnt[0]_i_3__2_n_0 ,\rx_cnt[0]_i_4__2_n_0 ,\rx_cnt[0]_i_5__2_n_0 }));
  FDCE \rx_cnt_reg[10] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[8]_i_1__2_n_5 ),
        .Q(rx_cnt_reg[10]));
  FDCE \rx_cnt_reg[11] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[8]_i_1__2_n_4 ),
        .Q(rx_cnt_reg[11]));
  FDCE \rx_cnt_reg[12] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[12]_i_1__2_n_7 ),
        .Q(rx_cnt_reg[12]));
  CARRY4 \rx_cnt_reg[12]_i_1__2 
       (.CI(\rx_cnt_reg[8]_i_1__2_n_0 ),
        .CO({\rx_cnt_reg[12]_i_1__2_n_0 ,\rx_cnt_reg[12]_i_1__2_n_1 ,\rx_cnt_reg[12]_i_1__2_n_2 ,\rx_cnt_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[12]_i_1__2_n_4 ,\rx_cnt_reg[12]_i_1__2_n_5 ,\rx_cnt_reg[12]_i_1__2_n_6 ,\rx_cnt_reg[12]_i_1__2_n_7 }),
        .S({\rx_cnt[12]_i_2__2_n_0 ,\rx_cnt[12]_i_3__2_n_0 ,\rx_cnt[12]_i_4__2_n_0 ,\rx_cnt[12]_i_5__2_n_0 }));
  FDCE \rx_cnt_reg[13] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[12]_i_1__2_n_6 ),
        .Q(rx_cnt_reg[13]));
  FDCE \rx_cnt_reg[14] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[12]_i_1__2_n_5 ),
        .Q(rx_cnt_reg[14]));
  FDCE \rx_cnt_reg[15] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[12]_i_1__2_n_4 ),
        .Q(rx_cnt_reg[15]));
  FDCE \rx_cnt_reg[16] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[16]_i_1__2_n_7 ),
        .Q(rx_cnt_reg[16]));
  CARRY4 \rx_cnt_reg[16]_i_1__2 
       (.CI(\rx_cnt_reg[12]_i_1__2_n_0 ),
        .CO({\rx_cnt_reg[16]_i_1__2_n_0 ,\rx_cnt_reg[16]_i_1__2_n_1 ,\rx_cnt_reg[16]_i_1__2_n_2 ,\rx_cnt_reg[16]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[16]_i_1__2_n_4 ,\rx_cnt_reg[16]_i_1__2_n_5 ,\rx_cnt_reg[16]_i_1__2_n_6 ,\rx_cnt_reg[16]_i_1__2_n_7 }),
        .S({\rx_cnt[16]_i_2__2_n_0 ,\rx_cnt[16]_i_3__2_n_0 ,\rx_cnt[16]_i_4__2_n_0 ,\rx_cnt[16]_i_5__2_n_0 }));
  FDCE \rx_cnt_reg[17] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[16]_i_1__2_n_6 ),
        .Q(rx_cnt_reg[17]));
  FDCE \rx_cnt_reg[18] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[16]_i_1__2_n_5 ),
        .Q(rx_cnt_reg[18]));
  FDCE \rx_cnt_reg[19] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[16]_i_1__2_n_4 ),
        .Q(rx_cnt_reg[19]));
  FDCE \rx_cnt_reg[1] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[0]_i_1__2_n_6 ),
        .Q(rx_cnt_reg[1]));
  FDCE \rx_cnt_reg[20] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[20]_i_1__2_n_7 ),
        .Q(rx_cnt_reg[20]));
  CARRY4 \rx_cnt_reg[20]_i_1__2 
       (.CI(\rx_cnt_reg[16]_i_1__2_n_0 ),
        .CO({\rx_cnt_reg[20]_i_1__2_n_0 ,\rx_cnt_reg[20]_i_1__2_n_1 ,\rx_cnt_reg[20]_i_1__2_n_2 ,\rx_cnt_reg[20]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[20]_i_1__2_n_4 ,\rx_cnt_reg[20]_i_1__2_n_5 ,\rx_cnt_reg[20]_i_1__2_n_6 ,\rx_cnt_reg[20]_i_1__2_n_7 }),
        .S({\rx_cnt[20]_i_2__2_n_0 ,\rx_cnt[20]_i_3__2_n_0 ,\rx_cnt[20]_i_4__2_n_0 ,\rx_cnt[20]_i_5__2_n_0 }));
  FDCE \rx_cnt_reg[21] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[20]_i_1__2_n_6 ),
        .Q(rx_cnt_reg[21]));
  FDCE \rx_cnt_reg[22] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[20]_i_1__2_n_5 ),
        .Q(rx_cnt_reg[22]));
  FDCE \rx_cnt_reg[23] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[20]_i_1__2_n_4 ),
        .Q(rx_cnt_reg[23]));
  FDCE \rx_cnt_reg[24] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[24]_i_1__2_n_7 ),
        .Q(rx_cnt_reg[24]));
  CARRY4 \rx_cnt_reg[24]_i_1__2 
       (.CI(\rx_cnt_reg[20]_i_1__2_n_0 ),
        .CO({\rx_cnt_reg[24]_i_1__2_n_0 ,\rx_cnt_reg[24]_i_1__2_n_1 ,\rx_cnt_reg[24]_i_1__2_n_2 ,\rx_cnt_reg[24]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[24]_i_1__2_n_4 ,\rx_cnt_reg[24]_i_1__2_n_5 ,\rx_cnt_reg[24]_i_1__2_n_6 ,\rx_cnt_reg[24]_i_1__2_n_7 }),
        .S({\rx_cnt[24]_i_2__2_n_0 ,\rx_cnt[24]_i_3__2_n_0 ,\rx_cnt[24]_i_4__2_n_0 ,\rx_cnt[24]_i_5__2_n_0 }));
  FDCE \rx_cnt_reg[25] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[24]_i_1__2_n_6 ),
        .Q(rx_cnt_reg[25]));
  FDCE \rx_cnt_reg[26] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[24]_i_1__2_n_5 ),
        .Q(rx_cnt_reg[26]));
  FDCE \rx_cnt_reg[27] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[24]_i_1__2_n_4 ),
        .Q(rx_cnt_reg[27]));
  FDCE \rx_cnt_reg[28] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[28]_i_1__2_n_7 ),
        .Q(rx_cnt_reg[28]));
  CARRY4 \rx_cnt_reg[28]_i_1__2 
       (.CI(\rx_cnt_reg[24]_i_1__2_n_0 ),
        .CO({\NLW_rx_cnt_reg[28]_i_1__2_CO_UNCONNECTED [3],\rx_cnt_reg[28]_i_1__2_n_1 ,\rx_cnt_reg[28]_i_1__2_n_2 ,\rx_cnt_reg[28]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[28]_i_1__2_n_4 ,\rx_cnt_reg[28]_i_1__2_n_5 ,\rx_cnt_reg[28]_i_1__2_n_6 ,\rx_cnt_reg[28]_i_1__2_n_7 }),
        .S({\rx_cnt[28]_i_2__2_n_0 ,\rx_cnt[28]_i_3__2_n_0 ,\rx_cnt[28]_i_4__2_n_0 ,\rx_cnt[28]_i_5__2_n_0 }));
  FDCE \rx_cnt_reg[29] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[28]_i_1__2_n_6 ),
        .Q(rx_cnt_reg[29]));
  FDCE \rx_cnt_reg[2] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[0]_i_1__2_n_5 ),
        .Q(rx_cnt_reg[2]));
  FDCE \rx_cnt_reg[30] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[28]_i_1__2_n_5 ),
        .Q(rx_cnt_reg[30]));
  FDCE \rx_cnt_reg[31] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[28]_i_1__2_n_4 ),
        .Q(rx_cnt_reg[31]));
  FDCE \rx_cnt_reg[3] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[0]_i_1__2_n_4 ),
        .Q(rx_cnt_reg[3]));
  FDCE \rx_cnt_reg[4] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[4]_i_1__2_n_7 ),
        .Q(rx_cnt_reg[4]));
  CARRY4 \rx_cnt_reg[4]_i_1__2 
       (.CI(\rx_cnt_reg[0]_i_1__2_n_0 ),
        .CO({\rx_cnt_reg[4]_i_1__2_n_0 ,\rx_cnt_reg[4]_i_1__2_n_1 ,\rx_cnt_reg[4]_i_1__2_n_2 ,\rx_cnt_reg[4]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[4]_i_1__2_n_4 ,\rx_cnt_reg[4]_i_1__2_n_5 ,\rx_cnt_reg[4]_i_1__2_n_6 ,\rx_cnt_reg[4]_i_1__2_n_7 }),
        .S({\rx_cnt[4]_i_2__2_n_0 ,\rx_cnt[4]_i_3__2_n_0 ,\rx_cnt[4]_i_4__2_n_0 ,\rx_cnt[4]_i_5__2_n_0 }));
  FDCE \rx_cnt_reg[5] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[4]_i_1__2_n_6 ),
        .Q(rx_cnt_reg[5]));
  FDCE \rx_cnt_reg[6] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[4]_i_1__2_n_5 ),
        .Q(rx_cnt_reg[6]));
  FDCE \rx_cnt_reg[7] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[4]_i_1__2_n_4 ),
        .Q(rx_cnt_reg[7]));
  FDCE \rx_cnt_reg[8] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[8]_i_1__2_n_7 ),
        .Q(rx_cnt_reg[8]));
  CARRY4 \rx_cnt_reg[8]_i_1__2 
       (.CI(\rx_cnt_reg[4]_i_1__2_n_0 ),
        .CO({\rx_cnt_reg[8]_i_1__2_n_0 ,\rx_cnt_reg[8]_i_1__2_n_1 ,\rx_cnt_reg[8]_i_1__2_n_2 ,\rx_cnt_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[8]_i_1__2_n_4 ,\rx_cnt_reg[8]_i_1__2_n_5 ,\rx_cnt_reg[8]_i_1__2_n_6 ,\rx_cnt_reg[8]_i_1__2_n_7 }),
        .S({\rx_cnt[8]_i_2__2_n_0 ,\rx_cnt[8]_i_3__2_n_0 ,\rx_cnt[8]_i_4__2_n_0 ,\rx_cnt[8]_i_5__2_n_0 }));
  FDCE \rx_cnt_reg[9] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[8]_i_1__2_n_6 ),
        .Q(rx_cnt_reg[9]));
  LUT5 #(
    .INIT(32'h44444440)) 
    rx_err_i_1__1
       (.I0(\ctrl_reg_reg[0] ),
        .I1(s00_axi_aresetn),
        .I2(rx_parity_fails),
        .I3(rx_err),
        .I4(rx_stopbit_fails),
        .O(rx_err_reg));
  FDRE sclock_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(rclk_nxt),
        .Q(sclock_reg),
        .R(1'b0));
  FDCE \shift_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__2_n_0),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(z1_sin_reg),
        .Q(\shift_reg_reg_n_0_[0] ));
  FDCE \shift_reg_reg[10] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__2_n_0),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[8]),
        .Q(p_0_in_0[9]));
  FDCE \shift_reg_reg[11] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__2_n_0),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[9]),
        .Q(p_0_in_0[10]));
  FDCE \shift_reg_reg[12] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__2_n_0),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[10]),
        .Q(p_0_in_0[11]));
  FDCE \shift_reg_reg[13] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__2_n_0),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[11]),
        .Q(p_0_in_0[12]));
  FDCE \shift_reg_reg[14] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__2_n_0),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[12]),
        .Q(p_0_in_0[13]));
  FDCE \shift_reg_reg[15] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__2_n_0),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[13]),
        .Q(p_0_in_0[14]));
  FDCE \shift_reg_reg[16] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__2_n_0),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[14]),
        .Q(p_0_in_0[15]));
  FDCE \shift_reg_reg[17] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__2_n_0),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[15]),
        .Q(p_0_in_0[16]));
  FDCE \shift_reg_reg[18] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__2_n_0),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[16]),
        .Q(p_0_in_0[17]));
  FDCE \shift_reg_reg[19] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__2_n_0),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[17]),
        .Q(p_0_in_0[18]));
  FDCE \shift_reg_reg[1] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__2_n_0),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(\shift_reg_reg_n_0_[0] ),
        .Q(p_0_in_0[0]));
  FDCE \shift_reg_reg[20] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__2_n_0),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[18]),
        .Q(p_0_in_0[19]));
  FDCE \shift_reg_reg[21] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__2_n_0),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[19]),
        .Q(p_0_in_0[20]));
  FDCE \shift_reg_reg[22] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__2_n_0),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[20]),
        .Q(p_0_in_0[21]));
  FDCE \shift_reg_reg[23] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__2_n_0),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[21]),
        .Q(p_0_in_0[22]));
  FDCE \shift_reg_reg[24] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__2_n_0),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[22]),
        .Q(p_0_in_0[23]));
  FDCE \shift_reg_reg[25] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__2_n_0),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[23]),
        .Q(p_0_in_0[24]));
  FDCE \shift_reg_reg[26] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__2_n_0),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[24]),
        .Q(p_0_in_0[25]));
  FDCE \shift_reg_reg[27] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__2_n_0),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[25]),
        .Q(p_0_in_0[26]));
  FDCE \shift_reg_reg[28] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__2_n_0),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[26]),
        .Q(p_0_in_0[27]));
  FDCE \shift_reg_reg[29] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__2_n_0),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[27]),
        .Q(p_0_in_0[28]));
  FDCE \shift_reg_reg[2] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__2_n_0),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[0]),
        .Q(p_0_in_0[1]));
  FDCE \shift_reg_reg[30] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__2_n_0),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[28]),
        .Q(p_0_in_0[29]));
  FDCE \shift_reg_reg[31] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__2_n_0),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[29]),
        .Q(p_0_in_0[30]));
  FDCE \shift_reg_reg[32] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__2_n_0),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[30]),
        .Q(p_0_in_0[31]));
  FDCE \shift_reg_reg[33] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__2_n_0),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[31]),
        .Q(p_0_in_0[32]));
  FDCE \shift_reg_reg[34] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__2_n_0),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[32]),
        .Q(p_0_in_0[33]));
  FDCE \shift_reg_reg[3] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__2_n_0),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[1]),
        .Q(p_0_in_0[2]));
  FDCE \shift_reg_reg[4] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__2_n_0),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[2]),
        .Q(p_0_in_0[3]));
  FDCE \shift_reg_reg[5] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__2_n_0),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[3]),
        .Q(p_0_in_0[4]));
  FDCE \shift_reg_reg[6] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__2_n_0),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[4]),
        .Q(p_0_in_0[5]));
  FDCE \shift_reg_reg[7] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__2_n_0),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[5]),
        .Q(p_0_in_0[6]));
  FDCE \shift_reg_reg[8] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__2_n_0),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[6]),
        .Q(p_0_in_0[7]));
  FDCE \shift_reg_reg[9] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__2_n_0),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(p_0_in_0[7]),
        .Q(p_0_in_0[8]));
  FDRE sin_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(resp_nxt),
        .Q(sin_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \state[0]_i_1__1 
       (.I0(\ctrl_reg_reg[0] ),
        .I1(s00_axi_aresetn),
        .I2(\state[0]_i_2__2_n_0 ),
        .O(\state[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFCFBFFFF0F3F0000)) 
    \state[0]_i_2__2 
       (.I0(\state[2]_i_3__2_n_0 ),
        .I1(state[1]),
        .I2(state[2]),
        .I3(sin_reg),
        .I4(z1_sin_reg_i_1__2_n_0),
        .I5(state[0]),
        .O(\state[0]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \state[1]_i_1__1 
       (.I0(\ctrl_reg_reg[0] ),
        .I1(s00_axi_aresetn),
        .I2(\state[1]_i_2__2_n_0 ),
        .O(\state[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFFFFF3C000000)) 
    \state[1]_i_2__2 
       (.I0(\state[2]_i_3__2_n_0 ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(sin_reg),
        .I4(z1_sin_reg_i_1__2_n_0),
        .I5(state[1]),
        .O(\state[1]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[2]_i_10__2 
       (.I0(\bitcount_reg_n_0_[2] ),
        .I1(\bitcount_reg_n_0_[3] ),
        .I2(\bitcount_reg_n_0_[0] ),
        .I3(\bitcount_reg_n_0_[1] ),
        .O(\state[2]_i_10__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[2]_i_11__2 
       (.I0(\bitcount_reg_n_0_[10] ),
        .I1(\bitcount_reg_n_0_[11] ),
        .I2(\bitcount_reg_n_0_[8] ),
        .I3(\bitcount_reg_n_0_[9] ),
        .O(\state[2]_i_11__2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \state[2]_i_1__1 
       (.I0(\ctrl_reg_reg[0] ),
        .I1(s00_axi_aresetn),
        .I2(\state[2]_i_2__2_n_0 ),
        .O(\state[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFFF10000000)) 
    \state[2]_i_2__2 
       (.I0(\state[2]_i_3__2_n_0 ),
        .I1(sin_reg),
        .I2(state[1]),
        .I3(state[0]),
        .I4(z1_sin_reg_i_1__2_n_0),
        .I5(state[2]),
        .O(\state[2]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[2]_i_3__2 
       (.I0(\state[2]_i_4__2_n_0 ),
        .I1(\state[2]_i_5__2_n_0 ),
        .I2(\state[2]_i_6__2_n_0 ),
        .I3(\state[2]_i_7__2_n_0 ),
        .O(\state[2]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[2]_i_4__2 
       (.I0(\bitcount_reg_n_0_[21] ),
        .I1(\bitcount_reg_n_0_[20] ),
        .I2(\bitcount_reg_n_0_[23] ),
        .I3(\bitcount_reg_n_0_[22] ),
        .I4(\state[2]_i_8__2_n_0 ),
        .O(\state[2]_i_4__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[2]_i_5__2 
       (.I0(\bitcount_reg_n_0_[29] ),
        .I1(\bitcount_reg_n_0_[28] ),
        .I2(\bitcount_reg_n_0_[30] ),
        .I3(\bitcount_reg_n_0_[31] ),
        .I4(\state[2]_i_9__2_n_0 ),
        .O(\state[2]_i_5__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[2]_i_6__2 
       (.I0(\bitcount_reg_n_0_[5] ),
        .I1(\bitcount_reg_n_0_[4] ),
        .I2(\bitcount_reg_n_0_[7] ),
        .I3(\bitcount_reg_n_0_[6] ),
        .I4(\state[2]_i_10__2_n_0 ),
        .O(\state[2]_i_6__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[2]_i_7__2 
       (.I0(\bitcount_reg_n_0_[13] ),
        .I1(\bitcount_reg_n_0_[12] ),
        .I2(\bitcount_reg_n_0_[15] ),
        .I3(\bitcount_reg_n_0_[14] ),
        .I4(\state[2]_i_11__2_n_0 ),
        .O(\state[2]_i_7__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[2]_i_8__2 
       (.I0(\bitcount_reg_n_0_[18] ),
        .I1(\bitcount_reg_n_0_[19] ),
        .I2(\bitcount_reg_n_0_[16] ),
        .I3(\bitcount_reg_n_0_[17] ),
        .O(\state[2]_i_8__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[2]_i_9__2 
       (.I0(\bitcount_reg_n_0_[26] ),
        .I1(\bitcount_reg_n_0_[27] ),
        .I2(\bitcount_reg_n_0_[24] ),
        .I3(\bitcount_reg_n_0_[25] ),
        .O(\state[2]_i_9__2_n_0 ));
  FDRE \state_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(state[0]),
        .R(1'b0));
  FDRE \state_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state[1]),
        .R(1'b0));
  FDRE \state_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\state[2]_i_1__1_n_0 ),
        .Q(state[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \stopbit_fail_cnt[0]_i_10__2 
       (.I0(rx_stopbit_fails),
        .O(\stopbit_fail_cnt[0]_i_10__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stopbit_fail_cnt[0]_i_11__2 
       (.I0(\bitcount_reg_n_0_[27] ),
        .I1(\bitcount_reg_n_0_[28] ),
        .I2(\bitcount_reg_n_0_[25] ),
        .I3(\bitcount_reg_n_0_[26] ),
        .O(\stopbit_fail_cnt[0]_i_11__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \stopbit_fail_cnt[0]_i_12__2 
       (.I0(\bitcount_reg_n_0_[22] ),
        .I1(\bitcount_reg_n_0_[21] ),
        .I2(\bitcount_reg_n_0_[24] ),
        .I3(\bitcount_reg_n_0_[23] ),
        .I4(\stopbit_fail_cnt[0]_i_15__2_n_0 ),
        .O(\stopbit_fail_cnt[0]_i_12__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stopbit_fail_cnt[0]_i_13__2 
       (.I0(\bitcount_reg_n_0_[11] ),
        .I1(\bitcount_reg_n_0_[12] ),
        .I2(\bitcount_reg_n_0_[9] ),
        .I3(\bitcount_reg_n_0_[10] ),
        .O(\stopbit_fail_cnt[0]_i_13__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \stopbit_fail_cnt[0]_i_14__2 
       (.I0(\bitcount_reg_n_0_[6] ),
        .I1(\bitcount_reg_n_0_[5] ),
        .I2(\bitcount_reg_n_0_[8] ),
        .I3(\bitcount_reg_n_0_[7] ),
        .I4(\stopbit_fail_cnt[0]_i_16__2_n_0 ),
        .O(\stopbit_fail_cnt[0]_i_14__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stopbit_fail_cnt[0]_i_15__2 
       (.I0(\bitcount_reg_n_0_[19] ),
        .I1(\bitcount_reg_n_0_[20] ),
        .I2(\bitcount_reg_n_0_[17] ),
        .I3(\bitcount_reg_n_0_[18] ),
        .O(\stopbit_fail_cnt[0]_i_15__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stopbit_fail_cnt[0]_i_16__2 
       (.I0(\bitcount_reg_n_0_[3] ),
        .I1(\bitcount_reg_n_0_[4] ),
        .I2(\bitcount_reg_n_0_[1] ),
        .I3(\bitcount_reg_n_0_[2] ),
        .O(\stopbit_fail_cnt[0]_i_16__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \stopbit_fail_cnt[0]_i_1__2 
       (.I0(z1_sin_reg_i_1__2_n_0),
        .I1(\stopbit_fail_cnt[0]_i_3__2_n_0 ),
        .I2(state[2]),
        .I3(\stopbit_fail_cnt[0]_i_4__2_n_0 ),
        .I4(\stopbit_fail_cnt[0]_i_5__2_n_0 ),
        .I5(\stopbit_fail_cnt[0]_i_6__2_n_0 ),
        .O(\stopbit_fail_cnt[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \stopbit_fail_cnt[0]_i_3__2 
       (.I0(state[1]),
        .I1(state[0]),
        .O(\stopbit_fail_cnt[0]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \stopbit_fail_cnt[0]_i_4__2 
       (.I0(\stopbit_fail_cnt[0]_i_11__2_n_0 ),
        .I1(\bitcount_reg_n_0_[0] ),
        .I2(\bitcount_reg_n_0_[31] ),
        .I3(\bitcount_reg_n_0_[29] ),
        .I4(\bitcount_reg_n_0_[30] ),
        .I5(\stopbit_fail_cnt[0]_i_12__2_n_0 ),
        .O(\stopbit_fail_cnt[0]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \stopbit_fail_cnt[0]_i_5__2 
       (.I0(\stopbit_fail_cnt[0]_i_13__2_n_0 ),
        .I1(\bitcount_reg_n_0_[15] ),
        .I2(\bitcount_reg_n_0_[16] ),
        .I3(\bitcount_reg_n_0_[13] ),
        .I4(\bitcount_reg_n_0_[14] ),
        .I5(\stopbit_fail_cnt[0]_i_14__2_n_0 ),
        .O(\stopbit_fail_cnt[0]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFFCFCF)) 
    \stopbit_fail_cnt[0]_i_6__2 
       (.I0(\state[2]_i_3__2_n_0 ),
        .I1(state[1]),
        .I2(state[2]),
        .I3(sin_reg),
        .I4(z1_sin_reg_i_1__2_n_0),
        .I5(state[0]),
        .O(\stopbit_fail_cnt[0]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[0]_i_7__2 
       (.I0(stopbit_fail_cnt_reg[3]),
        .O(\stopbit_fail_cnt[0]_i_7__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[0]_i_8__2 
       (.I0(stopbit_fail_cnt_reg[2]),
        .O(\stopbit_fail_cnt[0]_i_8__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[0]_i_9__2 
       (.I0(stopbit_fail_cnt_reg[1]),
        .O(\stopbit_fail_cnt[0]_i_9__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[12]_i_2__2 
       (.I0(stopbit_fail_cnt_reg[15]),
        .O(\stopbit_fail_cnt[12]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[12]_i_3__2 
       (.I0(stopbit_fail_cnt_reg[14]),
        .O(\stopbit_fail_cnt[12]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[12]_i_4__2 
       (.I0(stopbit_fail_cnt_reg[13]),
        .O(\stopbit_fail_cnt[12]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[12]_i_5__2 
       (.I0(stopbit_fail_cnt_reg[12]),
        .O(\stopbit_fail_cnt[12]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[16]_i_2__2 
       (.I0(stopbit_fail_cnt_reg[19]),
        .O(\stopbit_fail_cnt[16]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[16]_i_3__2 
       (.I0(stopbit_fail_cnt_reg[18]),
        .O(\stopbit_fail_cnt[16]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[16]_i_4__2 
       (.I0(stopbit_fail_cnt_reg[17]),
        .O(\stopbit_fail_cnt[16]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[16]_i_5__2 
       (.I0(stopbit_fail_cnt_reg[16]),
        .O(\stopbit_fail_cnt[16]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[20]_i_2__2 
       (.I0(stopbit_fail_cnt_reg[23]),
        .O(\stopbit_fail_cnt[20]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[20]_i_3__2 
       (.I0(stopbit_fail_cnt_reg[22]),
        .O(\stopbit_fail_cnt[20]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[20]_i_4__2 
       (.I0(stopbit_fail_cnt_reg[21]),
        .O(\stopbit_fail_cnt[20]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[20]_i_5__2 
       (.I0(stopbit_fail_cnt_reg[20]),
        .O(\stopbit_fail_cnt[20]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[24]_i_2__2 
       (.I0(stopbit_fail_cnt_reg[27]),
        .O(\stopbit_fail_cnt[24]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[24]_i_3__2 
       (.I0(stopbit_fail_cnt_reg[26]),
        .O(\stopbit_fail_cnt[24]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[24]_i_4__2 
       (.I0(stopbit_fail_cnt_reg[25]),
        .O(\stopbit_fail_cnt[24]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[24]_i_5__2 
       (.I0(stopbit_fail_cnt_reg[24]),
        .O(\stopbit_fail_cnt[24]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[28]_i_2__2 
       (.I0(stopbit_fail_cnt_reg[31]),
        .O(\stopbit_fail_cnt[28]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[28]_i_3__2 
       (.I0(stopbit_fail_cnt_reg[30]),
        .O(\stopbit_fail_cnt[28]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[28]_i_4__2 
       (.I0(stopbit_fail_cnt_reg[29]),
        .O(\stopbit_fail_cnt[28]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[28]_i_5__2 
       (.I0(stopbit_fail_cnt_reg[28]),
        .O(\stopbit_fail_cnt[28]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[4]_i_2__2 
       (.I0(stopbit_fail_cnt_reg[7]),
        .O(\stopbit_fail_cnt[4]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[4]_i_3__2 
       (.I0(stopbit_fail_cnt_reg[6]),
        .O(\stopbit_fail_cnt[4]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[4]_i_4__2 
       (.I0(stopbit_fail_cnt_reg[5]),
        .O(\stopbit_fail_cnt[4]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[4]_i_5__2 
       (.I0(stopbit_fail_cnt_reg[4]),
        .O(\stopbit_fail_cnt[4]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[8]_i_2__2 
       (.I0(stopbit_fail_cnt_reg[11]),
        .O(\stopbit_fail_cnt[8]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[8]_i_3__2 
       (.I0(stopbit_fail_cnt_reg[10]),
        .O(\stopbit_fail_cnt[8]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[8]_i_4__2 
       (.I0(stopbit_fail_cnt_reg[9]),
        .O(\stopbit_fail_cnt[8]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[8]_i_5__2 
       (.I0(stopbit_fail_cnt_reg[8]),
        .O(\stopbit_fail_cnt[8]_i_5__2_n_0 ));
  FDCE \stopbit_fail_cnt_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[0]_i_2__2_n_7 ),
        .Q(rx_stopbit_fails));
  CARRY4 \stopbit_fail_cnt_reg[0]_i_2__2 
       (.CI(1'b0),
        .CO({\stopbit_fail_cnt_reg[0]_i_2__2_n_0 ,\stopbit_fail_cnt_reg[0]_i_2__2_n_1 ,\stopbit_fail_cnt_reg[0]_i_2__2_n_2 ,\stopbit_fail_cnt_reg[0]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\stopbit_fail_cnt_reg[0]_i_2__2_n_4 ,\stopbit_fail_cnt_reg[0]_i_2__2_n_5 ,\stopbit_fail_cnt_reg[0]_i_2__2_n_6 ,\stopbit_fail_cnt_reg[0]_i_2__2_n_7 }),
        .S({\stopbit_fail_cnt[0]_i_7__2_n_0 ,\stopbit_fail_cnt[0]_i_8__2_n_0 ,\stopbit_fail_cnt[0]_i_9__2_n_0 ,\stopbit_fail_cnt[0]_i_10__2_n_0 }));
  FDCE \stopbit_fail_cnt_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[8]_i_1__2_n_5 ),
        .Q(stopbit_fail_cnt_reg[10]));
  FDCE \stopbit_fail_cnt_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[8]_i_1__2_n_4 ),
        .Q(stopbit_fail_cnt_reg[11]));
  FDCE \stopbit_fail_cnt_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[12]_i_1__2_n_7 ),
        .Q(stopbit_fail_cnt_reg[12]));
  CARRY4 \stopbit_fail_cnt_reg[12]_i_1__2 
       (.CI(\stopbit_fail_cnt_reg[8]_i_1__2_n_0 ),
        .CO({\stopbit_fail_cnt_reg[12]_i_1__2_n_0 ,\stopbit_fail_cnt_reg[12]_i_1__2_n_1 ,\stopbit_fail_cnt_reg[12]_i_1__2_n_2 ,\stopbit_fail_cnt_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[12]_i_1__2_n_4 ,\stopbit_fail_cnt_reg[12]_i_1__2_n_5 ,\stopbit_fail_cnt_reg[12]_i_1__2_n_6 ,\stopbit_fail_cnt_reg[12]_i_1__2_n_7 }),
        .S({\stopbit_fail_cnt[12]_i_2__2_n_0 ,\stopbit_fail_cnt[12]_i_3__2_n_0 ,\stopbit_fail_cnt[12]_i_4__2_n_0 ,\stopbit_fail_cnt[12]_i_5__2_n_0 }));
  FDCE \stopbit_fail_cnt_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[12]_i_1__2_n_6 ),
        .Q(stopbit_fail_cnt_reg[13]));
  FDCE \stopbit_fail_cnt_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[12]_i_1__2_n_5 ),
        .Q(stopbit_fail_cnt_reg[14]));
  FDCE \stopbit_fail_cnt_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[12]_i_1__2_n_4 ),
        .Q(stopbit_fail_cnt_reg[15]));
  FDCE \stopbit_fail_cnt_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[16]_i_1__2_n_7 ),
        .Q(stopbit_fail_cnt_reg[16]));
  CARRY4 \stopbit_fail_cnt_reg[16]_i_1__2 
       (.CI(\stopbit_fail_cnt_reg[12]_i_1__2_n_0 ),
        .CO({\stopbit_fail_cnt_reg[16]_i_1__2_n_0 ,\stopbit_fail_cnt_reg[16]_i_1__2_n_1 ,\stopbit_fail_cnt_reg[16]_i_1__2_n_2 ,\stopbit_fail_cnt_reg[16]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[16]_i_1__2_n_4 ,\stopbit_fail_cnt_reg[16]_i_1__2_n_5 ,\stopbit_fail_cnt_reg[16]_i_1__2_n_6 ,\stopbit_fail_cnt_reg[16]_i_1__2_n_7 }),
        .S({\stopbit_fail_cnt[16]_i_2__2_n_0 ,\stopbit_fail_cnt[16]_i_3__2_n_0 ,\stopbit_fail_cnt[16]_i_4__2_n_0 ,\stopbit_fail_cnt[16]_i_5__2_n_0 }));
  FDCE \stopbit_fail_cnt_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[16]_i_1__2_n_6 ),
        .Q(stopbit_fail_cnt_reg[17]));
  FDCE \stopbit_fail_cnt_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[16]_i_1__2_n_5 ),
        .Q(stopbit_fail_cnt_reg[18]));
  FDCE \stopbit_fail_cnt_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[16]_i_1__2_n_4 ),
        .Q(stopbit_fail_cnt_reg[19]));
  FDCE \stopbit_fail_cnt_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[0]_i_2__2_n_6 ),
        .Q(stopbit_fail_cnt_reg[1]));
  FDCE \stopbit_fail_cnt_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[20]_i_1__2_n_7 ),
        .Q(stopbit_fail_cnt_reg[20]));
  CARRY4 \stopbit_fail_cnt_reg[20]_i_1__2 
       (.CI(\stopbit_fail_cnt_reg[16]_i_1__2_n_0 ),
        .CO({\stopbit_fail_cnt_reg[20]_i_1__2_n_0 ,\stopbit_fail_cnt_reg[20]_i_1__2_n_1 ,\stopbit_fail_cnt_reg[20]_i_1__2_n_2 ,\stopbit_fail_cnt_reg[20]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[20]_i_1__2_n_4 ,\stopbit_fail_cnt_reg[20]_i_1__2_n_5 ,\stopbit_fail_cnt_reg[20]_i_1__2_n_6 ,\stopbit_fail_cnt_reg[20]_i_1__2_n_7 }),
        .S({\stopbit_fail_cnt[20]_i_2__2_n_0 ,\stopbit_fail_cnt[20]_i_3__2_n_0 ,\stopbit_fail_cnt[20]_i_4__2_n_0 ,\stopbit_fail_cnt[20]_i_5__2_n_0 }));
  FDCE \stopbit_fail_cnt_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[20]_i_1__2_n_6 ),
        .Q(stopbit_fail_cnt_reg[21]));
  FDCE \stopbit_fail_cnt_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[20]_i_1__2_n_5 ),
        .Q(stopbit_fail_cnt_reg[22]));
  FDCE \stopbit_fail_cnt_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[20]_i_1__2_n_4 ),
        .Q(stopbit_fail_cnt_reg[23]));
  FDCE \stopbit_fail_cnt_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[24]_i_1__2_n_7 ),
        .Q(stopbit_fail_cnt_reg[24]));
  CARRY4 \stopbit_fail_cnt_reg[24]_i_1__2 
       (.CI(\stopbit_fail_cnt_reg[20]_i_1__2_n_0 ),
        .CO({\stopbit_fail_cnt_reg[24]_i_1__2_n_0 ,\stopbit_fail_cnt_reg[24]_i_1__2_n_1 ,\stopbit_fail_cnt_reg[24]_i_1__2_n_2 ,\stopbit_fail_cnt_reg[24]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[24]_i_1__2_n_4 ,\stopbit_fail_cnt_reg[24]_i_1__2_n_5 ,\stopbit_fail_cnt_reg[24]_i_1__2_n_6 ,\stopbit_fail_cnt_reg[24]_i_1__2_n_7 }),
        .S({\stopbit_fail_cnt[24]_i_2__2_n_0 ,\stopbit_fail_cnt[24]_i_3__2_n_0 ,\stopbit_fail_cnt[24]_i_4__2_n_0 ,\stopbit_fail_cnt[24]_i_5__2_n_0 }));
  FDCE \stopbit_fail_cnt_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[24]_i_1__2_n_6 ),
        .Q(stopbit_fail_cnt_reg[25]));
  FDCE \stopbit_fail_cnt_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[24]_i_1__2_n_5 ),
        .Q(stopbit_fail_cnt_reg[26]));
  FDCE \stopbit_fail_cnt_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[24]_i_1__2_n_4 ),
        .Q(stopbit_fail_cnt_reg[27]));
  FDCE \stopbit_fail_cnt_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[28]_i_1__2_n_7 ),
        .Q(stopbit_fail_cnt_reg[28]));
  CARRY4 \stopbit_fail_cnt_reg[28]_i_1__2 
       (.CI(\stopbit_fail_cnt_reg[24]_i_1__2_n_0 ),
        .CO({\NLW_stopbit_fail_cnt_reg[28]_i_1__2_CO_UNCONNECTED [3],\stopbit_fail_cnt_reg[28]_i_1__2_n_1 ,\stopbit_fail_cnt_reg[28]_i_1__2_n_2 ,\stopbit_fail_cnt_reg[28]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[28]_i_1__2_n_4 ,\stopbit_fail_cnt_reg[28]_i_1__2_n_5 ,\stopbit_fail_cnt_reg[28]_i_1__2_n_6 ,\stopbit_fail_cnt_reg[28]_i_1__2_n_7 }),
        .S({\stopbit_fail_cnt[28]_i_2__2_n_0 ,\stopbit_fail_cnt[28]_i_3__2_n_0 ,\stopbit_fail_cnt[28]_i_4__2_n_0 ,\stopbit_fail_cnt[28]_i_5__2_n_0 }));
  FDCE \stopbit_fail_cnt_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[28]_i_1__2_n_6 ),
        .Q(stopbit_fail_cnt_reg[29]));
  FDCE \stopbit_fail_cnt_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[0]_i_2__2_n_5 ),
        .Q(stopbit_fail_cnt_reg[2]));
  FDCE \stopbit_fail_cnt_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[28]_i_1__2_n_5 ),
        .Q(stopbit_fail_cnt_reg[30]));
  FDCE \stopbit_fail_cnt_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[28]_i_1__2_n_4 ),
        .Q(stopbit_fail_cnt_reg[31]));
  FDCE \stopbit_fail_cnt_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[0]_i_2__2_n_4 ),
        .Q(stopbit_fail_cnt_reg[3]));
  FDCE \stopbit_fail_cnt_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[4]_i_1__2_n_7 ),
        .Q(stopbit_fail_cnt_reg[4]));
  CARRY4 \stopbit_fail_cnt_reg[4]_i_1__2 
       (.CI(\stopbit_fail_cnt_reg[0]_i_2__2_n_0 ),
        .CO({\stopbit_fail_cnt_reg[4]_i_1__2_n_0 ,\stopbit_fail_cnt_reg[4]_i_1__2_n_1 ,\stopbit_fail_cnt_reg[4]_i_1__2_n_2 ,\stopbit_fail_cnt_reg[4]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[4]_i_1__2_n_4 ,\stopbit_fail_cnt_reg[4]_i_1__2_n_5 ,\stopbit_fail_cnt_reg[4]_i_1__2_n_6 ,\stopbit_fail_cnt_reg[4]_i_1__2_n_7 }),
        .S({\stopbit_fail_cnt[4]_i_2__2_n_0 ,\stopbit_fail_cnt[4]_i_3__2_n_0 ,\stopbit_fail_cnt[4]_i_4__2_n_0 ,\stopbit_fail_cnt[4]_i_5__2_n_0 }));
  FDCE \stopbit_fail_cnt_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[4]_i_1__2_n_6 ),
        .Q(stopbit_fail_cnt_reg[5]));
  FDCE \stopbit_fail_cnt_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[4]_i_1__2_n_5 ),
        .Q(stopbit_fail_cnt_reg[6]));
  FDCE \stopbit_fail_cnt_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[4]_i_1__2_n_4 ),
        .Q(stopbit_fail_cnt_reg[7]));
  FDCE \stopbit_fail_cnt_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[8]_i_1__2_n_7 ),
        .Q(stopbit_fail_cnt_reg[8]));
  CARRY4 \stopbit_fail_cnt_reg[8]_i_1__2 
       (.CI(\stopbit_fail_cnt_reg[4]_i_1__2_n_0 ),
        .CO({\stopbit_fail_cnt_reg[8]_i_1__2_n_0 ,\stopbit_fail_cnt_reg[8]_i_1__2_n_1 ,\stopbit_fail_cnt_reg[8]_i_1__2_n_2 ,\stopbit_fail_cnt_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[8]_i_1__2_n_4 ,\stopbit_fail_cnt_reg[8]_i_1__2_n_5 ,\stopbit_fail_cnt_reg[8]_i_1__2_n_6 ,\stopbit_fail_cnt_reg[8]_i_1__2_n_7 }),
        .S({\stopbit_fail_cnt[8]_i_2__2_n_0 ,\stopbit_fail_cnt[8]_i_3__2_n_0 ,\stopbit_fail_cnt[8]_i_4__2_n_0 ,\stopbit_fail_cnt[8]_i_5__2_n_0 }));
  FDCE \stopbit_fail_cnt_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__2_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[8]_i_1__2_n_6 ),
        .Q(stopbit_fail_cnt_reg[9]));
  FDRE z1_sclock_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sclock_reg),
        .Q(z1_sclock_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    z1_sin_reg_i_1__2
       (.I0(z1_sclock_reg),
        .I1(sclock_reg),
        .O(z1_sin_reg_i_1__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    z1_sin_reg_i_2__0
       (.I0(\ctrl_reg_reg[0] ),
        .I1(s00_axi_aresetn),
        .O(z1_sin_reg_i_2__0_n_0));
  FDCE z1_sin_reg_reg
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__2_n_0),
        .CLR(z1_sin_reg_i_2__0_n_0),
        .D(sin_reg),
        .Q(z1_sin_reg));
endmodule

(* ORIG_REF_NAME = "deserialize" *) 
module block_design_pfs_daughtercard_0_0_deserialize_19
   (rx_fifo_wr,
    AR,
    rx_err_reg,
    \rd_data_reg[0] ,
    \rd_data_reg[1] ,
    \rd_data_reg[2] ,
    \rd_data_reg[3] ,
    \rd_data_reg[4] ,
    \rd_data_reg[5] ,
    \rd_data_reg[6] ,
    \rd_data_reg[7] ,
    \rd_data_reg[8] ,
    \rd_data_reg[9] ,
    \rd_data_reg[10] ,
    \rd_data_reg[11] ,
    \rd_data_reg[12] ,
    \rd_data_reg[13] ,
    \rd_data_reg[14] ,
    \rd_data_reg[15] ,
    \rd_data_reg[16] ,
    \rd_data_reg[17] ,
    \rd_data_reg[18] ,
    \rd_data_reg[19] ,
    \rd_data_reg[20] ,
    \rd_data_reg[21] ,
    \rd_data_reg[22] ,
    \rd_data_reg[23] ,
    \rd_data_reg[24] ,
    \rd_data_reg[25] ,
    \rd_data_reg[26] ,
    \rd_data_reg[27] ,
    \rd_data_reg[28] ,
    \rd_data_reg[29] ,
    \rd_data_reg[30] ,
    \rd_data_reg[31] ,
    \status_reg_reg[2] ,
    rclk_nxt,
    s00_axi_aclk,
    resp_nxt,
    \ctrl_reg_reg[0] ,
    s00_axi_aresetn,
    rx_err,
    \rd_sector_addr_reg[2] ,
    \rd_sector_addr_reg[0]_rep ,
    tx_cnt_reg,
    p_0_in,
    \sector_rd_data[3]__0 ,
    Q,
    DO);
  output rx_fifo_wr;
  output [0:0]AR;
  output rx_err_reg;
  output \rd_data_reg[0] ;
  output \rd_data_reg[1] ;
  output \rd_data_reg[2] ;
  output \rd_data_reg[3] ;
  output \rd_data_reg[4] ;
  output \rd_data_reg[5] ;
  output \rd_data_reg[6] ;
  output \rd_data_reg[7] ;
  output \rd_data_reg[8] ;
  output \rd_data_reg[9] ;
  output \rd_data_reg[10] ;
  output \rd_data_reg[11] ;
  output \rd_data_reg[12] ;
  output \rd_data_reg[13] ;
  output \rd_data_reg[14] ;
  output \rd_data_reg[15] ;
  output \rd_data_reg[16] ;
  output \rd_data_reg[17] ;
  output \rd_data_reg[18] ;
  output \rd_data_reg[19] ;
  output \rd_data_reg[20] ;
  output \rd_data_reg[21] ;
  output \rd_data_reg[22] ;
  output \rd_data_reg[23] ;
  output \rd_data_reg[24] ;
  output \rd_data_reg[25] ;
  output \rd_data_reg[26] ;
  output \rd_data_reg[27] ;
  output \rd_data_reg[28] ;
  output \rd_data_reg[29] ;
  output \rd_data_reg[30] ;
  output \rd_data_reg[31] ;
  output [33:0]\status_reg_reg[2] ;
  input [0:0]rclk_nxt;
  input s00_axi_aclk;
  input [0:0]resp_nxt;
  input \ctrl_reg_reg[0] ;
  input s00_axi_aresetn;
  input [0:0]rx_err;
  input [1:0]\rd_sector_addr_reg[2] ;
  input \rd_sector_addr_reg[0]_rep ;
  input [31:0]tx_cnt_reg;
  input [0:0]p_0_in;
  input [27:0]\sector_rd_data[3]__0 ;
  input [27:0]Q;
  input [27:0]DO;

  wire [0:0]AR;
  wire [27:0]DO;
  wire [27:0]Q;
  wire bitcount;
  wire bitcount0_carry__0_i_1__1_n_0;
  wire bitcount0_carry__0_i_2__1_n_0;
  wire bitcount0_carry__0_i_3__1_n_0;
  wire bitcount0_carry__0_i_4__1_n_0;
  wire bitcount0_carry__0_n_0;
  wire bitcount0_carry__0_n_1;
  wire bitcount0_carry__0_n_2;
  wire bitcount0_carry__0_n_3;
  wire bitcount0_carry__0_n_4;
  wire bitcount0_carry__0_n_5;
  wire bitcount0_carry__0_n_6;
  wire bitcount0_carry__0_n_7;
  wire bitcount0_carry__1_i_1__1_n_0;
  wire bitcount0_carry__1_i_2__1_n_0;
  wire bitcount0_carry__1_i_3__1_n_0;
  wire bitcount0_carry__1_i_4__1_n_0;
  wire bitcount0_carry__1_n_0;
  wire bitcount0_carry__1_n_1;
  wire bitcount0_carry__1_n_2;
  wire bitcount0_carry__1_n_3;
  wire bitcount0_carry__1_n_4;
  wire bitcount0_carry__1_n_5;
  wire bitcount0_carry__1_n_6;
  wire bitcount0_carry__1_n_7;
  wire bitcount0_carry__2_i_1__1_n_0;
  wire bitcount0_carry__2_i_2__1_n_0;
  wire bitcount0_carry__2_i_3__1_n_0;
  wire bitcount0_carry__2_i_4__1_n_0;
  wire bitcount0_carry__2_n_0;
  wire bitcount0_carry__2_n_1;
  wire bitcount0_carry__2_n_2;
  wire bitcount0_carry__2_n_3;
  wire bitcount0_carry__2_n_4;
  wire bitcount0_carry__2_n_5;
  wire bitcount0_carry__2_n_6;
  wire bitcount0_carry__2_n_7;
  wire bitcount0_carry__3_i_1__1_n_0;
  wire bitcount0_carry__3_i_2__1_n_0;
  wire bitcount0_carry__3_i_3__1_n_0;
  wire bitcount0_carry__3_i_4__1_n_0;
  wire bitcount0_carry__3_n_0;
  wire bitcount0_carry__3_n_1;
  wire bitcount0_carry__3_n_2;
  wire bitcount0_carry__3_n_3;
  wire bitcount0_carry__3_n_4;
  wire bitcount0_carry__3_n_5;
  wire bitcount0_carry__3_n_6;
  wire bitcount0_carry__3_n_7;
  wire bitcount0_carry__4_i_1__1_n_0;
  wire bitcount0_carry__4_i_2__1_n_0;
  wire bitcount0_carry__4_i_3__1_n_0;
  wire bitcount0_carry__4_i_4__1_n_0;
  wire bitcount0_carry__4_n_0;
  wire bitcount0_carry__4_n_1;
  wire bitcount0_carry__4_n_2;
  wire bitcount0_carry__4_n_3;
  wire bitcount0_carry__4_n_4;
  wire bitcount0_carry__4_n_5;
  wire bitcount0_carry__4_n_6;
  wire bitcount0_carry__4_n_7;
  wire bitcount0_carry__5_i_1__1_n_0;
  wire bitcount0_carry__5_i_2__1_n_0;
  wire bitcount0_carry__5_i_3__1_n_0;
  wire bitcount0_carry__5_i_4__1_n_0;
  wire bitcount0_carry__5_n_0;
  wire bitcount0_carry__5_n_1;
  wire bitcount0_carry__5_n_2;
  wire bitcount0_carry__5_n_3;
  wire bitcount0_carry__5_n_4;
  wire bitcount0_carry__5_n_5;
  wire bitcount0_carry__5_n_6;
  wire bitcount0_carry__5_n_7;
  wire bitcount0_carry__6_i_1__1_n_0;
  wire bitcount0_carry__6_i_2__1_n_0;
  wire bitcount0_carry__6_i_3__1_n_0;
  wire bitcount0_carry__6_n_2;
  wire bitcount0_carry__6_n_3;
  wire bitcount0_carry__6_n_5;
  wire bitcount0_carry__6_n_6;
  wire bitcount0_carry__6_n_7;
  wire bitcount0_carry_i_1__1_n_0;
  wire bitcount0_carry_i_2__1_n_0;
  wire bitcount0_carry_i_3__1_n_0;
  wire bitcount0_carry_i_4__1_n_0;
  wire bitcount0_carry_n_0;
  wire bitcount0_carry_n_1;
  wire bitcount0_carry_n_2;
  wire bitcount0_carry_n_3;
  wire bitcount0_carry_n_4;
  wire bitcount0_carry_n_5;
  wire bitcount0_carry_n_6;
  wire bitcount0_carry_n_7;
  wire \bitcount[0]_i_1__1_n_0 ;
  wire \bitcount[10]_i_1__1_n_0 ;
  wire \bitcount[11]_i_1__1_n_0 ;
  wire \bitcount[12]_i_1__1_n_0 ;
  wire \bitcount[13]_i_1__1_n_0 ;
  wire \bitcount[14]_i_1__1_n_0 ;
  wire \bitcount[15]_i_1__1_n_0 ;
  wire \bitcount[16]_i_1__1_n_0 ;
  wire \bitcount[17]_i_1__1_n_0 ;
  wire \bitcount[18]_i_1__1_n_0 ;
  wire \bitcount[19]_i_1__1_n_0 ;
  wire \bitcount[1]_i_1__1_n_0 ;
  wire \bitcount[20]_i_1__1_n_0 ;
  wire \bitcount[21]_i_1__1_n_0 ;
  wire \bitcount[22]_i_1__1_n_0 ;
  wire \bitcount[23]_i_1__1_n_0 ;
  wire \bitcount[24]_i_1__1_n_0 ;
  wire \bitcount[25]_i_1__1_n_0 ;
  wire \bitcount[26]_i_1__1_n_0 ;
  wire \bitcount[27]_i_1__1_n_0 ;
  wire \bitcount[28]_i_1__1_n_0 ;
  wire \bitcount[29]_i_1__1_n_0 ;
  wire \bitcount[2]_i_1__7_n_0 ;
  wire \bitcount[30]_i_1__1_n_0 ;
  wire \bitcount[31]_i_2__1_n_0 ;
  wire \bitcount[3]_i_1__1_n_0 ;
  wire \bitcount[4]_i_1__1_n_0 ;
  wire \bitcount[5]_i_1__1_n_0 ;
  wire \bitcount[6]_i_1__1_n_0 ;
  wire \bitcount[7]_i_1__1_n_0 ;
  wire \bitcount[8]_i_1__1_n_0 ;
  wire \bitcount[9]_i_1__1_n_0 ;
  wire \bitcount_reg_n_0_[0] ;
  wire \bitcount_reg_n_0_[10] ;
  wire \bitcount_reg_n_0_[11] ;
  wire \bitcount_reg_n_0_[12] ;
  wire \bitcount_reg_n_0_[13] ;
  wire \bitcount_reg_n_0_[14] ;
  wire \bitcount_reg_n_0_[15] ;
  wire \bitcount_reg_n_0_[16] ;
  wire \bitcount_reg_n_0_[17] ;
  wire \bitcount_reg_n_0_[18] ;
  wire \bitcount_reg_n_0_[19] ;
  wire \bitcount_reg_n_0_[1] ;
  wire \bitcount_reg_n_0_[20] ;
  wire \bitcount_reg_n_0_[21] ;
  wire \bitcount_reg_n_0_[22] ;
  wire \bitcount_reg_n_0_[23] ;
  wire \bitcount_reg_n_0_[24] ;
  wire \bitcount_reg_n_0_[25] ;
  wire \bitcount_reg_n_0_[26] ;
  wire \bitcount_reg_n_0_[27] ;
  wire \bitcount_reg_n_0_[28] ;
  wire \bitcount_reg_n_0_[29] ;
  wire \bitcount_reg_n_0_[2] ;
  wire \bitcount_reg_n_0_[30] ;
  wire \bitcount_reg_n_0_[31] ;
  wire \bitcount_reg_n_0_[3] ;
  wire \bitcount_reg_n_0_[4] ;
  wire \bitcount_reg_n_0_[5] ;
  wire \bitcount_reg_n_0_[6] ;
  wire \bitcount_reg_n_0_[7] ;
  wire \bitcount_reg_n_0_[8] ;
  wire \bitcount_reg_n_0_[9] ;
  wire \ctrl_reg_reg[0] ;
  wire dout_rdy1_out;
  wire dout_rdy_i_10__1_n_0;
  wire dout_rdy_i_2__1_n_0;
  wire dout_rdy_i_3__1_n_0;
  wire dout_rdy_i_4__1_n_0;
  wire dout_rdy_i_5__1_n_0;
  wire dout_rdy_i_6__1_n_0;
  wire dout_rdy_i_7__1_n_0;
  wire dout_rdy_i_8__1_n_0;
  wire dout_rdy_i_9__1_n_0;
  wire [0:0]p_0_in;
  wire [33:0]p_0_in_0;
  wire \parity_fail_cnt[0]_i_1__1_n_0 ;
  wire \parity_fail_cnt[0]_i_3__1_n_0 ;
  wire \parity_fail_cnt[0]_i_4__1_n_0 ;
  wire \parity_fail_cnt[0]_i_5__1_n_0 ;
  wire \parity_fail_cnt[0]_i_6__1_n_0 ;
  wire \parity_fail_cnt[12]_i_2__1_n_0 ;
  wire \parity_fail_cnt[12]_i_3__1_n_0 ;
  wire \parity_fail_cnt[12]_i_4__1_n_0 ;
  wire \parity_fail_cnt[12]_i_5__1_n_0 ;
  wire \parity_fail_cnt[16]_i_2__1_n_0 ;
  wire \parity_fail_cnt[16]_i_3__1_n_0 ;
  wire \parity_fail_cnt[16]_i_4__1_n_0 ;
  wire \parity_fail_cnt[16]_i_5__1_n_0 ;
  wire \parity_fail_cnt[20]_i_2__1_n_0 ;
  wire \parity_fail_cnt[20]_i_3__1_n_0 ;
  wire \parity_fail_cnt[20]_i_4__1_n_0 ;
  wire \parity_fail_cnt[20]_i_5__1_n_0 ;
  wire \parity_fail_cnt[24]_i_2__1_n_0 ;
  wire \parity_fail_cnt[24]_i_3__1_n_0 ;
  wire \parity_fail_cnt[24]_i_4__1_n_0 ;
  wire \parity_fail_cnt[24]_i_5__1_n_0 ;
  wire \parity_fail_cnt[28]_i_2__1_n_0 ;
  wire \parity_fail_cnt[28]_i_3__1_n_0 ;
  wire \parity_fail_cnt[28]_i_4__1_n_0 ;
  wire \parity_fail_cnt[28]_i_5__1_n_0 ;
  wire \parity_fail_cnt[4]_i_2__1_n_0 ;
  wire \parity_fail_cnt[4]_i_3__1_n_0 ;
  wire \parity_fail_cnt[4]_i_4__1_n_0 ;
  wire \parity_fail_cnt[4]_i_5__1_n_0 ;
  wire \parity_fail_cnt[8]_i_2__1_n_0 ;
  wire \parity_fail_cnt[8]_i_3__1_n_0 ;
  wire \parity_fail_cnt[8]_i_4__1_n_0 ;
  wire \parity_fail_cnt[8]_i_5__1_n_0 ;
  wire [31:1]parity_fail_cnt_reg;
  wire \parity_fail_cnt_reg[0]_i_2__1_n_0 ;
  wire \parity_fail_cnt_reg[0]_i_2__1_n_1 ;
  wire \parity_fail_cnt_reg[0]_i_2__1_n_2 ;
  wire \parity_fail_cnt_reg[0]_i_2__1_n_3 ;
  wire \parity_fail_cnt_reg[0]_i_2__1_n_4 ;
  wire \parity_fail_cnt_reg[0]_i_2__1_n_5 ;
  wire \parity_fail_cnt_reg[0]_i_2__1_n_6 ;
  wire \parity_fail_cnt_reg[0]_i_2__1_n_7 ;
  wire \parity_fail_cnt_reg[12]_i_1__1_n_0 ;
  wire \parity_fail_cnt_reg[12]_i_1__1_n_1 ;
  wire \parity_fail_cnt_reg[12]_i_1__1_n_2 ;
  wire \parity_fail_cnt_reg[12]_i_1__1_n_3 ;
  wire \parity_fail_cnt_reg[12]_i_1__1_n_4 ;
  wire \parity_fail_cnt_reg[12]_i_1__1_n_5 ;
  wire \parity_fail_cnt_reg[12]_i_1__1_n_6 ;
  wire \parity_fail_cnt_reg[12]_i_1__1_n_7 ;
  wire \parity_fail_cnt_reg[16]_i_1__1_n_0 ;
  wire \parity_fail_cnt_reg[16]_i_1__1_n_1 ;
  wire \parity_fail_cnt_reg[16]_i_1__1_n_2 ;
  wire \parity_fail_cnt_reg[16]_i_1__1_n_3 ;
  wire \parity_fail_cnt_reg[16]_i_1__1_n_4 ;
  wire \parity_fail_cnt_reg[16]_i_1__1_n_5 ;
  wire \parity_fail_cnt_reg[16]_i_1__1_n_6 ;
  wire \parity_fail_cnt_reg[16]_i_1__1_n_7 ;
  wire \parity_fail_cnt_reg[20]_i_1__1_n_0 ;
  wire \parity_fail_cnt_reg[20]_i_1__1_n_1 ;
  wire \parity_fail_cnt_reg[20]_i_1__1_n_2 ;
  wire \parity_fail_cnt_reg[20]_i_1__1_n_3 ;
  wire \parity_fail_cnt_reg[20]_i_1__1_n_4 ;
  wire \parity_fail_cnt_reg[20]_i_1__1_n_5 ;
  wire \parity_fail_cnt_reg[20]_i_1__1_n_6 ;
  wire \parity_fail_cnt_reg[20]_i_1__1_n_7 ;
  wire \parity_fail_cnt_reg[24]_i_1__1_n_0 ;
  wire \parity_fail_cnt_reg[24]_i_1__1_n_1 ;
  wire \parity_fail_cnt_reg[24]_i_1__1_n_2 ;
  wire \parity_fail_cnt_reg[24]_i_1__1_n_3 ;
  wire \parity_fail_cnt_reg[24]_i_1__1_n_4 ;
  wire \parity_fail_cnt_reg[24]_i_1__1_n_5 ;
  wire \parity_fail_cnt_reg[24]_i_1__1_n_6 ;
  wire \parity_fail_cnt_reg[24]_i_1__1_n_7 ;
  wire \parity_fail_cnt_reg[28]_i_1__1_n_1 ;
  wire \parity_fail_cnt_reg[28]_i_1__1_n_2 ;
  wire \parity_fail_cnt_reg[28]_i_1__1_n_3 ;
  wire \parity_fail_cnt_reg[28]_i_1__1_n_4 ;
  wire \parity_fail_cnt_reg[28]_i_1__1_n_5 ;
  wire \parity_fail_cnt_reg[28]_i_1__1_n_6 ;
  wire \parity_fail_cnt_reg[28]_i_1__1_n_7 ;
  wire \parity_fail_cnt_reg[4]_i_1__1_n_0 ;
  wire \parity_fail_cnt_reg[4]_i_1__1_n_1 ;
  wire \parity_fail_cnt_reg[4]_i_1__1_n_2 ;
  wire \parity_fail_cnt_reg[4]_i_1__1_n_3 ;
  wire \parity_fail_cnt_reg[4]_i_1__1_n_4 ;
  wire \parity_fail_cnt_reg[4]_i_1__1_n_5 ;
  wire \parity_fail_cnt_reg[4]_i_1__1_n_6 ;
  wire \parity_fail_cnt_reg[4]_i_1__1_n_7 ;
  wire \parity_fail_cnt_reg[8]_i_1__1_n_0 ;
  wire \parity_fail_cnt_reg[8]_i_1__1_n_1 ;
  wire \parity_fail_cnt_reg[8]_i_1__1_n_2 ;
  wire \parity_fail_cnt_reg[8]_i_1__1_n_3 ;
  wire \parity_fail_cnt_reg[8]_i_1__1_n_4 ;
  wire \parity_fail_cnt_reg[8]_i_1__1_n_5 ;
  wire \parity_fail_cnt_reg[8]_i_1__1_n_6 ;
  wire \parity_fail_cnt_reg[8]_i_1__1_n_7 ;
  wire [0:0]rclk_nxt;
  wire \rd_data[10]_i_13_n_0 ;
  wire \rd_data[11]_i_13_n_0 ;
  wire \rd_data[12]_i_13_n_0 ;
  wire \rd_data[13]_i_13_n_0 ;
  wire \rd_data[14]_i_13_n_0 ;
  wire \rd_data[15]_i_13_n_0 ;
  wire \rd_data[16]_i_13_n_0 ;
  wire \rd_data[17]_i_13_n_0 ;
  wire \rd_data[18]_i_13_n_0 ;
  wire \rd_data[19]_i_13_n_0 ;
  wire \rd_data[20]_i_13_n_0 ;
  wire \rd_data[21]_i_13_n_0 ;
  wire \rd_data[22]_i_13_n_0 ;
  wire \rd_data[23]_i_13_n_0 ;
  wire \rd_data[24]_i_13_n_0 ;
  wire \rd_data[25]_i_13_n_0 ;
  wire \rd_data[26]_i_13_n_0 ;
  wire \rd_data[27]_i_13_n_0 ;
  wire \rd_data[28]_i_13_n_0 ;
  wire \rd_data[29]_i_13_n_0 ;
  wire \rd_data[30]_i_13_n_0 ;
  wire \rd_data[31]_i_13_n_0 ;
  wire \rd_data[4]_i_13_n_0 ;
  wire \rd_data[5]_i_13_n_0 ;
  wire \rd_data[6]_i_13_n_0 ;
  wire \rd_data[7]_i_13_n_0 ;
  wire \rd_data[8]_i_13_n_0 ;
  wire \rd_data[9]_i_13_n_0 ;
  wire \rd_data_reg[0] ;
  wire \rd_data_reg[10] ;
  wire \rd_data_reg[11] ;
  wire \rd_data_reg[12] ;
  wire \rd_data_reg[13] ;
  wire \rd_data_reg[14] ;
  wire \rd_data_reg[15] ;
  wire \rd_data_reg[16] ;
  wire \rd_data_reg[17] ;
  wire \rd_data_reg[18] ;
  wire \rd_data_reg[19] ;
  wire \rd_data_reg[1] ;
  wire \rd_data_reg[20] ;
  wire \rd_data_reg[21] ;
  wire \rd_data_reg[22] ;
  wire \rd_data_reg[23] ;
  wire \rd_data_reg[24] ;
  wire \rd_data_reg[25] ;
  wire \rd_data_reg[26] ;
  wire \rd_data_reg[27] ;
  wire \rd_data_reg[28] ;
  wire \rd_data_reg[29] ;
  wire \rd_data_reg[2] ;
  wire \rd_data_reg[30] ;
  wire \rd_data_reg[31] ;
  wire \rd_data_reg[3] ;
  wire \rd_data_reg[4] ;
  wire \rd_data_reg[5] ;
  wire \rd_data_reg[6] ;
  wire \rd_data_reg[7] ;
  wire \rd_data_reg[8] ;
  wire \rd_data_reg[9] ;
  wire \rd_sector_addr_reg[0]_rep ;
  wire [1:0]\rd_sector_addr_reg[2] ;
  wire [0:0]resp_nxt;
  wire \rx_cnt[0]_i_2__1_n_0 ;
  wire \rx_cnt[0]_i_3__1_n_0 ;
  wire \rx_cnt[0]_i_4__1_n_0 ;
  wire \rx_cnt[0]_i_5__1_n_0 ;
  wire \rx_cnt[12]_i_2__1_n_0 ;
  wire \rx_cnt[12]_i_3__1_n_0 ;
  wire \rx_cnt[12]_i_4__1_n_0 ;
  wire \rx_cnt[12]_i_5__1_n_0 ;
  wire \rx_cnt[16]_i_2__1_n_0 ;
  wire \rx_cnt[16]_i_3__1_n_0 ;
  wire \rx_cnt[16]_i_4__1_n_0 ;
  wire \rx_cnt[16]_i_5__1_n_0 ;
  wire \rx_cnt[20]_i_2__1_n_0 ;
  wire \rx_cnt[20]_i_3__1_n_0 ;
  wire \rx_cnt[20]_i_4__1_n_0 ;
  wire \rx_cnt[20]_i_5__1_n_0 ;
  wire \rx_cnt[24]_i_2__1_n_0 ;
  wire \rx_cnt[24]_i_3__1_n_0 ;
  wire \rx_cnt[24]_i_4__1_n_0 ;
  wire \rx_cnt[24]_i_5__1_n_0 ;
  wire \rx_cnt[28]_i_2__1_n_0 ;
  wire \rx_cnt[28]_i_3__1_n_0 ;
  wire \rx_cnt[28]_i_4__1_n_0 ;
  wire \rx_cnt[28]_i_5__1_n_0 ;
  wire \rx_cnt[4]_i_2__1_n_0 ;
  wire \rx_cnt[4]_i_3__1_n_0 ;
  wire \rx_cnt[4]_i_4__1_n_0 ;
  wire \rx_cnt[4]_i_5__1_n_0 ;
  wire \rx_cnt[8]_i_2__1_n_0 ;
  wire \rx_cnt[8]_i_3__1_n_0 ;
  wire \rx_cnt[8]_i_4__1_n_0 ;
  wire \rx_cnt[8]_i_5__1_n_0 ;
  wire [31:0]rx_cnt_reg;
  wire \rx_cnt_reg[0]_i_1__1_n_0 ;
  wire \rx_cnt_reg[0]_i_1__1_n_1 ;
  wire \rx_cnt_reg[0]_i_1__1_n_2 ;
  wire \rx_cnt_reg[0]_i_1__1_n_3 ;
  wire \rx_cnt_reg[0]_i_1__1_n_4 ;
  wire \rx_cnt_reg[0]_i_1__1_n_5 ;
  wire \rx_cnt_reg[0]_i_1__1_n_6 ;
  wire \rx_cnt_reg[0]_i_1__1_n_7 ;
  wire \rx_cnt_reg[12]_i_1__1_n_0 ;
  wire \rx_cnt_reg[12]_i_1__1_n_1 ;
  wire \rx_cnt_reg[12]_i_1__1_n_2 ;
  wire \rx_cnt_reg[12]_i_1__1_n_3 ;
  wire \rx_cnt_reg[12]_i_1__1_n_4 ;
  wire \rx_cnt_reg[12]_i_1__1_n_5 ;
  wire \rx_cnt_reg[12]_i_1__1_n_6 ;
  wire \rx_cnt_reg[12]_i_1__1_n_7 ;
  wire \rx_cnt_reg[16]_i_1__1_n_0 ;
  wire \rx_cnt_reg[16]_i_1__1_n_1 ;
  wire \rx_cnt_reg[16]_i_1__1_n_2 ;
  wire \rx_cnt_reg[16]_i_1__1_n_3 ;
  wire \rx_cnt_reg[16]_i_1__1_n_4 ;
  wire \rx_cnt_reg[16]_i_1__1_n_5 ;
  wire \rx_cnt_reg[16]_i_1__1_n_6 ;
  wire \rx_cnt_reg[16]_i_1__1_n_7 ;
  wire \rx_cnt_reg[20]_i_1__1_n_0 ;
  wire \rx_cnt_reg[20]_i_1__1_n_1 ;
  wire \rx_cnt_reg[20]_i_1__1_n_2 ;
  wire \rx_cnt_reg[20]_i_1__1_n_3 ;
  wire \rx_cnt_reg[20]_i_1__1_n_4 ;
  wire \rx_cnt_reg[20]_i_1__1_n_5 ;
  wire \rx_cnt_reg[20]_i_1__1_n_6 ;
  wire \rx_cnt_reg[20]_i_1__1_n_7 ;
  wire \rx_cnt_reg[24]_i_1__1_n_0 ;
  wire \rx_cnt_reg[24]_i_1__1_n_1 ;
  wire \rx_cnt_reg[24]_i_1__1_n_2 ;
  wire \rx_cnt_reg[24]_i_1__1_n_3 ;
  wire \rx_cnt_reg[24]_i_1__1_n_4 ;
  wire \rx_cnt_reg[24]_i_1__1_n_5 ;
  wire \rx_cnt_reg[24]_i_1__1_n_6 ;
  wire \rx_cnt_reg[24]_i_1__1_n_7 ;
  wire \rx_cnt_reg[28]_i_1__1_n_1 ;
  wire \rx_cnt_reg[28]_i_1__1_n_2 ;
  wire \rx_cnt_reg[28]_i_1__1_n_3 ;
  wire \rx_cnt_reg[28]_i_1__1_n_4 ;
  wire \rx_cnt_reg[28]_i_1__1_n_5 ;
  wire \rx_cnt_reg[28]_i_1__1_n_6 ;
  wire \rx_cnt_reg[28]_i_1__1_n_7 ;
  wire \rx_cnt_reg[4]_i_1__1_n_0 ;
  wire \rx_cnt_reg[4]_i_1__1_n_1 ;
  wire \rx_cnt_reg[4]_i_1__1_n_2 ;
  wire \rx_cnt_reg[4]_i_1__1_n_3 ;
  wire \rx_cnt_reg[4]_i_1__1_n_4 ;
  wire \rx_cnt_reg[4]_i_1__1_n_5 ;
  wire \rx_cnt_reg[4]_i_1__1_n_6 ;
  wire \rx_cnt_reg[4]_i_1__1_n_7 ;
  wire \rx_cnt_reg[8]_i_1__1_n_0 ;
  wire \rx_cnt_reg[8]_i_1__1_n_1 ;
  wire \rx_cnt_reg[8]_i_1__1_n_2 ;
  wire \rx_cnt_reg[8]_i_1__1_n_3 ;
  wire \rx_cnt_reg[8]_i_1__1_n_4 ;
  wire \rx_cnt_reg[8]_i_1__1_n_5 ;
  wire \rx_cnt_reg[8]_i_1__1_n_6 ;
  wire \rx_cnt_reg[8]_i_1__1_n_7 ;
  wire [0:0]rx_err;
  wire rx_err_reg;
  wire rx_fifo_wr;
  wire [0:0]rx_parity_fails;
  wire [0:0]rx_stopbit_fails;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire sclock_reg;
  wire [31:4]\sector_rd_data[2]__0 ;
  wire [27:0]\sector_rd_data[3]__0 ;
  wire \shift_reg_reg_n_0_[0] ;
  wire sin_reg;
  wire [2:0]state;
  wire \state[0]_i_1__2_n_0 ;
  wire \state[0]_i_2__1_n_0 ;
  wire \state[1]_i_1__2_n_0 ;
  wire \state[1]_i_2__1_n_0 ;
  wire \state[2]_i_10__1_n_0 ;
  wire \state[2]_i_11__1_n_0 ;
  wire \state[2]_i_1__2_n_0 ;
  wire \state[2]_i_2__1_n_0 ;
  wire \state[2]_i_3__1_n_0 ;
  wire \state[2]_i_4__1_n_0 ;
  wire \state[2]_i_5__1_n_0 ;
  wire \state[2]_i_6__1_n_0 ;
  wire \state[2]_i_7__1_n_0 ;
  wire \state[2]_i_8__1_n_0 ;
  wire \state[2]_i_9__1_n_0 ;
  wire [33:0]\status_reg_reg[2] ;
  wire \stopbit_fail_cnt[0]_i_10__1_n_0 ;
  wire \stopbit_fail_cnt[0]_i_11__1_n_0 ;
  wire \stopbit_fail_cnt[0]_i_12__1_n_0 ;
  wire \stopbit_fail_cnt[0]_i_13__1_n_0 ;
  wire \stopbit_fail_cnt[0]_i_14__1_n_0 ;
  wire \stopbit_fail_cnt[0]_i_15__1_n_0 ;
  wire \stopbit_fail_cnt[0]_i_16__1_n_0 ;
  wire \stopbit_fail_cnt[0]_i_1__1_n_0 ;
  wire \stopbit_fail_cnt[0]_i_3__1_n_0 ;
  wire \stopbit_fail_cnt[0]_i_4__1_n_0 ;
  wire \stopbit_fail_cnt[0]_i_5__1_n_0 ;
  wire \stopbit_fail_cnt[0]_i_6__1_n_0 ;
  wire \stopbit_fail_cnt[0]_i_7__1_n_0 ;
  wire \stopbit_fail_cnt[0]_i_8__1_n_0 ;
  wire \stopbit_fail_cnt[0]_i_9__1_n_0 ;
  wire \stopbit_fail_cnt[12]_i_2__1_n_0 ;
  wire \stopbit_fail_cnt[12]_i_3__1_n_0 ;
  wire \stopbit_fail_cnt[12]_i_4__1_n_0 ;
  wire \stopbit_fail_cnt[12]_i_5__1_n_0 ;
  wire \stopbit_fail_cnt[16]_i_2__1_n_0 ;
  wire \stopbit_fail_cnt[16]_i_3__1_n_0 ;
  wire \stopbit_fail_cnt[16]_i_4__1_n_0 ;
  wire \stopbit_fail_cnt[16]_i_5__1_n_0 ;
  wire \stopbit_fail_cnt[20]_i_2__1_n_0 ;
  wire \stopbit_fail_cnt[20]_i_3__1_n_0 ;
  wire \stopbit_fail_cnt[20]_i_4__1_n_0 ;
  wire \stopbit_fail_cnt[20]_i_5__1_n_0 ;
  wire \stopbit_fail_cnt[24]_i_2__1_n_0 ;
  wire \stopbit_fail_cnt[24]_i_3__1_n_0 ;
  wire \stopbit_fail_cnt[24]_i_4__1_n_0 ;
  wire \stopbit_fail_cnt[24]_i_5__1_n_0 ;
  wire \stopbit_fail_cnt[28]_i_2__1_n_0 ;
  wire \stopbit_fail_cnt[28]_i_3__1_n_0 ;
  wire \stopbit_fail_cnt[28]_i_4__1_n_0 ;
  wire \stopbit_fail_cnt[28]_i_5__1_n_0 ;
  wire \stopbit_fail_cnt[4]_i_2__1_n_0 ;
  wire \stopbit_fail_cnt[4]_i_3__1_n_0 ;
  wire \stopbit_fail_cnt[4]_i_4__1_n_0 ;
  wire \stopbit_fail_cnt[4]_i_5__1_n_0 ;
  wire \stopbit_fail_cnt[8]_i_2__1_n_0 ;
  wire \stopbit_fail_cnt[8]_i_3__1_n_0 ;
  wire \stopbit_fail_cnt[8]_i_4__1_n_0 ;
  wire \stopbit_fail_cnt[8]_i_5__1_n_0 ;
  wire [31:1]stopbit_fail_cnt_reg;
  wire \stopbit_fail_cnt_reg[0]_i_2__1_n_0 ;
  wire \stopbit_fail_cnt_reg[0]_i_2__1_n_1 ;
  wire \stopbit_fail_cnt_reg[0]_i_2__1_n_2 ;
  wire \stopbit_fail_cnt_reg[0]_i_2__1_n_3 ;
  wire \stopbit_fail_cnt_reg[0]_i_2__1_n_4 ;
  wire \stopbit_fail_cnt_reg[0]_i_2__1_n_5 ;
  wire \stopbit_fail_cnt_reg[0]_i_2__1_n_6 ;
  wire \stopbit_fail_cnt_reg[0]_i_2__1_n_7 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__1_n_0 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__1_n_1 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__1_n_2 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__1_n_3 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__1_n_4 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__1_n_5 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__1_n_6 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__1_n_7 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__1_n_0 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__1_n_1 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__1_n_2 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__1_n_3 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__1_n_4 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__1_n_5 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__1_n_6 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__1_n_7 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__1_n_0 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__1_n_1 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__1_n_2 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__1_n_3 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__1_n_4 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__1_n_5 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__1_n_6 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__1_n_7 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__1_n_0 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__1_n_1 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__1_n_2 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__1_n_3 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__1_n_4 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__1_n_5 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__1_n_6 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__1_n_7 ;
  wire \stopbit_fail_cnt_reg[28]_i_1__1_n_1 ;
  wire \stopbit_fail_cnt_reg[28]_i_1__1_n_2 ;
  wire \stopbit_fail_cnt_reg[28]_i_1__1_n_3 ;
  wire \stopbit_fail_cnt_reg[28]_i_1__1_n_4 ;
  wire \stopbit_fail_cnt_reg[28]_i_1__1_n_5 ;
  wire \stopbit_fail_cnt_reg[28]_i_1__1_n_6 ;
  wire \stopbit_fail_cnt_reg[28]_i_1__1_n_7 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__1_n_0 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__1_n_1 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__1_n_2 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__1_n_3 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__1_n_4 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__1_n_5 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__1_n_6 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__1_n_7 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__1_n_0 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__1_n_1 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__1_n_2 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__1_n_3 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__1_n_4 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__1_n_5 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__1_n_6 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__1_n_7 ;
  wire [31:0]tx_cnt_reg;
  wire z1_sclock_reg;
  wire z1_sin_reg;
  wire z1_sin_reg_i_1__1_n_0;
  wire z1_sin_reg_i_2__4_n_0;
  wire [3:2]NLW_bitcount0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_bitcount0_carry__6_O_UNCONNECTED;
  wire [3:3]\NLW_parity_fail_cnt_reg[28]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_rx_cnt_reg[28]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_stopbit_fail_cnt_reg[28]_i_1__1_CO_UNCONNECTED ;

  CARRY4 bitcount0_carry
       (.CI(1'b0),
        .CO({bitcount0_carry_n_0,bitcount0_carry_n_1,bitcount0_carry_n_2,bitcount0_carry_n_3}),
        .CYINIT(\bitcount_reg_n_0_[0] ),
        .DI({\bitcount_reg_n_0_[4] ,\bitcount_reg_n_0_[3] ,\bitcount_reg_n_0_[2] ,\bitcount_reg_n_0_[1] }),
        .O({bitcount0_carry_n_4,bitcount0_carry_n_5,bitcount0_carry_n_6,bitcount0_carry_n_7}),
        .S({bitcount0_carry_i_1__1_n_0,bitcount0_carry_i_2__1_n_0,bitcount0_carry_i_3__1_n_0,bitcount0_carry_i_4__1_n_0}));
  CARRY4 bitcount0_carry__0
       (.CI(bitcount0_carry_n_0),
        .CO({bitcount0_carry__0_n_0,bitcount0_carry__0_n_1,bitcount0_carry__0_n_2,bitcount0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\bitcount_reg_n_0_[8] ,\bitcount_reg_n_0_[7] ,\bitcount_reg_n_0_[6] ,\bitcount_reg_n_0_[5] }),
        .O({bitcount0_carry__0_n_4,bitcount0_carry__0_n_5,bitcount0_carry__0_n_6,bitcount0_carry__0_n_7}),
        .S({bitcount0_carry__0_i_1__1_n_0,bitcount0_carry__0_i_2__1_n_0,bitcount0_carry__0_i_3__1_n_0,bitcount0_carry__0_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_1__1
       (.I0(\bitcount_reg_n_0_[8] ),
        .O(bitcount0_carry__0_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_2__1
       (.I0(\bitcount_reg_n_0_[7] ),
        .O(bitcount0_carry__0_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_3__1
       (.I0(\bitcount_reg_n_0_[6] ),
        .O(bitcount0_carry__0_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_4__1
       (.I0(\bitcount_reg_n_0_[5] ),
        .O(bitcount0_carry__0_i_4__1_n_0));
  CARRY4 bitcount0_carry__1
       (.CI(bitcount0_carry__0_n_0),
        .CO({bitcount0_carry__1_n_0,bitcount0_carry__1_n_1,bitcount0_carry__1_n_2,bitcount0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\bitcount_reg_n_0_[12] ,\bitcount_reg_n_0_[11] ,\bitcount_reg_n_0_[10] ,\bitcount_reg_n_0_[9] }),
        .O({bitcount0_carry__1_n_4,bitcount0_carry__1_n_5,bitcount0_carry__1_n_6,bitcount0_carry__1_n_7}),
        .S({bitcount0_carry__1_i_1__1_n_0,bitcount0_carry__1_i_2__1_n_0,bitcount0_carry__1_i_3__1_n_0,bitcount0_carry__1_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_1__1
       (.I0(\bitcount_reg_n_0_[12] ),
        .O(bitcount0_carry__1_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_2__1
       (.I0(\bitcount_reg_n_0_[11] ),
        .O(bitcount0_carry__1_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_3__1
       (.I0(\bitcount_reg_n_0_[10] ),
        .O(bitcount0_carry__1_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_4__1
       (.I0(\bitcount_reg_n_0_[9] ),
        .O(bitcount0_carry__1_i_4__1_n_0));
  CARRY4 bitcount0_carry__2
       (.CI(bitcount0_carry__1_n_0),
        .CO({bitcount0_carry__2_n_0,bitcount0_carry__2_n_1,bitcount0_carry__2_n_2,bitcount0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\bitcount_reg_n_0_[16] ,\bitcount_reg_n_0_[15] ,\bitcount_reg_n_0_[14] ,\bitcount_reg_n_0_[13] }),
        .O({bitcount0_carry__2_n_4,bitcount0_carry__2_n_5,bitcount0_carry__2_n_6,bitcount0_carry__2_n_7}),
        .S({bitcount0_carry__2_i_1__1_n_0,bitcount0_carry__2_i_2__1_n_0,bitcount0_carry__2_i_3__1_n_0,bitcount0_carry__2_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_1__1
       (.I0(\bitcount_reg_n_0_[16] ),
        .O(bitcount0_carry__2_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_2__1
       (.I0(\bitcount_reg_n_0_[15] ),
        .O(bitcount0_carry__2_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_3__1
       (.I0(\bitcount_reg_n_0_[14] ),
        .O(bitcount0_carry__2_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_4__1
       (.I0(\bitcount_reg_n_0_[13] ),
        .O(bitcount0_carry__2_i_4__1_n_0));
  CARRY4 bitcount0_carry__3
       (.CI(bitcount0_carry__2_n_0),
        .CO({bitcount0_carry__3_n_0,bitcount0_carry__3_n_1,bitcount0_carry__3_n_2,bitcount0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\bitcount_reg_n_0_[20] ,\bitcount_reg_n_0_[19] ,\bitcount_reg_n_0_[18] ,\bitcount_reg_n_0_[17] }),
        .O({bitcount0_carry__3_n_4,bitcount0_carry__3_n_5,bitcount0_carry__3_n_6,bitcount0_carry__3_n_7}),
        .S({bitcount0_carry__3_i_1__1_n_0,bitcount0_carry__3_i_2__1_n_0,bitcount0_carry__3_i_3__1_n_0,bitcount0_carry__3_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_1__1
       (.I0(\bitcount_reg_n_0_[20] ),
        .O(bitcount0_carry__3_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_2__1
       (.I0(\bitcount_reg_n_0_[19] ),
        .O(bitcount0_carry__3_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_3__1
       (.I0(\bitcount_reg_n_0_[18] ),
        .O(bitcount0_carry__3_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_4__1
       (.I0(\bitcount_reg_n_0_[17] ),
        .O(bitcount0_carry__3_i_4__1_n_0));
  CARRY4 bitcount0_carry__4
       (.CI(bitcount0_carry__3_n_0),
        .CO({bitcount0_carry__4_n_0,bitcount0_carry__4_n_1,bitcount0_carry__4_n_2,bitcount0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\bitcount_reg_n_0_[24] ,\bitcount_reg_n_0_[23] ,\bitcount_reg_n_0_[22] ,\bitcount_reg_n_0_[21] }),
        .O({bitcount0_carry__4_n_4,bitcount0_carry__4_n_5,bitcount0_carry__4_n_6,bitcount0_carry__4_n_7}),
        .S({bitcount0_carry__4_i_1__1_n_0,bitcount0_carry__4_i_2__1_n_0,bitcount0_carry__4_i_3__1_n_0,bitcount0_carry__4_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_1__1
       (.I0(\bitcount_reg_n_0_[24] ),
        .O(bitcount0_carry__4_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_2__1
       (.I0(\bitcount_reg_n_0_[23] ),
        .O(bitcount0_carry__4_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_3__1
       (.I0(\bitcount_reg_n_0_[22] ),
        .O(bitcount0_carry__4_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_4__1
       (.I0(\bitcount_reg_n_0_[21] ),
        .O(bitcount0_carry__4_i_4__1_n_0));
  CARRY4 bitcount0_carry__5
       (.CI(bitcount0_carry__4_n_0),
        .CO({bitcount0_carry__5_n_0,bitcount0_carry__5_n_1,bitcount0_carry__5_n_2,bitcount0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\bitcount_reg_n_0_[28] ,\bitcount_reg_n_0_[27] ,\bitcount_reg_n_0_[26] ,\bitcount_reg_n_0_[25] }),
        .O({bitcount0_carry__5_n_4,bitcount0_carry__5_n_5,bitcount0_carry__5_n_6,bitcount0_carry__5_n_7}),
        .S({bitcount0_carry__5_i_1__1_n_0,bitcount0_carry__5_i_2__1_n_0,bitcount0_carry__5_i_3__1_n_0,bitcount0_carry__5_i_4__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_1__1
       (.I0(\bitcount_reg_n_0_[28] ),
        .O(bitcount0_carry__5_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_2__1
       (.I0(\bitcount_reg_n_0_[27] ),
        .O(bitcount0_carry__5_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_3__1
       (.I0(\bitcount_reg_n_0_[26] ),
        .O(bitcount0_carry__5_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_4__1
       (.I0(\bitcount_reg_n_0_[25] ),
        .O(bitcount0_carry__5_i_4__1_n_0));
  CARRY4 bitcount0_carry__6
       (.CI(bitcount0_carry__5_n_0),
        .CO({NLW_bitcount0_carry__6_CO_UNCONNECTED[3:2],bitcount0_carry__6_n_2,bitcount0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\bitcount_reg_n_0_[30] ,\bitcount_reg_n_0_[29] }),
        .O({NLW_bitcount0_carry__6_O_UNCONNECTED[3],bitcount0_carry__6_n_5,bitcount0_carry__6_n_6,bitcount0_carry__6_n_7}),
        .S({1'b0,bitcount0_carry__6_i_1__1_n_0,bitcount0_carry__6_i_2__1_n_0,bitcount0_carry__6_i_3__1_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__6_i_1__1
       (.I0(\bitcount_reg_n_0_[31] ),
        .O(bitcount0_carry__6_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__6_i_2__1
       (.I0(\bitcount_reg_n_0_[30] ),
        .O(bitcount0_carry__6_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__6_i_3__1
       (.I0(\bitcount_reg_n_0_[29] ),
        .O(bitcount0_carry__6_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_1__1
       (.I0(\bitcount_reg_n_0_[4] ),
        .O(bitcount0_carry_i_1__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_2__1
       (.I0(\bitcount_reg_n_0_[3] ),
        .O(bitcount0_carry_i_2__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_3__1
       (.I0(\bitcount_reg_n_0_[2] ),
        .O(bitcount0_carry_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_4__1
       (.I0(\bitcount_reg_n_0_[1] ),
        .O(bitcount0_carry_i_4__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bitcount[0]_i_1__1 
       (.I0(state[0]),
        .I1(\bitcount_reg_n_0_[0] ),
        .O(\bitcount[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[10]_i_1__1 
       (.I0(state[0]),
        .I1(bitcount0_carry__1_n_6),
        .O(\bitcount[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[11]_i_1__1 
       (.I0(state[0]),
        .I1(bitcount0_carry__1_n_5),
        .O(\bitcount[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[12]_i_1__1 
       (.I0(state[0]),
        .I1(bitcount0_carry__1_n_4),
        .O(\bitcount[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[13]_i_1__1 
       (.I0(state[0]),
        .I1(bitcount0_carry__2_n_7),
        .O(\bitcount[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[14]_i_1__1 
       (.I0(state[0]),
        .I1(bitcount0_carry__2_n_6),
        .O(\bitcount[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[15]_i_1__1 
       (.I0(state[0]),
        .I1(bitcount0_carry__2_n_5),
        .O(\bitcount[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[16]_i_1__1 
       (.I0(state[0]),
        .I1(bitcount0_carry__2_n_4),
        .O(\bitcount[16]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[17]_i_1__1 
       (.I0(state[0]),
        .I1(bitcount0_carry__3_n_7),
        .O(\bitcount[17]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[18]_i_1__1 
       (.I0(state[0]),
        .I1(bitcount0_carry__3_n_6),
        .O(\bitcount[18]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[19]_i_1__1 
       (.I0(state[0]),
        .I1(bitcount0_carry__3_n_5),
        .O(\bitcount[19]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bitcount[1]_i_1__1 
       (.I0(bitcount0_carry_n_7),
        .I1(state[0]),
        .O(\bitcount[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[20]_i_1__1 
       (.I0(state[0]),
        .I1(bitcount0_carry__3_n_4),
        .O(\bitcount[20]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[21]_i_1__1 
       (.I0(state[0]),
        .I1(bitcount0_carry__4_n_7),
        .O(\bitcount[21]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[22]_i_1__1 
       (.I0(state[0]),
        .I1(bitcount0_carry__4_n_6),
        .O(\bitcount[22]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[23]_i_1__1 
       (.I0(state[0]),
        .I1(bitcount0_carry__4_n_5),
        .O(\bitcount[23]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[24]_i_1__1 
       (.I0(state[0]),
        .I1(bitcount0_carry__4_n_4),
        .O(\bitcount[24]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[25]_i_1__1 
       (.I0(state[0]),
        .I1(bitcount0_carry__5_n_7),
        .O(\bitcount[25]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[26]_i_1__1 
       (.I0(state[0]),
        .I1(bitcount0_carry__5_n_6),
        .O(\bitcount[26]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[27]_i_1__1 
       (.I0(state[0]),
        .I1(bitcount0_carry__5_n_5),
        .O(\bitcount[27]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[28]_i_1__1 
       (.I0(state[0]),
        .I1(bitcount0_carry__5_n_4),
        .O(\bitcount[28]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[29]_i_1__1 
       (.I0(state[0]),
        .I1(bitcount0_carry__6_n_7),
        .O(\bitcount[29]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[2]_i_1__7 
       (.I0(state[0]),
        .I1(bitcount0_carry_n_6),
        .O(\bitcount[2]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[30]_i_1__1 
       (.I0(state[0]),
        .I1(bitcount0_carry__6_n_6),
        .O(\bitcount[30]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \bitcount[31]_i_1__1 
       (.I0(sclock_reg),
        .I1(z1_sclock_reg),
        .I2(state[2]),
        .I3(state[1]),
        .O(bitcount));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[31]_i_2__1 
       (.I0(state[0]),
        .I1(bitcount0_carry__6_n_5),
        .O(\bitcount[31]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[3]_i_1__1 
       (.I0(state[0]),
        .I1(bitcount0_carry_n_5),
        .O(\bitcount[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[4]_i_1__1 
       (.I0(state[0]),
        .I1(bitcount0_carry_n_4),
        .O(\bitcount[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bitcount[5]_i_1__1 
       (.I0(bitcount0_carry__0_n_7),
        .I1(state[0]),
        .O(\bitcount[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[6]_i_1__1 
       (.I0(state[0]),
        .I1(bitcount0_carry__0_n_6),
        .O(\bitcount[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[7]_i_1__1 
       (.I0(state[0]),
        .I1(bitcount0_carry__0_n_5),
        .O(\bitcount[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[8]_i_1__1 
       (.I0(state[0]),
        .I1(bitcount0_carry__0_n_4),
        .O(\bitcount[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[9]_i_1__1 
       (.I0(state[0]),
        .I1(bitcount0_carry__1_n_7),
        .O(\bitcount[9]_i_1__1_n_0 ));
  FDCE \bitcount_reg[0] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[0]_i_1__1_n_0 ),
        .Q(\bitcount_reg_n_0_[0] ));
  FDCE \bitcount_reg[10] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[10]_i_1__1_n_0 ),
        .Q(\bitcount_reg_n_0_[10] ));
  FDCE \bitcount_reg[11] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[11]_i_1__1_n_0 ),
        .Q(\bitcount_reg_n_0_[11] ));
  FDCE \bitcount_reg[12] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[12]_i_1__1_n_0 ),
        .Q(\bitcount_reg_n_0_[12] ));
  FDCE \bitcount_reg[13] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[13]_i_1__1_n_0 ),
        .Q(\bitcount_reg_n_0_[13] ));
  FDCE \bitcount_reg[14] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[14]_i_1__1_n_0 ),
        .Q(\bitcount_reg_n_0_[14] ));
  FDCE \bitcount_reg[15] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[15]_i_1__1_n_0 ),
        .Q(\bitcount_reg_n_0_[15] ));
  FDCE \bitcount_reg[16] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[16]_i_1__1_n_0 ),
        .Q(\bitcount_reg_n_0_[16] ));
  FDCE \bitcount_reg[17] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[17]_i_1__1_n_0 ),
        .Q(\bitcount_reg_n_0_[17] ));
  FDCE \bitcount_reg[18] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[18]_i_1__1_n_0 ),
        .Q(\bitcount_reg_n_0_[18] ));
  FDCE \bitcount_reg[19] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[19]_i_1__1_n_0 ),
        .Q(\bitcount_reg_n_0_[19] ));
  FDCE \bitcount_reg[1] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[1]_i_1__1_n_0 ),
        .Q(\bitcount_reg_n_0_[1] ));
  FDCE \bitcount_reg[20] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[20]_i_1__1_n_0 ),
        .Q(\bitcount_reg_n_0_[20] ));
  FDCE \bitcount_reg[21] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[21]_i_1__1_n_0 ),
        .Q(\bitcount_reg_n_0_[21] ));
  FDCE \bitcount_reg[22] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[22]_i_1__1_n_0 ),
        .Q(\bitcount_reg_n_0_[22] ));
  FDCE \bitcount_reg[23] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[23]_i_1__1_n_0 ),
        .Q(\bitcount_reg_n_0_[23] ));
  FDCE \bitcount_reg[24] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[24]_i_1__1_n_0 ),
        .Q(\bitcount_reg_n_0_[24] ));
  FDCE \bitcount_reg[25] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[25]_i_1__1_n_0 ),
        .Q(\bitcount_reg_n_0_[25] ));
  FDCE \bitcount_reg[26] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[26]_i_1__1_n_0 ),
        .Q(\bitcount_reg_n_0_[26] ));
  FDCE \bitcount_reg[27] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[27]_i_1__1_n_0 ),
        .Q(\bitcount_reg_n_0_[27] ));
  FDCE \bitcount_reg[28] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[28]_i_1__1_n_0 ),
        .Q(\bitcount_reg_n_0_[28] ));
  FDCE \bitcount_reg[29] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[29]_i_1__1_n_0 ),
        .Q(\bitcount_reg_n_0_[29] ));
  FDCE \bitcount_reg[2] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[2]_i_1__7_n_0 ),
        .Q(\bitcount_reg_n_0_[2] ));
  FDCE \bitcount_reg[30] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[30]_i_1__1_n_0 ),
        .Q(\bitcount_reg_n_0_[30] ));
  FDCE \bitcount_reg[31] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[31]_i_2__1_n_0 ),
        .Q(\bitcount_reg_n_0_[31] ));
  FDCE \bitcount_reg[3] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[3]_i_1__1_n_0 ),
        .Q(\bitcount_reg_n_0_[3] ));
  FDCE \bitcount_reg[4] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[4]_i_1__1_n_0 ),
        .Q(\bitcount_reg_n_0_[4] ));
  FDCE \bitcount_reg[5] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[5]_i_1__1_n_0 ),
        .Q(\bitcount_reg_n_0_[5] ));
  FDCE \bitcount_reg[6] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[6]_i_1__1_n_0 ),
        .Q(\bitcount_reg_n_0_[6] ));
  FDCE \bitcount_reg[7] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[7]_i_1__1_n_0 ),
        .Q(\bitcount_reg_n_0_[7] ));
  FDCE \bitcount_reg[8] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[8]_i_1__1_n_0 ),
        .Q(\bitcount_reg_n_0_[8] ));
  FDCE \bitcount_reg[9] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[9]_i_1__1_n_0 ),
        .Q(\bitcount_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_10__1
       (.I0(p_0_in_0[18]),
        .I1(p_0_in_0[16]),
        .I2(p_0_in_0[17]),
        .I3(p_0_in_0[20]),
        .I4(p_0_in_0[19]),
        .O(dout_rdy_i_10__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    dout_rdy_i_1__1
       (.I0(sclock_reg),
        .I1(z1_sclock_reg),
        .I2(dout_rdy_i_2__1_n_0),
        .I3(state[2]),
        .I4(state[1]),
        .I5(state[0]),
        .O(dout_rdy1_out));
  LUT4 #(
    .INIT(16'h6996)) 
    dout_rdy_i_2__1
       (.I0(dout_rdy_i_3__1_n_0),
        .I1(dout_rdy_i_4__1_n_0),
        .I2(dout_rdy_i_5__1_n_0),
        .I3(dout_rdy_i_6__1_n_0),
        .O(dout_rdy_i_2__1_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_3__1
       (.I0(p_0_in_0[10]),
        .I1(p_0_in_0[11]),
        .I2(p_0_in_0[8]),
        .I3(p_0_in_0[9]),
        .I4(dout_rdy_i_7__1_n_0),
        .O(dout_rdy_i_3__1_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_4__1
       (.I0(dout_rdy_i_8__1_n_0),
        .I1(p_0_in_0[6]),
        .I2(p_0_in_0[7]),
        .I3(p_0_in_0[4]),
        .I4(p_0_in_0[5]),
        .O(dout_rdy_i_4__1_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_5__1
       (.I0(dout_rdy_i_9__1_n_0),
        .I1(p_0_in_0[32]),
        .I2(p_0_in_0[33]),
        .I3(p_0_in_0[30]),
        .I4(p_0_in_0[31]),
        .O(dout_rdy_i_5__1_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_6__1
       (.I0(dout_rdy_i_10__1_n_0),
        .I1(p_0_in_0[23]),
        .I2(p_0_in_0[24]),
        .I3(p_0_in_0[21]),
        .I4(p_0_in_0[22]),
        .O(dout_rdy_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    dout_rdy_i_7__1
       (.I0(p_0_in_0[13]),
        .I1(p_0_in_0[12]),
        .I2(p_0_in_0[15]),
        .I3(p_0_in_0[14]),
        .O(dout_rdy_i_7__1_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_8__1
       (.I0(p_0_in_0[1]),
        .I1(\shift_reg_reg_n_0_[0] ),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[3]),
        .I4(p_0_in_0[2]),
        .O(dout_rdy_i_8__1_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_9__1
       (.I0(p_0_in_0[27]),
        .I1(p_0_in_0[25]),
        .I2(p_0_in_0[26]),
        .I3(p_0_in_0[29]),
        .I4(p_0_in_0[28]),
        .O(dout_rdy_i_9__1_n_0));
  FDCE dout_rdy_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(dout_rdy1_out),
        .Q(rx_fifo_wr));
  FDCE \dout_reg[0] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[0]),
        .Q(\status_reg_reg[2] [0]));
  FDCE \dout_reg[10] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[10]),
        .Q(\status_reg_reg[2] [10]));
  FDCE \dout_reg[11] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[11]),
        .Q(\status_reg_reg[2] [11]));
  FDCE \dout_reg[12] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[12]),
        .Q(\status_reg_reg[2] [12]));
  FDCE \dout_reg[13] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[13]),
        .Q(\status_reg_reg[2] [13]));
  FDCE \dout_reg[14] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[14]),
        .Q(\status_reg_reg[2] [14]));
  FDCE \dout_reg[15] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[15]),
        .Q(\status_reg_reg[2] [15]));
  FDCE \dout_reg[16] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[16]),
        .Q(\status_reg_reg[2] [16]));
  FDCE \dout_reg[17] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[17]),
        .Q(\status_reg_reg[2] [17]));
  FDCE \dout_reg[18] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[18]),
        .Q(\status_reg_reg[2] [18]));
  FDCE \dout_reg[19] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[19]),
        .Q(\status_reg_reg[2] [19]));
  FDCE \dout_reg[1] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[1]),
        .Q(\status_reg_reg[2] [1]));
  FDCE \dout_reg[20] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[20]),
        .Q(\status_reg_reg[2] [20]));
  FDCE \dout_reg[21] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[21]),
        .Q(\status_reg_reg[2] [21]));
  FDCE \dout_reg[22] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[22]),
        .Q(\status_reg_reg[2] [22]));
  FDCE \dout_reg[23] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[23]),
        .Q(\status_reg_reg[2] [23]));
  FDCE \dout_reg[24] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[24]),
        .Q(\status_reg_reg[2] [24]));
  FDCE \dout_reg[25] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[25]),
        .Q(\status_reg_reg[2] [25]));
  FDCE \dout_reg[26] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[26]),
        .Q(\status_reg_reg[2] [26]));
  FDCE \dout_reg[27] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[27]),
        .Q(\status_reg_reg[2] [27]));
  FDCE \dout_reg[28] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[28]),
        .Q(\status_reg_reg[2] [28]));
  FDCE \dout_reg[29] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[29]),
        .Q(\status_reg_reg[2] [29]));
  FDCE \dout_reg[2] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[2]),
        .Q(\status_reg_reg[2] [2]));
  FDCE \dout_reg[30] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[30]),
        .Q(\status_reg_reg[2] [30]));
  FDCE \dout_reg[31] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[31]),
        .Q(\status_reg_reg[2] [31]));
  FDCE \dout_reg[32] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[32]),
        .Q(\status_reg_reg[2] [32]));
  FDCE \dout_reg[33] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[33]),
        .Q(\status_reg_reg[2] [33]));
  FDCE \dout_reg[3] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[3]),
        .Q(\status_reg_reg[2] [3]));
  FDCE \dout_reg[4] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[4]),
        .Q(\status_reg_reg[2] [4]));
  FDCE \dout_reg[5] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[5]),
        .Q(\status_reg_reg[2] [5]));
  FDCE \dout_reg[6] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[6]),
        .Q(\status_reg_reg[2] [6]));
  FDCE \dout_reg[7] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[7]),
        .Q(\status_reg_reg[2] [7]));
  FDCE \dout_reg[8] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[8]),
        .Q(\status_reg_reg[2] [8]));
  FDCE \dout_reg[9] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[9]),
        .Q(\status_reg_reg[2] [9]));
  LUT2 #(
    .INIT(4'hB)) 
    \genblk5_0.fifo_36_bl.fifo_36_bl_i_2__2 
       (.I0(\ctrl_reg_reg[0] ),
        .I1(s00_axi_aresetn),
        .O(AR));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \parity_fail_cnt[0]_i_1__1 
       (.I0(sclock_reg),
        .I1(z1_sclock_reg),
        .I2(state[2]),
        .I3(dout_rdy_i_2__1_n_0),
        .I4(state[1]),
        .I5(state[0]),
        .O(\parity_fail_cnt[0]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[0]_i_3__1 
       (.I0(parity_fail_cnt_reg[3]),
        .O(\parity_fail_cnt[0]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[0]_i_4__1 
       (.I0(parity_fail_cnt_reg[2]),
        .O(\parity_fail_cnt[0]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[0]_i_5__1 
       (.I0(parity_fail_cnt_reg[1]),
        .O(\parity_fail_cnt[0]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \parity_fail_cnt[0]_i_6__1 
       (.I0(rx_parity_fails),
        .O(\parity_fail_cnt[0]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[12]_i_2__1 
       (.I0(parity_fail_cnt_reg[15]),
        .O(\parity_fail_cnt[12]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[12]_i_3__1 
       (.I0(parity_fail_cnt_reg[14]),
        .O(\parity_fail_cnt[12]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[12]_i_4__1 
       (.I0(parity_fail_cnt_reg[13]),
        .O(\parity_fail_cnt[12]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[12]_i_5__1 
       (.I0(parity_fail_cnt_reg[12]),
        .O(\parity_fail_cnt[12]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[16]_i_2__1 
       (.I0(parity_fail_cnt_reg[19]),
        .O(\parity_fail_cnt[16]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[16]_i_3__1 
       (.I0(parity_fail_cnt_reg[18]),
        .O(\parity_fail_cnt[16]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[16]_i_4__1 
       (.I0(parity_fail_cnt_reg[17]),
        .O(\parity_fail_cnt[16]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[16]_i_5__1 
       (.I0(parity_fail_cnt_reg[16]),
        .O(\parity_fail_cnt[16]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[20]_i_2__1 
       (.I0(parity_fail_cnt_reg[23]),
        .O(\parity_fail_cnt[20]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[20]_i_3__1 
       (.I0(parity_fail_cnt_reg[22]),
        .O(\parity_fail_cnt[20]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[20]_i_4__1 
       (.I0(parity_fail_cnt_reg[21]),
        .O(\parity_fail_cnt[20]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[20]_i_5__1 
       (.I0(parity_fail_cnt_reg[20]),
        .O(\parity_fail_cnt[20]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[24]_i_2__1 
       (.I0(parity_fail_cnt_reg[27]),
        .O(\parity_fail_cnt[24]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[24]_i_3__1 
       (.I0(parity_fail_cnt_reg[26]),
        .O(\parity_fail_cnt[24]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[24]_i_4__1 
       (.I0(parity_fail_cnt_reg[25]),
        .O(\parity_fail_cnt[24]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[24]_i_5__1 
       (.I0(parity_fail_cnt_reg[24]),
        .O(\parity_fail_cnt[24]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[28]_i_2__1 
       (.I0(parity_fail_cnt_reg[31]),
        .O(\parity_fail_cnt[28]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[28]_i_3__1 
       (.I0(parity_fail_cnt_reg[30]),
        .O(\parity_fail_cnt[28]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[28]_i_4__1 
       (.I0(parity_fail_cnt_reg[29]),
        .O(\parity_fail_cnt[28]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[28]_i_5__1 
       (.I0(parity_fail_cnt_reg[28]),
        .O(\parity_fail_cnt[28]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[4]_i_2__1 
       (.I0(parity_fail_cnt_reg[7]),
        .O(\parity_fail_cnt[4]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[4]_i_3__1 
       (.I0(parity_fail_cnt_reg[6]),
        .O(\parity_fail_cnt[4]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[4]_i_4__1 
       (.I0(parity_fail_cnt_reg[5]),
        .O(\parity_fail_cnt[4]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[4]_i_5__1 
       (.I0(parity_fail_cnt_reg[4]),
        .O(\parity_fail_cnt[4]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[8]_i_2__1 
       (.I0(parity_fail_cnt_reg[11]),
        .O(\parity_fail_cnt[8]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[8]_i_3__1 
       (.I0(parity_fail_cnt_reg[10]),
        .O(\parity_fail_cnt[8]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[8]_i_4__1 
       (.I0(parity_fail_cnt_reg[9]),
        .O(\parity_fail_cnt[8]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[8]_i_5__1 
       (.I0(parity_fail_cnt_reg[8]),
        .O(\parity_fail_cnt[8]_i_5__1_n_0 ));
  FDCE \parity_fail_cnt_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[0]_i_2__1_n_7 ),
        .Q(rx_parity_fails));
  CARRY4 \parity_fail_cnt_reg[0]_i_2__1 
       (.CI(1'b0),
        .CO({\parity_fail_cnt_reg[0]_i_2__1_n_0 ,\parity_fail_cnt_reg[0]_i_2__1_n_1 ,\parity_fail_cnt_reg[0]_i_2__1_n_2 ,\parity_fail_cnt_reg[0]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\parity_fail_cnt_reg[0]_i_2__1_n_4 ,\parity_fail_cnt_reg[0]_i_2__1_n_5 ,\parity_fail_cnt_reg[0]_i_2__1_n_6 ,\parity_fail_cnt_reg[0]_i_2__1_n_7 }),
        .S({\parity_fail_cnt[0]_i_3__1_n_0 ,\parity_fail_cnt[0]_i_4__1_n_0 ,\parity_fail_cnt[0]_i_5__1_n_0 ,\parity_fail_cnt[0]_i_6__1_n_0 }));
  FDCE \parity_fail_cnt_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[8]_i_1__1_n_5 ),
        .Q(parity_fail_cnt_reg[10]));
  FDCE \parity_fail_cnt_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[8]_i_1__1_n_4 ),
        .Q(parity_fail_cnt_reg[11]));
  FDCE \parity_fail_cnt_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[12]_i_1__1_n_7 ),
        .Q(parity_fail_cnt_reg[12]));
  CARRY4 \parity_fail_cnt_reg[12]_i_1__1 
       (.CI(\parity_fail_cnt_reg[8]_i_1__1_n_0 ),
        .CO({\parity_fail_cnt_reg[12]_i_1__1_n_0 ,\parity_fail_cnt_reg[12]_i_1__1_n_1 ,\parity_fail_cnt_reg[12]_i_1__1_n_2 ,\parity_fail_cnt_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[12]_i_1__1_n_4 ,\parity_fail_cnt_reg[12]_i_1__1_n_5 ,\parity_fail_cnt_reg[12]_i_1__1_n_6 ,\parity_fail_cnt_reg[12]_i_1__1_n_7 }),
        .S({\parity_fail_cnt[12]_i_2__1_n_0 ,\parity_fail_cnt[12]_i_3__1_n_0 ,\parity_fail_cnt[12]_i_4__1_n_0 ,\parity_fail_cnt[12]_i_5__1_n_0 }));
  FDCE \parity_fail_cnt_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[12]_i_1__1_n_6 ),
        .Q(parity_fail_cnt_reg[13]));
  FDCE \parity_fail_cnt_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[12]_i_1__1_n_5 ),
        .Q(parity_fail_cnt_reg[14]));
  FDCE \parity_fail_cnt_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[12]_i_1__1_n_4 ),
        .Q(parity_fail_cnt_reg[15]));
  FDCE \parity_fail_cnt_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[16]_i_1__1_n_7 ),
        .Q(parity_fail_cnt_reg[16]));
  CARRY4 \parity_fail_cnt_reg[16]_i_1__1 
       (.CI(\parity_fail_cnt_reg[12]_i_1__1_n_0 ),
        .CO({\parity_fail_cnt_reg[16]_i_1__1_n_0 ,\parity_fail_cnt_reg[16]_i_1__1_n_1 ,\parity_fail_cnt_reg[16]_i_1__1_n_2 ,\parity_fail_cnt_reg[16]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[16]_i_1__1_n_4 ,\parity_fail_cnt_reg[16]_i_1__1_n_5 ,\parity_fail_cnt_reg[16]_i_1__1_n_6 ,\parity_fail_cnt_reg[16]_i_1__1_n_7 }),
        .S({\parity_fail_cnt[16]_i_2__1_n_0 ,\parity_fail_cnt[16]_i_3__1_n_0 ,\parity_fail_cnt[16]_i_4__1_n_0 ,\parity_fail_cnt[16]_i_5__1_n_0 }));
  FDCE \parity_fail_cnt_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[16]_i_1__1_n_6 ),
        .Q(parity_fail_cnt_reg[17]));
  FDCE \parity_fail_cnt_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[16]_i_1__1_n_5 ),
        .Q(parity_fail_cnt_reg[18]));
  FDCE \parity_fail_cnt_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[16]_i_1__1_n_4 ),
        .Q(parity_fail_cnt_reg[19]));
  FDCE \parity_fail_cnt_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[0]_i_2__1_n_6 ),
        .Q(parity_fail_cnt_reg[1]));
  FDCE \parity_fail_cnt_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[20]_i_1__1_n_7 ),
        .Q(parity_fail_cnt_reg[20]));
  CARRY4 \parity_fail_cnt_reg[20]_i_1__1 
       (.CI(\parity_fail_cnt_reg[16]_i_1__1_n_0 ),
        .CO({\parity_fail_cnt_reg[20]_i_1__1_n_0 ,\parity_fail_cnt_reg[20]_i_1__1_n_1 ,\parity_fail_cnt_reg[20]_i_1__1_n_2 ,\parity_fail_cnt_reg[20]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[20]_i_1__1_n_4 ,\parity_fail_cnt_reg[20]_i_1__1_n_5 ,\parity_fail_cnt_reg[20]_i_1__1_n_6 ,\parity_fail_cnt_reg[20]_i_1__1_n_7 }),
        .S({\parity_fail_cnt[20]_i_2__1_n_0 ,\parity_fail_cnt[20]_i_3__1_n_0 ,\parity_fail_cnt[20]_i_4__1_n_0 ,\parity_fail_cnt[20]_i_5__1_n_0 }));
  FDCE \parity_fail_cnt_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[20]_i_1__1_n_6 ),
        .Q(parity_fail_cnt_reg[21]));
  FDCE \parity_fail_cnt_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[20]_i_1__1_n_5 ),
        .Q(parity_fail_cnt_reg[22]));
  FDCE \parity_fail_cnt_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[20]_i_1__1_n_4 ),
        .Q(parity_fail_cnt_reg[23]));
  FDCE \parity_fail_cnt_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[24]_i_1__1_n_7 ),
        .Q(parity_fail_cnt_reg[24]));
  CARRY4 \parity_fail_cnt_reg[24]_i_1__1 
       (.CI(\parity_fail_cnt_reg[20]_i_1__1_n_0 ),
        .CO({\parity_fail_cnt_reg[24]_i_1__1_n_0 ,\parity_fail_cnt_reg[24]_i_1__1_n_1 ,\parity_fail_cnt_reg[24]_i_1__1_n_2 ,\parity_fail_cnt_reg[24]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[24]_i_1__1_n_4 ,\parity_fail_cnt_reg[24]_i_1__1_n_5 ,\parity_fail_cnt_reg[24]_i_1__1_n_6 ,\parity_fail_cnt_reg[24]_i_1__1_n_7 }),
        .S({\parity_fail_cnt[24]_i_2__1_n_0 ,\parity_fail_cnt[24]_i_3__1_n_0 ,\parity_fail_cnt[24]_i_4__1_n_0 ,\parity_fail_cnt[24]_i_5__1_n_0 }));
  FDCE \parity_fail_cnt_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[24]_i_1__1_n_6 ),
        .Q(parity_fail_cnt_reg[25]));
  FDCE \parity_fail_cnt_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[24]_i_1__1_n_5 ),
        .Q(parity_fail_cnt_reg[26]));
  FDCE \parity_fail_cnt_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[24]_i_1__1_n_4 ),
        .Q(parity_fail_cnt_reg[27]));
  FDCE \parity_fail_cnt_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[28]_i_1__1_n_7 ),
        .Q(parity_fail_cnt_reg[28]));
  CARRY4 \parity_fail_cnt_reg[28]_i_1__1 
       (.CI(\parity_fail_cnt_reg[24]_i_1__1_n_0 ),
        .CO({\NLW_parity_fail_cnt_reg[28]_i_1__1_CO_UNCONNECTED [3],\parity_fail_cnt_reg[28]_i_1__1_n_1 ,\parity_fail_cnt_reg[28]_i_1__1_n_2 ,\parity_fail_cnt_reg[28]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[28]_i_1__1_n_4 ,\parity_fail_cnt_reg[28]_i_1__1_n_5 ,\parity_fail_cnt_reg[28]_i_1__1_n_6 ,\parity_fail_cnt_reg[28]_i_1__1_n_7 }),
        .S({\parity_fail_cnt[28]_i_2__1_n_0 ,\parity_fail_cnt[28]_i_3__1_n_0 ,\parity_fail_cnt[28]_i_4__1_n_0 ,\parity_fail_cnt[28]_i_5__1_n_0 }));
  FDCE \parity_fail_cnt_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[28]_i_1__1_n_6 ),
        .Q(parity_fail_cnt_reg[29]));
  FDCE \parity_fail_cnt_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[0]_i_2__1_n_5 ),
        .Q(parity_fail_cnt_reg[2]));
  FDCE \parity_fail_cnt_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[28]_i_1__1_n_5 ),
        .Q(parity_fail_cnt_reg[30]));
  FDCE \parity_fail_cnt_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[28]_i_1__1_n_4 ),
        .Q(parity_fail_cnt_reg[31]));
  FDCE \parity_fail_cnt_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[0]_i_2__1_n_4 ),
        .Q(parity_fail_cnt_reg[3]));
  FDCE \parity_fail_cnt_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[4]_i_1__1_n_7 ),
        .Q(parity_fail_cnt_reg[4]));
  CARRY4 \parity_fail_cnt_reg[4]_i_1__1 
       (.CI(\parity_fail_cnt_reg[0]_i_2__1_n_0 ),
        .CO({\parity_fail_cnt_reg[4]_i_1__1_n_0 ,\parity_fail_cnt_reg[4]_i_1__1_n_1 ,\parity_fail_cnt_reg[4]_i_1__1_n_2 ,\parity_fail_cnt_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[4]_i_1__1_n_4 ,\parity_fail_cnt_reg[4]_i_1__1_n_5 ,\parity_fail_cnt_reg[4]_i_1__1_n_6 ,\parity_fail_cnt_reg[4]_i_1__1_n_7 }),
        .S({\parity_fail_cnt[4]_i_2__1_n_0 ,\parity_fail_cnt[4]_i_3__1_n_0 ,\parity_fail_cnt[4]_i_4__1_n_0 ,\parity_fail_cnt[4]_i_5__1_n_0 }));
  FDCE \parity_fail_cnt_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[4]_i_1__1_n_6 ),
        .Q(parity_fail_cnt_reg[5]));
  FDCE \parity_fail_cnt_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[4]_i_1__1_n_5 ),
        .Q(parity_fail_cnt_reg[6]));
  FDCE \parity_fail_cnt_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[4]_i_1__1_n_4 ),
        .Q(parity_fail_cnt_reg[7]));
  FDCE \parity_fail_cnt_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[8]_i_1__1_n_7 ),
        .Q(parity_fail_cnt_reg[8]));
  CARRY4 \parity_fail_cnt_reg[8]_i_1__1 
       (.CI(\parity_fail_cnt_reg[4]_i_1__1_n_0 ),
        .CO({\parity_fail_cnt_reg[8]_i_1__1_n_0 ,\parity_fail_cnt_reg[8]_i_1__1_n_1 ,\parity_fail_cnt_reg[8]_i_1__1_n_2 ,\parity_fail_cnt_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[8]_i_1__1_n_4 ,\parity_fail_cnt_reg[8]_i_1__1_n_5 ,\parity_fail_cnt_reg[8]_i_1__1_n_6 ,\parity_fail_cnt_reg[8]_i_1__1_n_7 }),
        .S({\parity_fail_cnt[8]_i_2__1_n_0 ,\parity_fail_cnt[8]_i_3__1_n_0 ,\parity_fail_cnt[8]_i_4__1_n_0 ,\parity_fail_cnt[8]_i_5__1_n_0 }));
  FDCE \parity_fail_cnt_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[8]_i_1__1_n_6 ),
        .Q(parity_fail_cnt_reg[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[0]_i_16 
       (.I0(rx_stopbit_fails),
        .I1(rx_parity_fails),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[0]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[0]),
        .O(\rd_data_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[10]_i_13 
       (.I0(stopbit_fail_cnt_reg[10]),
        .I1(parity_fail_cnt_reg[10]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[10]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[10]),
        .O(\rd_data[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[10]_i_7 
       (.I0(\rd_data[10]_i_13_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[6]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[6]),
        .O(\sector_rd_data[2]__0 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[11]_i_13 
       (.I0(stopbit_fail_cnt_reg[11]),
        .I1(parity_fail_cnt_reg[11]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[11]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[11]),
        .O(\rd_data[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[11]_i_7 
       (.I0(\rd_data[11]_i_13_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[7]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[7]),
        .O(\sector_rd_data[2]__0 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[12]_i_13 
       (.I0(stopbit_fail_cnt_reg[12]),
        .I1(parity_fail_cnt_reg[12]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[12]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[12]),
        .O(\rd_data[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[12]_i_7 
       (.I0(\rd_data[12]_i_13_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[8]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[8]),
        .O(\sector_rd_data[2]__0 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[13]_i_13 
       (.I0(stopbit_fail_cnt_reg[13]),
        .I1(parity_fail_cnt_reg[13]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[13]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[13]),
        .O(\rd_data[13]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[13]_i_7 
       (.I0(\rd_data[13]_i_13_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[9]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[9]),
        .O(\sector_rd_data[2]__0 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[14]_i_13 
       (.I0(stopbit_fail_cnt_reg[14]),
        .I1(parity_fail_cnt_reg[14]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[14]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[14]),
        .O(\rd_data[14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[14]_i_7 
       (.I0(\rd_data[14]_i_13_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[10]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[10]),
        .O(\sector_rd_data[2]__0 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[15]_i_13 
       (.I0(stopbit_fail_cnt_reg[15]),
        .I1(parity_fail_cnt_reg[15]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[15]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[15]),
        .O(\rd_data[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[15]_i_7 
       (.I0(\rd_data[15]_i_13_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[11]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[11]),
        .O(\sector_rd_data[2]__0 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[16]_i_13 
       (.I0(stopbit_fail_cnt_reg[16]),
        .I1(parity_fail_cnt_reg[16]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[16]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[16]),
        .O(\rd_data[16]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[16]_i_7 
       (.I0(\rd_data[16]_i_13_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[12]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[12]),
        .O(\sector_rd_data[2]__0 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[17]_i_13 
       (.I0(stopbit_fail_cnt_reg[17]),
        .I1(parity_fail_cnt_reg[17]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[17]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[17]),
        .O(\rd_data[17]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[17]_i_7 
       (.I0(\rd_data[17]_i_13_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[13]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[13]),
        .O(\sector_rd_data[2]__0 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[18]_i_13 
       (.I0(stopbit_fail_cnt_reg[18]),
        .I1(parity_fail_cnt_reg[18]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[18]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[18]),
        .O(\rd_data[18]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[18]_i_7 
       (.I0(\rd_data[18]_i_13_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[14]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[14]),
        .O(\sector_rd_data[2]__0 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[19]_i_13 
       (.I0(stopbit_fail_cnt_reg[19]),
        .I1(parity_fail_cnt_reg[19]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[19]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[19]),
        .O(\rd_data[19]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[19]_i_7 
       (.I0(\rd_data[19]_i_13_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[15]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[15]),
        .O(\sector_rd_data[2]__0 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[1]_i_16 
       (.I0(stopbit_fail_cnt_reg[1]),
        .I1(parity_fail_cnt_reg[1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[1]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[1]),
        .O(\rd_data_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[20]_i_13 
       (.I0(stopbit_fail_cnt_reg[20]),
        .I1(parity_fail_cnt_reg[20]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[20]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[20]),
        .O(\rd_data[20]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[20]_i_7 
       (.I0(\rd_data[20]_i_13_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[16]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[16]),
        .O(\sector_rd_data[2]__0 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[21]_i_13 
       (.I0(stopbit_fail_cnt_reg[21]),
        .I1(parity_fail_cnt_reg[21]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[21]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[21]),
        .O(\rd_data[21]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[21]_i_7 
       (.I0(\rd_data[21]_i_13_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[17]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[17]),
        .O(\sector_rd_data[2]__0 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[22]_i_13 
       (.I0(stopbit_fail_cnt_reg[22]),
        .I1(parity_fail_cnt_reg[22]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[22]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[22]),
        .O(\rd_data[22]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[22]_i_7 
       (.I0(\rd_data[22]_i_13_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[18]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[18]),
        .O(\sector_rd_data[2]__0 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[23]_i_13 
       (.I0(stopbit_fail_cnt_reg[23]),
        .I1(parity_fail_cnt_reg[23]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[23]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[23]),
        .O(\rd_data[23]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[23]_i_7 
       (.I0(\rd_data[23]_i_13_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[19]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[19]),
        .O(\sector_rd_data[2]__0 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[24]_i_13 
       (.I0(stopbit_fail_cnt_reg[24]),
        .I1(parity_fail_cnt_reg[24]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[24]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[24]),
        .O(\rd_data[24]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[24]_i_7 
       (.I0(\rd_data[24]_i_13_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[20]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[20]),
        .O(\sector_rd_data[2]__0 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[25]_i_13 
       (.I0(stopbit_fail_cnt_reg[25]),
        .I1(parity_fail_cnt_reg[25]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[25]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[25]),
        .O(\rd_data[25]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[25]_i_7 
       (.I0(\rd_data[25]_i_13_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[21]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[21]),
        .O(\sector_rd_data[2]__0 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[26]_i_13 
       (.I0(stopbit_fail_cnt_reg[26]),
        .I1(parity_fail_cnt_reg[26]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[26]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[26]),
        .O(\rd_data[26]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[26]_i_7 
       (.I0(\rd_data[26]_i_13_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[22]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[22]),
        .O(\sector_rd_data[2]__0 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[27]_i_13 
       (.I0(stopbit_fail_cnt_reg[27]),
        .I1(parity_fail_cnt_reg[27]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[27]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[27]),
        .O(\rd_data[27]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[27]_i_7 
       (.I0(\rd_data[27]_i_13_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[23]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[23]),
        .O(\sector_rd_data[2]__0 [27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[28]_i_13 
       (.I0(stopbit_fail_cnt_reg[28]),
        .I1(parity_fail_cnt_reg[28]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[28]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[28]),
        .O(\rd_data[28]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[28]_i_7 
       (.I0(\rd_data[28]_i_13_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[24]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[24]),
        .O(\sector_rd_data[2]__0 [28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[29]_i_13 
       (.I0(stopbit_fail_cnt_reg[29]),
        .I1(parity_fail_cnt_reg[29]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[29]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[29]),
        .O(\rd_data[29]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[29]_i_7 
       (.I0(\rd_data[29]_i_13_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[25]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[25]),
        .O(\sector_rd_data[2]__0 [29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[2]_i_16 
       (.I0(stopbit_fail_cnt_reg[2]),
        .I1(parity_fail_cnt_reg[2]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[2]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[2]),
        .O(\rd_data_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[30]_i_13 
       (.I0(stopbit_fail_cnt_reg[30]),
        .I1(parity_fail_cnt_reg[30]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[30]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[30]),
        .O(\rd_data[30]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[30]_i_7 
       (.I0(\rd_data[30]_i_13_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[26]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[26]),
        .O(\sector_rd_data[2]__0 [30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[31]_i_13 
       (.I0(stopbit_fail_cnt_reg[31]),
        .I1(parity_fail_cnt_reg[31]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[31]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[31]),
        .O(\rd_data[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[31]_i_7 
       (.I0(\rd_data[31]_i_13_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[27]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[27]),
        .O(\sector_rd_data[2]__0 [31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[3]_i_16 
       (.I0(stopbit_fail_cnt_reg[3]),
        .I1(parity_fail_cnt_reg[3]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[3]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[3]),
        .O(\rd_data_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[4]_i_13 
       (.I0(stopbit_fail_cnt_reg[4]),
        .I1(parity_fail_cnt_reg[4]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[4]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[4]),
        .O(\rd_data[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[4]_i_7 
       (.I0(\rd_data[4]_i_13_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[0]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[0]),
        .O(\sector_rd_data[2]__0 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[5]_i_13 
       (.I0(stopbit_fail_cnt_reg[5]),
        .I1(parity_fail_cnt_reg[5]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[5]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[5]),
        .O(\rd_data[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[5]_i_7 
       (.I0(\rd_data[5]_i_13_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[1]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[1]),
        .O(\sector_rd_data[2]__0 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[6]_i_13 
       (.I0(stopbit_fail_cnt_reg[6]),
        .I1(parity_fail_cnt_reg[6]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[6]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[6]),
        .O(\rd_data[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[6]_i_7 
       (.I0(\rd_data[6]_i_13_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[2]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[2]),
        .O(\sector_rd_data[2]__0 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[7]_i_13 
       (.I0(stopbit_fail_cnt_reg[7]),
        .I1(parity_fail_cnt_reg[7]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[7]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[7]),
        .O(\rd_data[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[7]_i_7 
       (.I0(\rd_data[7]_i_13_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[3]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[3]),
        .O(\sector_rd_data[2]__0 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[8]_i_13 
       (.I0(stopbit_fail_cnt_reg[8]),
        .I1(parity_fail_cnt_reg[8]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[8]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[8]),
        .O(\rd_data[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[8]_i_7 
       (.I0(\rd_data[8]_i_13_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[4]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[4]),
        .O(\sector_rd_data[2]__0 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[9]_i_13 
       (.I0(stopbit_fail_cnt_reg[9]),
        .I1(parity_fail_cnt_reg[9]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[9]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(tx_cnt_reg[9]),
        .O(\rd_data[9]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[9]_i_7 
       (.I0(\rd_data[9]_i_13_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[5]),
        .I4(\rd_sector_addr_reg[0]_rep ),
        .I5(DO[5]),
        .O(\sector_rd_data[2]__0 [9]));
  MUXF7 \rd_data_reg[10]_i_3 
       (.I0(\sector_rd_data[2]__0 [10]),
        .I1(\sector_rd_data[3]__0 [6]),
        .O(\rd_data_reg[10] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[11]_i_3 
       (.I0(\sector_rd_data[2]__0 [11]),
        .I1(\sector_rd_data[3]__0 [7]),
        .O(\rd_data_reg[11] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[12]_i_3 
       (.I0(\sector_rd_data[2]__0 [12]),
        .I1(\sector_rd_data[3]__0 [8]),
        .O(\rd_data_reg[12] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[13]_i_3 
       (.I0(\sector_rd_data[2]__0 [13]),
        .I1(\sector_rd_data[3]__0 [9]),
        .O(\rd_data_reg[13] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[14]_i_3 
       (.I0(\sector_rd_data[2]__0 [14]),
        .I1(\sector_rd_data[3]__0 [10]),
        .O(\rd_data_reg[14] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[15]_i_3 
       (.I0(\sector_rd_data[2]__0 [15]),
        .I1(\sector_rd_data[3]__0 [11]),
        .O(\rd_data_reg[15] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[16]_i_3 
       (.I0(\sector_rd_data[2]__0 [16]),
        .I1(\sector_rd_data[3]__0 [12]),
        .O(\rd_data_reg[16] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[17]_i_3 
       (.I0(\sector_rd_data[2]__0 [17]),
        .I1(\sector_rd_data[3]__0 [13]),
        .O(\rd_data_reg[17] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[18]_i_3 
       (.I0(\sector_rd_data[2]__0 [18]),
        .I1(\sector_rd_data[3]__0 [14]),
        .O(\rd_data_reg[18] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[19]_i_3 
       (.I0(\sector_rd_data[2]__0 [19]),
        .I1(\sector_rd_data[3]__0 [15]),
        .O(\rd_data_reg[19] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[20]_i_3 
       (.I0(\sector_rd_data[2]__0 [20]),
        .I1(\sector_rd_data[3]__0 [16]),
        .O(\rd_data_reg[20] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[21]_i_3 
       (.I0(\sector_rd_data[2]__0 [21]),
        .I1(\sector_rd_data[3]__0 [17]),
        .O(\rd_data_reg[21] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[22]_i_3 
       (.I0(\sector_rd_data[2]__0 [22]),
        .I1(\sector_rd_data[3]__0 [18]),
        .O(\rd_data_reg[22] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[23]_i_3 
       (.I0(\sector_rd_data[2]__0 [23]),
        .I1(\sector_rd_data[3]__0 [19]),
        .O(\rd_data_reg[23] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[24]_i_3 
       (.I0(\sector_rd_data[2]__0 [24]),
        .I1(\sector_rd_data[3]__0 [20]),
        .O(\rd_data_reg[24] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[25]_i_3 
       (.I0(\sector_rd_data[2]__0 [25]),
        .I1(\sector_rd_data[3]__0 [21]),
        .O(\rd_data_reg[25] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[26]_i_3 
       (.I0(\sector_rd_data[2]__0 [26]),
        .I1(\sector_rd_data[3]__0 [22]),
        .O(\rd_data_reg[26] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[27]_i_3 
       (.I0(\sector_rd_data[2]__0 [27]),
        .I1(\sector_rd_data[3]__0 [23]),
        .O(\rd_data_reg[27] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[28]_i_3 
       (.I0(\sector_rd_data[2]__0 [28]),
        .I1(\sector_rd_data[3]__0 [24]),
        .O(\rd_data_reg[28] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[29]_i_3 
       (.I0(\sector_rd_data[2]__0 [29]),
        .I1(\sector_rd_data[3]__0 [25]),
        .O(\rd_data_reg[29] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[30]_i_3 
       (.I0(\sector_rd_data[2]__0 [30]),
        .I1(\sector_rd_data[3]__0 [26]),
        .O(\rd_data_reg[30] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[31]_i_3 
       (.I0(\sector_rd_data[2]__0 [31]),
        .I1(\sector_rd_data[3]__0 [27]),
        .O(\rd_data_reg[31] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[4]_i_3 
       (.I0(\sector_rd_data[2]__0 [4]),
        .I1(\sector_rd_data[3]__0 [0]),
        .O(\rd_data_reg[4] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[5]_i_3 
       (.I0(\sector_rd_data[2]__0 [5]),
        .I1(\sector_rd_data[3]__0 [1]),
        .O(\rd_data_reg[5] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[6]_i_3 
       (.I0(\sector_rd_data[2]__0 [6]),
        .I1(\sector_rd_data[3]__0 [2]),
        .O(\rd_data_reg[6] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[7]_i_3 
       (.I0(\sector_rd_data[2]__0 [7]),
        .I1(\sector_rd_data[3]__0 [3]),
        .O(\rd_data_reg[7] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[8]_i_3 
       (.I0(\sector_rd_data[2]__0 [8]),
        .I1(\sector_rd_data[3]__0 [4]),
        .O(\rd_data_reg[8] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[9]_i_3 
       (.I0(\sector_rd_data[2]__0 [9]),
        .I1(\sector_rd_data[3]__0 [5]),
        .O(\rd_data_reg[9] ),
        .S(p_0_in));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[0]_i_2__1 
       (.I0(rx_cnt_reg[3]),
        .O(\rx_cnt[0]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[0]_i_3__1 
       (.I0(rx_cnt_reg[2]),
        .O(\rx_cnt[0]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[0]_i_4__1 
       (.I0(rx_cnt_reg[1]),
        .O(\rx_cnt[0]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rx_cnt[0]_i_5__1 
       (.I0(rx_cnt_reg[0]),
        .O(\rx_cnt[0]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[12]_i_2__1 
       (.I0(rx_cnt_reg[15]),
        .O(\rx_cnt[12]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[12]_i_3__1 
       (.I0(rx_cnt_reg[14]),
        .O(\rx_cnt[12]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[12]_i_4__1 
       (.I0(rx_cnt_reg[13]),
        .O(\rx_cnt[12]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[12]_i_5__1 
       (.I0(rx_cnt_reg[12]),
        .O(\rx_cnt[12]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[16]_i_2__1 
       (.I0(rx_cnt_reg[19]),
        .O(\rx_cnt[16]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[16]_i_3__1 
       (.I0(rx_cnt_reg[18]),
        .O(\rx_cnt[16]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[16]_i_4__1 
       (.I0(rx_cnt_reg[17]),
        .O(\rx_cnt[16]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[16]_i_5__1 
       (.I0(rx_cnt_reg[16]),
        .O(\rx_cnt[16]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[20]_i_2__1 
       (.I0(rx_cnt_reg[23]),
        .O(\rx_cnt[20]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[20]_i_3__1 
       (.I0(rx_cnt_reg[22]),
        .O(\rx_cnt[20]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[20]_i_4__1 
       (.I0(rx_cnt_reg[21]),
        .O(\rx_cnt[20]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[20]_i_5__1 
       (.I0(rx_cnt_reg[20]),
        .O(\rx_cnt[20]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[24]_i_2__1 
       (.I0(rx_cnt_reg[27]),
        .O(\rx_cnt[24]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[24]_i_3__1 
       (.I0(rx_cnt_reg[26]),
        .O(\rx_cnt[24]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[24]_i_4__1 
       (.I0(rx_cnt_reg[25]),
        .O(\rx_cnt[24]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[24]_i_5__1 
       (.I0(rx_cnt_reg[24]),
        .O(\rx_cnt[24]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[28]_i_2__1 
       (.I0(rx_cnt_reg[31]),
        .O(\rx_cnt[28]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[28]_i_3__1 
       (.I0(rx_cnt_reg[30]),
        .O(\rx_cnt[28]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[28]_i_4__1 
       (.I0(rx_cnt_reg[29]),
        .O(\rx_cnt[28]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[28]_i_5__1 
       (.I0(rx_cnt_reg[28]),
        .O(\rx_cnt[28]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[4]_i_2__1 
       (.I0(rx_cnt_reg[7]),
        .O(\rx_cnt[4]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[4]_i_3__1 
       (.I0(rx_cnt_reg[6]),
        .O(\rx_cnt[4]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[4]_i_4__1 
       (.I0(rx_cnt_reg[5]),
        .O(\rx_cnt[4]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[4]_i_5__1 
       (.I0(rx_cnt_reg[4]),
        .O(\rx_cnt[4]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[8]_i_2__1 
       (.I0(rx_cnt_reg[11]),
        .O(\rx_cnt[8]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[8]_i_3__1 
       (.I0(rx_cnt_reg[10]),
        .O(\rx_cnt[8]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[8]_i_4__1 
       (.I0(rx_cnt_reg[9]),
        .O(\rx_cnt[8]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[8]_i_5__1 
       (.I0(rx_cnt_reg[8]),
        .O(\rx_cnt[8]_i_5__1_n_0 ));
  FDCE \rx_cnt_reg[0] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[0]_i_1__1_n_7 ),
        .Q(rx_cnt_reg[0]));
  CARRY4 \rx_cnt_reg[0]_i_1__1 
       (.CI(1'b0),
        .CO({\rx_cnt_reg[0]_i_1__1_n_0 ,\rx_cnt_reg[0]_i_1__1_n_1 ,\rx_cnt_reg[0]_i_1__1_n_2 ,\rx_cnt_reg[0]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\rx_cnt_reg[0]_i_1__1_n_4 ,\rx_cnt_reg[0]_i_1__1_n_5 ,\rx_cnt_reg[0]_i_1__1_n_6 ,\rx_cnt_reg[0]_i_1__1_n_7 }),
        .S({\rx_cnt[0]_i_2__1_n_0 ,\rx_cnt[0]_i_3__1_n_0 ,\rx_cnt[0]_i_4__1_n_0 ,\rx_cnt[0]_i_5__1_n_0 }));
  FDCE \rx_cnt_reg[10] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[8]_i_1__1_n_5 ),
        .Q(rx_cnt_reg[10]));
  FDCE \rx_cnt_reg[11] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[8]_i_1__1_n_4 ),
        .Q(rx_cnt_reg[11]));
  FDCE \rx_cnt_reg[12] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[12]_i_1__1_n_7 ),
        .Q(rx_cnt_reg[12]));
  CARRY4 \rx_cnt_reg[12]_i_1__1 
       (.CI(\rx_cnt_reg[8]_i_1__1_n_0 ),
        .CO({\rx_cnt_reg[12]_i_1__1_n_0 ,\rx_cnt_reg[12]_i_1__1_n_1 ,\rx_cnt_reg[12]_i_1__1_n_2 ,\rx_cnt_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[12]_i_1__1_n_4 ,\rx_cnt_reg[12]_i_1__1_n_5 ,\rx_cnt_reg[12]_i_1__1_n_6 ,\rx_cnt_reg[12]_i_1__1_n_7 }),
        .S({\rx_cnt[12]_i_2__1_n_0 ,\rx_cnt[12]_i_3__1_n_0 ,\rx_cnt[12]_i_4__1_n_0 ,\rx_cnt[12]_i_5__1_n_0 }));
  FDCE \rx_cnt_reg[13] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[12]_i_1__1_n_6 ),
        .Q(rx_cnt_reg[13]));
  FDCE \rx_cnt_reg[14] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[12]_i_1__1_n_5 ),
        .Q(rx_cnt_reg[14]));
  FDCE \rx_cnt_reg[15] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[12]_i_1__1_n_4 ),
        .Q(rx_cnt_reg[15]));
  FDCE \rx_cnt_reg[16] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[16]_i_1__1_n_7 ),
        .Q(rx_cnt_reg[16]));
  CARRY4 \rx_cnt_reg[16]_i_1__1 
       (.CI(\rx_cnt_reg[12]_i_1__1_n_0 ),
        .CO({\rx_cnt_reg[16]_i_1__1_n_0 ,\rx_cnt_reg[16]_i_1__1_n_1 ,\rx_cnt_reg[16]_i_1__1_n_2 ,\rx_cnt_reg[16]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[16]_i_1__1_n_4 ,\rx_cnt_reg[16]_i_1__1_n_5 ,\rx_cnt_reg[16]_i_1__1_n_6 ,\rx_cnt_reg[16]_i_1__1_n_7 }),
        .S({\rx_cnt[16]_i_2__1_n_0 ,\rx_cnt[16]_i_3__1_n_0 ,\rx_cnt[16]_i_4__1_n_0 ,\rx_cnt[16]_i_5__1_n_0 }));
  FDCE \rx_cnt_reg[17] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[16]_i_1__1_n_6 ),
        .Q(rx_cnt_reg[17]));
  FDCE \rx_cnt_reg[18] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[16]_i_1__1_n_5 ),
        .Q(rx_cnt_reg[18]));
  FDCE \rx_cnt_reg[19] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[16]_i_1__1_n_4 ),
        .Q(rx_cnt_reg[19]));
  FDCE \rx_cnt_reg[1] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[0]_i_1__1_n_6 ),
        .Q(rx_cnt_reg[1]));
  FDCE \rx_cnt_reg[20] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[20]_i_1__1_n_7 ),
        .Q(rx_cnt_reg[20]));
  CARRY4 \rx_cnt_reg[20]_i_1__1 
       (.CI(\rx_cnt_reg[16]_i_1__1_n_0 ),
        .CO({\rx_cnt_reg[20]_i_1__1_n_0 ,\rx_cnt_reg[20]_i_1__1_n_1 ,\rx_cnt_reg[20]_i_1__1_n_2 ,\rx_cnt_reg[20]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[20]_i_1__1_n_4 ,\rx_cnt_reg[20]_i_1__1_n_5 ,\rx_cnt_reg[20]_i_1__1_n_6 ,\rx_cnt_reg[20]_i_1__1_n_7 }),
        .S({\rx_cnt[20]_i_2__1_n_0 ,\rx_cnt[20]_i_3__1_n_0 ,\rx_cnt[20]_i_4__1_n_0 ,\rx_cnt[20]_i_5__1_n_0 }));
  FDCE \rx_cnt_reg[21] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[20]_i_1__1_n_6 ),
        .Q(rx_cnt_reg[21]));
  FDCE \rx_cnt_reg[22] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[20]_i_1__1_n_5 ),
        .Q(rx_cnt_reg[22]));
  FDCE \rx_cnt_reg[23] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[20]_i_1__1_n_4 ),
        .Q(rx_cnt_reg[23]));
  FDCE \rx_cnt_reg[24] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[24]_i_1__1_n_7 ),
        .Q(rx_cnt_reg[24]));
  CARRY4 \rx_cnt_reg[24]_i_1__1 
       (.CI(\rx_cnt_reg[20]_i_1__1_n_0 ),
        .CO({\rx_cnt_reg[24]_i_1__1_n_0 ,\rx_cnt_reg[24]_i_1__1_n_1 ,\rx_cnt_reg[24]_i_1__1_n_2 ,\rx_cnt_reg[24]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[24]_i_1__1_n_4 ,\rx_cnt_reg[24]_i_1__1_n_5 ,\rx_cnt_reg[24]_i_1__1_n_6 ,\rx_cnt_reg[24]_i_1__1_n_7 }),
        .S({\rx_cnt[24]_i_2__1_n_0 ,\rx_cnt[24]_i_3__1_n_0 ,\rx_cnt[24]_i_4__1_n_0 ,\rx_cnt[24]_i_5__1_n_0 }));
  FDCE \rx_cnt_reg[25] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[24]_i_1__1_n_6 ),
        .Q(rx_cnt_reg[25]));
  FDCE \rx_cnt_reg[26] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[24]_i_1__1_n_5 ),
        .Q(rx_cnt_reg[26]));
  FDCE \rx_cnt_reg[27] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[24]_i_1__1_n_4 ),
        .Q(rx_cnt_reg[27]));
  FDCE \rx_cnt_reg[28] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[28]_i_1__1_n_7 ),
        .Q(rx_cnt_reg[28]));
  CARRY4 \rx_cnt_reg[28]_i_1__1 
       (.CI(\rx_cnt_reg[24]_i_1__1_n_0 ),
        .CO({\NLW_rx_cnt_reg[28]_i_1__1_CO_UNCONNECTED [3],\rx_cnt_reg[28]_i_1__1_n_1 ,\rx_cnt_reg[28]_i_1__1_n_2 ,\rx_cnt_reg[28]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[28]_i_1__1_n_4 ,\rx_cnt_reg[28]_i_1__1_n_5 ,\rx_cnt_reg[28]_i_1__1_n_6 ,\rx_cnt_reg[28]_i_1__1_n_7 }),
        .S({\rx_cnt[28]_i_2__1_n_0 ,\rx_cnt[28]_i_3__1_n_0 ,\rx_cnt[28]_i_4__1_n_0 ,\rx_cnt[28]_i_5__1_n_0 }));
  FDCE \rx_cnt_reg[29] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[28]_i_1__1_n_6 ),
        .Q(rx_cnt_reg[29]));
  FDCE \rx_cnt_reg[2] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[0]_i_1__1_n_5 ),
        .Q(rx_cnt_reg[2]));
  FDCE \rx_cnt_reg[30] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[28]_i_1__1_n_5 ),
        .Q(rx_cnt_reg[30]));
  FDCE \rx_cnt_reg[31] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[28]_i_1__1_n_4 ),
        .Q(rx_cnt_reg[31]));
  FDCE \rx_cnt_reg[3] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[0]_i_1__1_n_4 ),
        .Q(rx_cnt_reg[3]));
  FDCE \rx_cnt_reg[4] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[4]_i_1__1_n_7 ),
        .Q(rx_cnt_reg[4]));
  CARRY4 \rx_cnt_reg[4]_i_1__1 
       (.CI(\rx_cnt_reg[0]_i_1__1_n_0 ),
        .CO({\rx_cnt_reg[4]_i_1__1_n_0 ,\rx_cnt_reg[4]_i_1__1_n_1 ,\rx_cnt_reg[4]_i_1__1_n_2 ,\rx_cnt_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[4]_i_1__1_n_4 ,\rx_cnt_reg[4]_i_1__1_n_5 ,\rx_cnt_reg[4]_i_1__1_n_6 ,\rx_cnt_reg[4]_i_1__1_n_7 }),
        .S({\rx_cnt[4]_i_2__1_n_0 ,\rx_cnt[4]_i_3__1_n_0 ,\rx_cnt[4]_i_4__1_n_0 ,\rx_cnt[4]_i_5__1_n_0 }));
  FDCE \rx_cnt_reg[5] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[4]_i_1__1_n_6 ),
        .Q(rx_cnt_reg[5]));
  FDCE \rx_cnt_reg[6] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[4]_i_1__1_n_5 ),
        .Q(rx_cnt_reg[6]));
  FDCE \rx_cnt_reg[7] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[4]_i_1__1_n_4 ),
        .Q(rx_cnt_reg[7]));
  FDCE \rx_cnt_reg[8] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[8]_i_1__1_n_7 ),
        .Q(rx_cnt_reg[8]));
  CARRY4 \rx_cnt_reg[8]_i_1__1 
       (.CI(\rx_cnt_reg[4]_i_1__1_n_0 ),
        .CO({\rx_cnt_reg[8]_i_1__1_n_0 ,\rx_cnt_reg[8]_i_1__1_n_1 ,\rx_cnt_reg[8]_i_1__1_n_2 ,\rx_cnt_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[8]_i_1__1_n_4 ,\rx_cnt_reg[8]_i_1__1_n_5 ,\rx_cnt_reg[8]_i_1__1_n_6 ,\rx_cnt_reg[8]_i_1__1_n_7 }),
        .S({\rx_cnt[8]_i_2__1_n_0 ,\rx_cnt[8]_i_3__1_n_0 ,\rx_cnt[8]_i_4__1_n_0 ,\rx_cnt[8]_i_5__1_n_0 }));
  FDCE \rx_cnt_reg[9] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[8]_i_1__1_n_6 ),
        .Q(rx_cnt_reg[9]));
  LUT5 #(
    .INIT(32'h44444440)) 
    rx_err_i_1__2
       (.I0(\ctrl_reg_reg[0] ),
        .I1(s00_axi_aresetn),
        .I2(rx_parity_fails),
        .I3(rx_err),
        .I4(rx_stopbit_fails),
        .O(rx_err_reg));
  FDRE sclock_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(rclk_nxt),
        .Q(sclock_reg),
        .R(1'b0));
  FDCE \shift_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__1_n_0),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(z1_sin_reg),
        .Q(\shift_reg_reg_n_0_[0] ));
  FDCE \shift_reg_reg[10] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__1_n_0),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[8]),
        .Q(p_0_in_0[9]));
  FDCE \shift_reg_reg[11] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__1_n_0),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[9]),
        .Q(p_0_in_0[10]));
  FDCE \shift_reg_reg[12] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__1_n_0),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[10]),
        .Q(p_0_in_0[11]));
  FDCE \shift_reg_reg[13] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__1_n_0),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[11]),
        .Q(p_0_in_0[12]));
  FDCE \shift_reg_reg[14] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__1_n_0),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[12]),
        .Q(p_0_in_0[13]));
  FDCE \shift_reg_reg[15] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__1_n_0),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[13]),
        .Q(p_0_in_0[14]));
  FDCE \shift_reg_reg[16] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__1_n_0),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[14]),
        .Q(p_0_in_0[15]));
  FDCE \shift_reg_reg[17] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__1_n_0),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[15]),
        .Q(p_0_in_0[16]));
  FDCE \shift_reg_reg[18] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__1_n_0),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[16]),
        .Q(p_0_in_0[17]));
  FDCE \shift_reg_reg[19] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__1_n_0),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[17]),
        .Q(p_0_in_0[18]));
  FDCE \shift_reg_reg[1] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__1_n_0),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(\shift_reg_reg_n_0_[0] ),
        .Q(p_0_in_0[0]));
  FDCE \shift_reg_reg[20] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__1_n_0),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[18]),
        .Q(p_0_in_0[19]));
  FDCE \shift_reg_reg[21] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__1_n_0),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[19]),
        .Q(p_0_in_0[20]));
  FDCE \shift_reg_reg[22] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__1_n_0),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[20]),
        .Q(p_0_in_0[21]));
  FDCE \shift_reg_reg[23] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__1_n_0),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[21]),
        .Q(p_0_in_0[22]));
  FDCE \shift_reg_reg[24] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__1_n_0),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[22]),
        .Q(p_0_in_0[23]));
  FDCE \shift_reg_reg[25] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__1_n_0),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[23]),
        .Q(p_0_in_0[24]));
  FDCE \shift_reg_reg[26] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__1_n_0),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[24]),
        .Q(p_0_in_0[25]));
  FDCE \shift_reg_reg[27] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__1_n_0),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[25]),
        .Q(p_0_in_0[26]));
  FDCE \shift_reg_reg[28] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__1_n_0),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[26]),
        .Q(p_0_in_0[27]));
  FDCE \shift_reg_reg[29] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__1_n_0),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[27]),
        .Q(p_0_in_0[28]));
  FDCE \shift_reg_reg[2] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__1_n_0),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[0]),
        .Q(p_0_in_0[1]));
  FDCE \shift_reg_reg[30] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__1_n_0),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[28]),
        .Q(p_0_in_0[29]));
  FDCE \shift_reg_reg[31] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__1_n_0),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[29]),
        .Q(p_0_in_0[30]));
  FDCE \shift_reg_reg[32] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__1_n_0),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[30]),
        .Q(p_0_in_0[31]));
  FDCE \shift_reg_reg[33] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__1_n_0),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[31]),
        .Q(p_0_in_0[32]));
  FDCE \shift_reg_reg[34] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__1_n_0),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[32]),
        .Q(p_0_in_0[33]));
  FDCE \shift_reg_reg[3] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__1_n_0),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[1]),
        .Q(p_0_in_0[2]));
  FDCE \shift_reg_reg[4] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__1_n_0),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[2]),
        .Q(p_0_in_0[3]));
  FDCE \shift_reg_reg[5] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__1_n_0),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[3]),
        .Q(p_0_in_0[4]));
  FDCE \shift_reg_reg[6] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__1_n_0),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[4]),
        .Q(p_0_in_0[5]));
  FDCE \shift_reg_reg[7] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__1_n_0),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[5]),
        .Q(p_0_in_0[6]));
  FDCE \shift_reg_reg[8] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__1_n_0),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[6]),
        .Q(p_0_in_0[7]));
  FDCE \shift_reg_reg[9] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__1_n_0),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(p_0_in_0[7]),
        .Q(p_0_in_0[8]));
  FDRE sin_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(resp_nxt),
        .Q(sin_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \state[0]_i_1__2 
       (.I0(\ctrl_reg_reg[0] ),
        .I1(s00_axi_aresetn),
        .I2(\state[0]_i_2__1_n_0 ),
        .O(\state[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFCFBFFFF0F3F0000)) 
    \state[0]_i_2__1 
       (.I0(\state[2]_i_3__1_n_0 ),
        .I1(state[1]),
        .I2(state[2]),
        .I3(sin_reg),
        .I4(z1_sin_reg_i_1__1_n_0),
        .I5(state[0]),
        .O(\state[0]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \state[1]_i_1__2 
       (.I0(\ctrl_reg_reg[0] ),
        .I1(s00_axi_aresetn),
        .I2(\state[1]_i_2__1_n_0 ),
        .O(\state[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFFFFF3C000000)) 
    \state[1]_i_2__1 
       (.I0(\state[2]_i_3__1_n_0 ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(sin_reg),
        .I4(z1_sin_reg_i_1__1_n_0),
        .I5(state[1]),
        .O(\state[1]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[2]_i_10__1 
       (.I0(\bitcount_reg_n_0_[2] ),
        .I1(\bitcount_reg_n_0_[3] ),
        .I2(\bitcount_reg_n_0_[0] ),
        .I3(\bitcount_reg_n_0_[1] ),
        .O(\state[2]_i_10__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[2]_i_11__1 
       (.I0(\bitcount_reg_n_0_[10] ),
        .I1(\bitcount_reg_n_0_[11] ),
        .I2(\bitcount_reg_n_0_[8] ),
        .I3(\bitcount_reg_n_0_[9] ),
        .O(\state[2]_i_11__1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \state[2]_i_1__2 
       (.I0(\ctrl_reg_reg[0] ),
        .I1(s00_axi_aresetn),
        .I2(\state[2]_i_2__1_n_0 ),
        .O(\state[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFFF10000000)) 
    \state[2]_i_2__1 
       (.I0(\state[2]_i_3__1_n_0 ),
        .I1(sin_reg),
        .I2(state[1]),
        .I3(state[0]),
        .I4(z1_sin_reg_i_1__1_n_0),
        .I5(state[2]),
        .O(\state[2]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[2]_i_3__1 
       (.I0(\state[2]_i_4__1_n_0 ),
        .I1(\state[2]_i_5__1_n_0 ),
        .I2(\state[2]_i_6__1_n_0 ),
        .I3(\state[2]_i_7__1_n_0 ),
        .O(\state[2]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[2]_i_4__1 
       (.I0(\bitcount_reg_n_0_[21] ),
        .I1(\bitcount_reg_n_0_[20] ),
        .I2(\bitcount_reg_n_0_[23] ),
        .I3(\bitcount_reg_n_0_[22] ),
        .I4(\state[2]_i_8__1_n_0 ),
        .O(\state[2]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[2]_i_5__1 
       (.I0(\bitcount_reg_n_0_[29] ),
        .I1(\bitcount_reg_n_0_[28] ),
        .I2(\bitcount_reg_n_0_[30] ),
        .I3(\bitcount_reg_n_0_[31] ),
        .I4(\state[2]_i_9__1_n_0 ),
        .O(\state[2]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[2]_i_6__1 
       (.I0(\bitcount_reg_n_0_[5] ),
        .I1(\bitcount_reg_n_0_[4] ),
        .I2(\bitcount_reg_n_0_[7] ),
        .I3(\bitcount_reg_n_0_[6] ),
        .I4(\state[2]_i_10__1_n_0 ),
        .O(\state[2]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[2]_i_7__1 
       (.I0(\bitcount_reg_n_0_[13] ),
        .I1(\bitcount_reg_n_0_[12] ),
        .I2(\bitcount_reg_n_0_[15] ),
        .I3(\bitcount_reg_n_0_[14] ),
        .I4(\state[2]_i_11__1_n_0 ),
        .O(\state[2]_i_7__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[2]_i_8__1 
       (.I0(\bitcount_reg_n_0_[18] ),
        .I1(\bitcount_reg_n_0_[19] ),
        .I2(\bitcount_reg_n_0_[16] ),
        .I3(\bitcount_reg_n_0_[17] ),
        .O(\state[2]_i_8__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[2]_i_9__1 
       (.I0(\bitcount_reg_n_0_[26] ),
        .I1(\bitcount_reg_n_0_[27] ),
        .I2(\bitcount_reg_n_0_[24] ),
        .I3(\bitcount_reg_n_0_[25] ),
        .O(\state[2]_i_9__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_0 ),
        .Q(state[0]),
        .R(1'b0));
  FDRE \state_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_0 ),
        .Q(state[1]),
        .R(1'b0));
  FDRE \state_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\state[2]_i_1__2_n_0 ),
        .Q(state[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \stopbit_fail_cnt[0]_i_10__1 
       (.I0(rx_stopbit_fails),
        .O(\stopbit_fail_cnt[0]_i_10__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stopbit_fail_cnt[0]_i_11__1 
       (.I0(\bitcount_reg_n_0_[27] ),
        .I1(\bitcount_reg_n_0_[28] ),
        .I2(\bitcount_reg_n_0_[25] ),
        .I3(\bitcount_reg_n_0_[26] ),
        .O(\stopbit_fail_cnt[0]_i_11__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \stopbit_fail_cnt[0]_i_12__1 
       (.I0(\bitcount_reg_n_0_[22] ),
        .I1(\bitcount_reg_n_0_[21] ),
        .I2(\bitcount_reg_n_0_[24] ),
        .I3(\bitcount_reg_n_0_[23] ),
        .I4(\stopbit_fail_cnt[0]_i_15__1_n_0 ),
        .O(\stopbit_fail_cnt[0]_i_12__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stopbit_fail_cnt[0]_i_13__1 
       (.I0(\bitcount_reg_n_0_[11] ),
        .I1(\bitcount_reg_n_0_[12] ),
        .I2(\bitcount_reg_n_0_[9] ),
        .I3(\bitcount_reg_n_0_[10] ),
        .O(\stopbit_fail_cnt[0]_i_13__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \stopbit_fail_cnt[0]_i_14__1 
       (.I0(\bitcount_reg_n_0_[6] ),
        .I1(\bitcount_reg_n_0_[5] ),
        .I2(\bitcount_reg_n_0_[8] ),
        .I3(\bitcount_reg_n_0_[7] ),
        .I4(\stopbit_fail_cnt[0]_i_16__1_n_0 ),
        .O(\stopbit_fail_cnt[0]_i_14__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stopbit_fail_cnt[0]_i_15__1 
       (.I0(\bitcount_reg_n_0_[19] ),
        .I1(\bitcount_reg_n_0_[20] ),
        .I2(\bitcount_reg_n_0_[17] ),
        .I3(\bitcount_reg_n_0_[18] ),
        .O(\stopbit_fail_cnt[0]_i_15__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stopbit_fail_cnt[0]_i_16__1 
       (.I0(\bitcount_reg_n_0_[3] ),
        .I1(\bitcount_reg_n_0_[4] ),
        .I2(\bitcount_reg_n_0_[1] ),
        .I3(\bitcount_reg_n_0_[2] ),
        .O(\stopbit_fail_cnt[0]_i_16__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \stopbit_fail_cnt[0]_i_1__1 
       (.I0(z1_sin_reg_i_1__1_n_0),
        .I1(\stopbit_fail_cnt[0]_i_3__1_n_0 ),
        .I2(state[2]),
        .I3(\stopbit_fail_cnt[0]_i_4__1_n_0 ),
        .I4(\stopbit_fail_cnt[0]_i_5__1_n_0 ),
        .I5(\stopbit_fail_cnt[0]_i_6__1_n_0 ),
        .O(\stopbit_fail_cnt[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \stopbit_fail_cnt[0]_i_3__1 
       (.I0(state[1]),
        .I1(state[0]),
        .O(\stopbit_fail_cnt[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \stopbit_fail_cnt[0]_i_4__1 
       (.I0(\stopbit_fail_cnt[0]_i_11__1_n_0 ),
        .I1(\bitcount_reg_n_0_[0] ),
        .I2(\bitcount_reg_n_0_[31] ),
        .I3(\bitcount_reg_n_0_[29] ),
        .I4(\bitcount_reg_n_0_[30] ),
        .I5(\stopbit_fail_cnt[0]_i_12__1_n_0 ),
        .O(\stopbit_fail_cnt[0]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \stopbit_fail_cnt[0]_i_5__1 
       (.I0(\stopbit_fail_cnt[0]_i_13__1_n_0 ),
        .I1(\bitcount_reg_n_0_[15] ),
        .I2(\bitcount_reg_n_0_[16] ),
        .I3(\bitcount_reg_n_0_[13] ),
        .I4(\bitcount_reg_n_0_[14] ),
        .I5(\stopbit_fail_cnt[0]_i_14__1_n_0 ),
        .O(\stopbit_fail_cnt[0]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFFCFCF)) 
    \stopbit_fail_cnt[0]_i_6__1 
       (.I0(\state[2]_i_3__1_n_0 ),
        .I1(state[1]),
        .I2(state[2]),
        .I3(sin_reg),
        .I4(z1_sin_reg_i_1__1_n_0),
        .I5(state[0]),
        .O(\stopbit_fail_cnt[0]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[0]_i_7__1 
       (.I0(stopbit_fail_cnt_reg[3]),
        .O(\stopbit_fail_cnt[0]_i_7__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[0]_i_8__1 
       (.I0(stopbit_fail_cnt_reg[2]),
        .O(\stopbit_fail_cnt[0]_i_8__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[0]_i_9__1 
       (.I0(stopbit_fail_cnt_reg[1]),
        .O(\stopbit_fail_cnt[0]_i_9__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[12]_i_2__1 
       (.I0(stopbit_fail_cnt_reg[15]),
        .O(\stopbit_fail_cnt[12]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[12]_i_3__1 
       (.I0(stopbit_fail_cnt_reg[14]),
        .O(\stopbit_fail_cnt[12]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[12]_i_4__1 
       (.I0(stopbit_fail_cnt_reg[13]),
        .O(\stopbit_fail_cnt[12]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[12]_i_5__1 
       (.I0(stopbit_fail_cnt_reg[12]),
        .O(\stopbit_fail_cnt[12]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[16]_i_2__1 
       (.I0(stopbit_fail_cnt_reg[19]),
        .O(\stopbit_fail_cnt[16]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[16]_i_3__1 
       (.I0(stopbit_fail_cnt_reg[18]),
        .O(\stopbit_fail_cnt[16]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[16]_i_4__1 
       (.I0(stopbit_fail_cnt_reg[17]),
        .O(\stopbit_fail_cnt[16]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[16]_i_5__1 
       (.I0(stopbit_fail_cnt_reg[16]),
        .O(\stopbit_fail_cnt[16]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[20]_i_2__1 
       (.I0(stopbit_fail_cnt_reg[23]),
        .O(\stopbit_fail_cnt[20]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[20]_i_3__1 
       (.I0(stopbit_fail_cnt_reg[22]),
        .O(\stopbit_fail_cnt[20]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[20]_i_4__1 
       (.I0(stopbit_fail_cnt_reg[21]),
        .O(\stopbit_fail_cnt[20]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[20]_i_5__1 
       (.I0(stopbit_fail_cnt_reg[20]),
        .O(\stopbit_fail_cnt[20]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[24]_i_2__1 
       (.I0(stopbit_fail_cnt_reg[27]),
        .O(\stopbit_fail_cnt[24]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[24]_i_3__1 
       (.I0(stopbit_fail_cnt_reg[26]),
        .O(\stopbit_fail_cnt[24]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[24]_i_4__1 
       (.I0(stopbit_fail_cnt_reg[25]),
        .O(\stopbit_fail_cnt[24]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[24]_i_5__1 
       (.I0(stopbit_fail_cnt_reg[24]),
        .O(\stopbit_fail_cnt[24]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[28]_i_2__1 
       (.I0(stopbit_fail_cnt_reg[31]),
        .O(\stopbit_fail_cnt[28]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[28]_i_3__1 
       (.I0(stopbit_fail_cnt_reg[30]),
        .O(\stopbit_fail_cnt[28]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[28]_i_4__1 
       (.I0(stopbit_fail_cnt_reg[29]),
        .O(\stopbit_fail_cnt[28]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[28]_i_5__1 
       (.I0(stopbit_fail_cnt_reg[28]),
        .O(\stopbit_fail_cnt[28]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[4]_i_2__1 
       (.I0(stopbit_fail_cnt_reg[7]),
        .O(\stopbit_fail_cnt[4]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[4]_i_3__1 
       (.I0(stopbit_fail_cnt_reg[6]),
        .O(\stopbit_fail_cnt[4]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[4]_i_4__1 
       (.I0(stopbit_fail_cnt_reg[5]),
        .O(\stopbit_fail_cnt[4]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[4]_i_5__1 
       (.I0(stopbit_fail_cnt_reg[4]),
        .O(\stopbit_fail_cnt[4]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[8]_i_2__1 
       (.I0(stopbit_fail_cnt_reg[11]),
        .O(\stopbit_fail_cnt[8]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[8]_i_3__1 
       (.I0(stopbit_fail_cnt_reg[10]),
        .O(\stopbit_fail_cnt[8]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[8]_i_4__1 
       (.I0(stopbit_fail_cnt_reg[9]),
        .O(\stopbit_fail_cnt[8]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[8]_i_5__1 
       (.I0(stopbit_fail_cnt_reg[8]),
        .O(\stopbit_fail_cnt[8]_i_5__1_n_0 ));
  FDCE \stopbit_fail_cnt_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[0]_i_2__1_n_7 ),
        .Q(rx_stopbit_fails));
  CARRY4 \stopbit_fail_cnt_reg[0]_i_2__1 
       (.CI(1'b0),
        .CO({\stopbit_fail_cnt_reg[0]_i_2__1_n_0 ,\stopbit_fail_cnt_reg[0]_i_2__1_n_1 ,\stopbit_fail_cnt_reg[0]_i_2__1_n_2 ,\stopbit_fail_cnt_reg[0]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\stopbit_fail_cnt_reg[0]_i_2__1_n_4 ,\stopbit_fail_cnt_reg[0]_i_2__1_n_5 ,\stopbit_fail_cnt_reg[0]_i_2__1_n_6 ,\stopbit_fail_cnt_reg[0]_i_2__1_n_7 }),
        .S({\stopbit_fail_cnt[0]_i_7__1_n_0 ,\stopbit_fail_cnt[0]_i_8__1_n_0 ,\stopbit_fail_cnt[0]_i_9__1_n_0 ,\stopbit_fail_cnt[0]_i_10__1_n_0 }));
  FDCE \stopbit_fail_cnt_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[8]_i_1__1_n_5 ),
        .Q(stopbit_fail_cnt_reg[10]));
  FDCE \stopbit_fail_cnt_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[8]_i_1__1_n_4 ),
        .Q(stopbit_fail_cnt_reg[11]));
  FDCE \stopbit_fail_cnt_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[12]_i_1__1_n_7 ),
        .Q(stopbit_fail_cnt_reg[12]));
  CARRY4 \stopbit_fail_cnt_reg[12]_i_1__1 
       (.CI(\stopbit_fail_cnt_reg[8]_i_1__1_n_0 ),
        .CO({\stopbit_fail_cnt_reg[12]_i_1__1_n_0 ,\stopbit_fail_cnt_reg[12]_i_1__1_n_1 ,\stopbit_fail_cnt_reg[12]_i_1__1_n_2 ,\stopbit_fail_cnt_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[12]_i_1__1_n_4 ,\stopbit_fail_cnt_reg[12]_i_1__1_n_5 ,\stopbit_fail_cnt_reg[12]_i_1__1_n_6 ,\stopbit_fail_cnt_reg[12]_i_1__1_n_7 }),
        .S({\stopbit_fail_cnt[12]_i_2__1_n_0 ,\stopbit_fail_cnt[12]_i_3__1_n_0 ,\stopbit_fail_cnt[12]_i_4__1_n_0 ,\stopbit_fail_cnt[12]_i_5__1_n_0 }));
  FDCE \stopbit_fail_cnt_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[12]_i_1__1_n_6 ),
        .Q(stopbit_fail_cnt_reg[13]));
  FDCE \stopbit_fail_cnt_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[12]_i_1__1_n_5 ),
        .Q(stopbit_fail_cnt_reg[14]));
  FDCE \stopbit_fail_cnt_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[12]_i_1__1_n_4 ),
        .Q(stopbit_fail_cnt_reg[15]));
  FDCE \stopbit_fail_cnt_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[16]_i_1__1_n_7 ),
        .Q(stopbit_fail_cnt_reg[16]));
  CARRY4 \stopbit_fail_cnt_reg[16]_i_1__1 
       (.CI(\stopbit_fail_cnt_reg[12]_i_1__1_n_0 ),
        .CO({\stopbit_fail_cnt_reg[16]_i_1__1_n_0 ,\stopbit_fail_cnt_reg[16]_i_1__1_n_1 ,\stopbit_fail_cnt_reg[16]_i_1__1_n_2 ,\stopbit_fail_cnt_reg[16]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[16]_i_1__1_n_4 ,\stopbit_fail_cnt_reg[16]_i_1__1_n_5 ,\stopbit_fail_cnt_reg[16]_i_1__1_n_6 ,\stopbit_fail_cnt_reg[16]_i_1__1_n_7 }),
        .S({\stopbit_fail_cnt[16]_i_2__1_n_0 ,\stopbit_fail_cnt[16]_i_3__1_n_0 ,\stopbit_fail_cnt[16]_i_4__1_n_0 ,\stopbit_fail_cnt[16]_i_5__1_n_0 }));
  FDCE \stopbit_fail_cnt_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[16]_i_1__1_n_6 ),
        .Q(stopbit_fail_cnt_reg[17]));
  FDCE \stopbit_fail_cnt_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[16]_i_1__1_n_5 ),
        .Q(stopbit_fail_cnt_reg[18]));
  FDCE \stopbit_fail_cnt_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[16]_i_1__1_n_4 ),
        .Q(stopbit_fail_cnt_reg[19]));
  FDCE \stopbit_fail_cnt_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[0]_i_2__1_n_6 ),
        .Q(stopbit_fail_cnt_reg[1]));
  FDCE \stopbit_fail_cnt_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[20]_i_1__1_n_7 ),
        .Q(stopbit_fail_cnt_reg[20]));
  CARRY4 \stopbit_fail_cnt_reg[20]_i_1__1 
       (.CI(\stopbit_fail_cnt_reg[16]_i_1__1_n_0 ),
        .CO({\stopbit_fail_cnt_reg[20]_i_1__1_n_0 ,\stopbit_fail_cnt_reg[20]_i_1__1_n_1 ,\stopbit_fail_cnt_reg[20]_i_1__1_n_2 ,\stopbit_fail_cnt_reg[20]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[20]_i_1__1_n_4 ,\stopbit_fail_cnt_reg[20]_i_1__1_n_5 ,\stopbit_fail_cnt_reg[20]_i_1__1_n_6 ,\stopbit_fail_cnt_reg[20]_i_1__1_n_7 }),
        .S({\stopbit_fail_cnt[20]_i_2__1_n_0 ,\stopbit_fail_cnt[20]_i_3__1_n_0 ,\stopbit_fail_cnt[20]_i_4__1_n_0 ,\stopbit_fail_cnt[20]_i_5__1_n_0 }));
  FDCE \stopbit_fail_cnt_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[20]_i_1__1_n_6 ),
        .Q(stopbit_fail_cnt_reg[21]));
  FDCE \stopbit_fail_cnt_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[20]_i_1__1_n_5 ),
        .Q(stopbit_fail_cnt_reg[22]));
  FDCE \stopbit_fail_cnt_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[20]_i_1__1_n_4 ),
        .Q(stopbit_fail_cnt_reg[23]));
  FDCE \stopbit_fail_cnt_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[24]_i_1__1_n_7 ),
        .Q(stopbit_fail_cnt_reg[24]));
  CARRY4 \stopbit_fail_cnt_reg[24]_i_1__1 
       (.CI(\stopbit_fail_cnt_reg[20]_i_1__1_n_0 ),
        .CO({\stopbit_fail_cnt_reg[24]_i_1__1_n_0 ,\stopbit_fail_cnt_reg[24]_i_1__1_n_1 ,\stopbit_fail_cnt_reg[24]_i_1__1_n_2 ,\stopbit_fail_cnt_reg[24]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[24]_i_1__1_n_4 ,\stopbit_fail_cnt_reg[24]_i_1__1_n_5 ,\stopbit_fail_cnt_reg[24]_i_1__1_n_6 ,\stopbit_fail_cnt_reg[24]_i_1__1_n_7 }),
        .S({\stopbit_fail_cnt[24]_i_2__1_n_0 ,\stopbit_fail_cnt[24]_i_3__1_n_0 ,\stopbit_fail_cnt[24]_i_4__1_n_0 ,\stopbit_fail_cnt[24]_i_5__1_n_0 }));
  FDCE \stopbit_fail_cnt_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[24]_i_1__1_n_6 ),
        .Q(stopbit_fail_cnt_reg[25]));
  FDCE \stopbit_fail_cnt_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[24]_i_1__1_n_5 ),
        .Q(stopbit_fail_cnt_reg[26]));
  FDCE \stopbit_fail_cnt_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[24]_i_1__1_n_4 ),
        .Q(stopbit_fail_cnt_reg[27]));
  FDCE \stopbit_fail_cnt_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[28]_i_1__1_n_7 ),
        .Q(stopbit_fail_cnt_reg[28]));
  CARRY4 \stopbit_fail_cnt_reg[28]_i_1__1 
       (.CI(\stopbit_fail_cnt_reg[24]_i_1__1_n_0 ),
        .CO({\NLW_stopbit_fail_cnt_reg[28]_i_1__1_CO_UNCONNECTED [3],\stopbit_fail_cnt_reg[28]_i_1__1_n_1 ,\stopbit_fail_cnt_reg[28]_i_1__1_n_2 ,\stopbit_fail_cnt_reg[28]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[28]_i_1__1_n_4 ,\stopbit_fail_cnt_reg[28]_i_1__1_n_5 ,\stopbit_fail_cnt_reg[28]_i_1__1_n_6 ,\stopbit_fail_cnt_reg[28]_i_1__1_n_7 }),
        .S({\stopbit_fail_cnt[28]_i_2__1_n_0 ,\stopbit_fail_cnt[28]_i_3__1_n_0 ,\stopbit_fail_cnt[28]_i_4__1_n_0 ,\stopbit_fail_cnt[28]_i_5__1_n_0 }));
  FDCE \stopbit_fail_cnt_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[28]_i_1__1_n_6 ),
        .Q(stopbit_fail_cnt_reg[29]));
  FDCE \stopbit_fail_cnt_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[0]_i_2__1_n_5 ),
        .Q(stopbit_fail_cnt_reg[2]));
  FDCE \stopbit_fail_cnt_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[28]_i_1__1_n_5 ),
        .Q(stopbit_fail_cnt_reg[30]));
  FDCE \stopbit_fail_cnt_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[28]_i_1__1_n_4 ),
        .Q(stopbit_fail_cnt_reg[31]));
  FDCE \stopbit_fail_cnt_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[0]_i_2__1_n_4 ),
        .Q(stopbit_fail_cnt_reg[3]));
  FDCE \stopbit_fail_cnt_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[4]_i_1__1_n_7 ),
        .Q(stopbit_fail_cnt_reg[4]));
  CARRY4 \stopbit_fail_cnt_reg[4]_i_1__1 
       (.CI(\stopbit_fail_cnt_reg[0]_i_2__1_n_0 ),
        .CO({\stopbit_fail_cnt_reg[4]_i_1__1_n_0 ,\stopbit_fail_cnt_reg[4]_i_1__1_n_1 ,\stopbit_fail_cnt_reg[4]_i_1__1_n_2 ,\stopbit_fail_cnt_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[4]_i_1__1_n_4 ,\stopbit_fail_cnt_reg[4]_i_1__1_n_5 ,\stopbit_fail_cnt_reg[4]_i_1__1_n_6 ,\stopbit_fail_cnt_reg[4]_i_1__1_n_7 }),
        .S({\stopbit_fail_cnt[4]_i_2__1_n_0 ,\stopbit_fail_cnt[4]_i_3__1_n_0 ,\stopbit_fail_cnt[4]_i_4__1_n_0 ,\stopbit_fail_cnt[4]_i_5__1_n_0 }));
  FDCE \stopbit_fail_cnt_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[4]_i_1__1_n_6 ),
        .Q(stopbit_fail_cnt_reg[5]));
  FDCE \stopbit_fail_cnt_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[4]_i_1__1_n_5 ),
        .Q(stopbit_fail_cnt_reg[6]));
  FDCE \stopbit_fail_cnt_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[4]_i_1__1_n_4 ),
        .Q(stopbit_fail_cnt_reg[7]));
  FDCE \stopbit_fail_cnt_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[8]_i_1__1_n_7 ),
        .Q(stopbit_fail_cnt_reg[8]));
  CARRY4 \stopbit_fail_cnt_reg[8]_i_1__1 
       (.CI(\stopbit_fail_cnt_reg[4]_i_1__1_n_0 ),
        .CO({\stopbit_fail_cnt_reg[8]_i_1__1_n_0 ,\stopbit_fail_cnt_reg[8]_i_1__1_n_1 ,\stopbit_fail_cnt_reg[8]_i_1__1_n_2 ,\stopbit_fail_cnt_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[8]_i_1__1_n_4 ,\stopbit_fail_cnt_reg[8]_i_1__1_n_5 ,\stopbit_fail_cnt_reg[8]_i_1__1_n_6 ,\stopbit_fail_cnt_reg[8]_i_1__1_n_7 }),
        .S({\stopbit_fail_cnt[8]_i_2__1_n_0 ,\stopbit_fail_cnt[8]_i_3__1_n_0 ,\stopbit_fail_cnt[8]_i_4__1_n_0 ,\stopbit_fail_cnt[8]_i_5__1_n_0 }));
  FDCE \stopbit_fail_cnt_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[8]_i_1__1_n_6 ),
        .Q(stopbit_fail_cnt_reg[9]));
  FDRE z1_sclock_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sclock_reg),
        .Q(z1_sclock_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    z1_sin_reg_i_1__1
       (.I0(z1_sclock_reg),
        .I1(sclock_reg),
        .O(z1_sin_reg_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    z1_sin_reg_i_2__4
       (.I0(\ctrl_reg_reg[0] ),
        .I1(s00_axi_aresetn),
        .O(z1_sin_reg_i_2__4_n_0));
  FDCE z1_sin_reg_reg
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__1_n_0),
        .CLR(z1_sin_reg_i_2__4_n_0),
        .D(sin_reg),
        .Q(z1_sin_reg));
endmodule

(* ORIG_REF_NAME = "deserialize" *) 
module block_design_pfs_daughtercard_0_0_deserialize_25
   (rx_fifo_wr,
    AR,
    rx_err_reg,
    \rd_data_reg[0] ,
    \rd_data_reg[1] ,
    \rd_data_reg[2] ,
    \rd_data_reg[3] ,
    \sector_rd_data[1]__0 ,
    \status_reg_reg[2] ,
    rclk_nxt,
    s00_axi_aclk,
    resp_nxt,
    \ctrl_reg_reg[0] ,
    s00_axi_aresetn,
    rx_err,
    \rd_sector_addr_reg[2] ,
    \rd_sector_addr_reg[0]_rep__0 ,
    tx_cnt_reg,
    Q,
    DO);
  output rx_fifo_wr;
  output [0:0]AR;
  output rx_err_reg;
  output \rd_data_reg[0] ;
  output \rd_data_reg[1] ;
  output \rd_data_reg[2] ;
  output \rd_data_reg[3] ;
  output [27:0]\sector_rd_data[1]__0 ;
  output [33:0]\status_reg_reg[2] ;
  input [0:0]rclk_nxt;
  input s00_axi_aclk;
  input [0:0]resp_nxt;
  input \ctrl_reg_reg[0] ;
  input s00_axi_aresetn;
  input [0:0]rx_err;
  input [1:0]\rd_sector_addr_reg[2] ;
  input \rd_sector_addr_reg[0]_rep__0 ;
  input [31:0]tx_cnt_reg;
  input [27:0]Q;
  input [27:0]DO;

  wire [0:0]AR;
  wire [27:0]DO;
  wire [27:0]Q;
  wire bitcount;
  wire bitcount0_carry__0_i_1__0_n_0;
  wire bitcount0_carry__0_i_2__0_n_0;
  wire bitcount0_carry__0_i_3__0_n_0;
  wire bitcount0_carry__0_i_4__0_n_0;
  wire bitcount0_carry__0_n_0;
  wire bitcount0_carry__0_n_1;
  wire bitcount0_carry__0_n_2;
  wire bitcount0_carry__0_n_3;
  wire bitcount0_carry__0_n_4;
  wire bitcount0_carry__0_n_5;
  wire bitcount0_carry__0_n_6;
  wire bitcount0_carry__0_n_7;
  wire bitcount0_carry__1_i_1__0_n_0;
  wire bitcount0_carry__1_i_2__0_n_0;
  wire bitcount0_carry__1_i_3__0_n_0;
  wire bitcount0_carry__1_i_4__0_n_0;
  wire bitcount0_carry__1_n_0;
  wire bitcount0_carry__1_n_1;
  wire bitcount0_carry__1_n_2;
  wire bitcount0_carry__1_n_3;
  wire bitcount0_carry__1_n_4;
  wire bitcount0_carry__1_n_5;
  wire bitcount0_carry__1_n_6;
  wire bitcount0_carry__1_n_7;
  wire bitcount0_carry__2_i_1__0_n_0;
  wire bitcount0_carry__2_i_2__0_n_0;
  wire bitcount0_carry__2_i_3__0_n_0;
  wire bitcount0_carry__2_i_4__0_n_0;
  wire bitcount0_carry__2_n_0;
  wire bitcount0_carry__2_n_1;
  wire bitcount0_carry__2_n_2;
  wire bitcount0_carry__2_n_3;
  wire bitcount0_carry__2_n_4;
  wire bitcount0_carry__2_n_5;
  wire bitcount0_carry__2_n_6;
  wire bitcount0_carry__2_n_7;
  wire bitcount0_carry__3_i_1__0_n_0;
  wire bitcount0_carry__3_i_2__0_n_0;
  wire bitcount0_carry__3_i_3__0_n_0;
  wire bitcount0_carry__3_i_4__0_n_0;
  wire bitcount0_carry__3_n_0;
  wire bitcount0_carry__3_n_1;
  wire bitcount0_carry__3_n_2;
  wire bitcount0_carry__3_n_3;
  wire bitcount0_carry__3_n_4;
  wire bitcount0_carry__3_n_5;
  wire bitcount0_carry__3_n_6;
  wire bitcount0_carry__3_n_7;
  wire bitcount0_carry__4_i_1__0_n_0;
  wire bitcount0_carry__4_i_2__0_n_0;
  wire bitcount0_carry__4_i_3__0_n_0;
  wire bitcount0_carry__4_i_4__0_n_0;
  wire bitcount0_carry__4_n_0;
  wire bitcount0_carry__4_n_1;
  wire bitcount0_carry__4_n_2;
  wire bitcount0_carry__4_n_3;
  wire bitcount0_carry__4_n_4;
  wire bitcount0_carry__4_n_5;
  wire bitcount0_carry__4_n_6;
  wire bitcount0_carry__4_n_7;
  wire bitcount0_carry__5_i_1__0_n_0;
  wire bitcount0_carry__5_i_2__0_n_0;
  wire bitcount0_carry__5_i_3__0_n_0;
  wire bitcount0_carry__5_i_4__0_n_0;
  wire bitcount0_carry__5_n_0;
  wire bitcount0_carry__5_n_1;
  wire bitcount0_carry__5_n_2;
  wire bitcount0_carry__5_n_3;
  wire bitcount0_carry__5_n_4;
  wire bitcount0_carry__5_n_5;
  wire bitcount0_carry__5_n_6;
  wire bitcount0_carry__5_n_7;
  wire bitcount0_carry__6_i_1__0_n_0;
  wire bitcount0_carry__6_i_2__0_n_0;
  wire bitcount0_carry__6_i_3__0_n_0;
  wire bitcount0_carry__6_n_2;
  wire bitcount0_carry__6_n_3;
  wire bitcount0_carry__6_n_5;
  wire bitcount0_carry__6_n_6;
  wire bitcount0_carry__6_n_7;
  wire bitcount0_carry_i_1__0_n_0;
  wire bitcount0_carry_i_2__0_n_0;
  wire bitcount0_carry_i_3__0_n_0;
  wire bitcount0_carry_i_4__0_n_0;
  wire bitcount0_carry_n_0;
  wire bitcount0_carry_n_1;
  wire bitcount0_carry_n_2;
  wire bitcount0_carry_n_3;
  wire bitcount0_carry_n_4;
  wire bitcount0_carry_n_5;
  wire bitcount0_carry_n_6;
  wire bitcount0_carry_n_7;
  wire \bitcount[0]_i_1__0_n_0 ;
  wire \bitcount[10]_i_1__0_n_0 ;
  wire \bitcount[11]_i_1__0_n_0 ;
  wire \bitcount[12]_i_1__0_n_0 ;
  wire \bitcount[13]_i_1__0_n_0 ;
  wire \bitcount[14]_i_1__0_n_0 ;
  wire \bitcount[15]_i_1__0_n_0 ;
  wire \bitcount[16]_i_1__0_n_0 ;
  wire \bitcount[17]_i_1__0_n_0 ;
  wire \bitcount[18]_i_1__0_n_0 ;
  wire \bitcount[19]_i_1__0_n_0 ;
  wire \bitcount[1]_i_1__0_n_0 ;
  wire \bitcount[20]_i_1__0_n_0 ;
  wire \bitcount[21]_i_1__0_n_0 ;
  wire \bitcount[22]_i_1__0_n_0 ;
  wire \bitcount[23]_i_1__0_n_0 ;
  wire \bitcount[24]_i_1__0_n_0 ;
  wire \bitcount[25]_i_1__0_n_0 ;
  wire \bitcount[26]_i_1__0_n_0 ;
  wire \bitcount[27]_i_1__0_n_0 ;
  wire \bitcount[28]_i_1__0_n_0 ;
  wire \bitcount[29]_i_1__0_n_0 ;
  wire \bitcount[2]_i_1__6_n_0 ;
  wire \bitcount[30]_i_1__0_n_0 ;
  wire \bitcount[31]_i_2__0_n_0 ;
  wire \bitcount[3]_i_1__0_n_0 ;
  wire \bitcount[4]_i_1__0_n_0 ;
  wire \bitcount[5]_i_1__0_n_0 ;
  wire \bitcount[6]_i_1__0_n_0 ;
  wire \bitcount[7]_i_1__0_n_0 ;
  wire \bitcount[8]_i_1__0_n_0 ;
  wire \bitcount[9]_i_1__0_n_0 ;
  wire \bitcount_reg_n_0_[0] ;
  wire \bitcount_reg_n_0_[10] ;
  wire \bitcount_reg_n_0_[11] ;
  wire \bitcount_reg_n_0_[12] ;
  wire \bitcount_reg_n_0_[13] ;
  wire \bitcount_reg_n_0_[14] ;
  wire \bitcount_reg_n_0_[15] ;
  wire \bitcount_reg_n_0_[16] ;
  wire \bitcount_reg_n_0_[17] ;
  wire \bitcount_reg_n_0_[18] ;
  wire \bitcount_reg_n_0_[19] ;
  wire \bitcount_reg_n_0_[1] ;
  wire \bitcount_reg_n_0_[20] ;
  wire \bitcount_reg_n_0_[21] ;
  wire \bitcount_reg_n_0_[22] ;
  wire \bitcount_reg_n_0_[23] ;
  wire \bitcount_reg_n_0_[24] ;
  wire \bitcount_reg_n_0_[25] ;
  wire \bitcount_reg_n_0_[26] ;
  wire \bitcount_reg_n_0_[27] ;
  wire \bitcount_reg_n_0_[28] ;
  wire \bitcount_reg_n_0_[29] ;
  wire \bitcount_reg_n_0_[2] ;
  wire \bitcount_reg_n_0_[30] ;
  wire \bitcount_reg_n_0_[31] ;
  wire \bitcount_reg_n_0_[3] ;
  wire \bitcount_reg_n_0_[4] ;
  wire \bitcount_reg_n_0_[5] ;
  wire \bitcount_reg_n_0_[6] ;
  wire \bitcount_reg_n_0_[7] ;
  wire \bitcount_reg_n_0_[8] ;
  wire \bitcount_reg_n_0_[9] ;
  wire \ctrl_reg_reg[0] ;
  wire dout_rdy1_out;
  wire dout_rdy_i_10__0_n_0;
  wire dout_rdy_i_2__0_n_0;
  wire dout_rdy_i_3__0_n_0;
  wire dout_rdy_i_4__0_n_0;
  wire dout_rdy_i_5__0_n_0;
  wire dout_rdy_i_6__0_n_0;
  wire dout_rdy_i_7__0_n_0;
  wire dout_rdy_i_8__0_n_0;
  wire dout_rdy_i_9__0_n_0;
  wire [33:0]p_0_in_0;
  wire \parity_fail_cnt[0]_i_1__0_n_0 ;
  wire \parity_fail_cnt[0]_i_3__0_n_0 ;
  wire \parity_fail_cnt[0]_i_4__0_n_0 ;
  wire \parity_fail_cnt[0]_i_5__0_n_0 ;
  wire \parity_fail_cnt[0]_i_6__0_n_0 ;
  wire \parity_fail_cnt[12]_i_2__0_n_0 ;
  wire \parity_fail_cnt[12]_i_3__0_n_0 ;
  wire \parity_fail_cnt[12]_i_4__0_n_0 ;
  wire \parity_fail_cnt[12]_i_5__0_n_0 ;
  wire \parity_fail_cnt[16]_i_2__0_n_0 ;
  wire \parity_fail_cnt[16]_i_3__0_n_0 ;
  wire \parity_fail_cnt[16]_i_4__0_n_0 ;
  wire \parity_fail_cnt[16]_i_5__0_n_0 ;
  wire \parity_fail_cnt[20]_i_2__0_n_0 ;
  wire \parity_fail_cnt[20]_i_3__0_n_0 ;
  wire \parity_fail_cnt[20]_i_4__0_n_0 ;
  wire \parity_fail_cnt[20]_i_5__0_n_0 ;
  wire \parity_fail_cnt[24]_i_2__0_n_0 ;
  wire \parity_fail_cnt[24]_i_3__0_n_0 ;
  wire \parity_fail_cnt[24]_i_4__0_n_0 ;
  wire \parity_fail_cnt[24]_i_5__0_n_0 ;
  wire \parity_fail_cnt[28]_i_2__0_n_0 ;
  wire \parity_fail_cnt[28]_i_3__0_n_0 ;
  wire \parity_fail_cnt[28]_i_4__0_n_0 ;
  wire \parity_fail_cnt[28]_i_5__0_n_0 ;
  wire \parity_fail_cnt[4]_i_2__0_n_0 ;
  wire \parity_fail_cnt[4]_i_3__0_n_0 ;
  wire \parity_fail_cnt[4]_i_4__0_n_0 ;
  wire \parity_fail_cnt[4]_i_5__0_n_0 ;
  wire \parity_fail_cnt[8]_i_2__0_n_0 ;
  wire \parity_fail_cnt[8]_i_3__0_n_0 ;
  wire \parity_fail_cnt[8]_i_4__0_n_0 ;
  wire \parity_fail_cnt[8]_i_5__0_n_0 ;
  wire [31:1]parity_fail_cnt_reg;
  wire \parity_fail_cnt_reg[0]_i_2__0_n_0 ;
  wire \parity_fail_cnt_reg[0]_i_2__0_n_1 ;
  wire \parity_fail_cnt_reg[0]_i_2__0_n_2 ;
  wire \parity_fail_cnt_reg[0]_i_2__0_n_3 ;
  wire \parity_fail_cnt_reg[0]_i_2__0_n_4 ;
  wire \parity_fail_cnt_reg[0]_i_2__0_n_5 ;
  wire \parity_fail_cnt_reg[0]_i_2__0_n_6 ;
  wire \parity_fail_cnt_reg[0]_i_2__0_n_7 ;
  wire \parity_fail_cnt_reg[12]_i_1__0_n_0 ;
  wire \parity_fail_cnt_reg[12]_i_1__0_n_1 ;
  wire \parity_fail_cnt_reg[12]_i_1__0_n_2 ;
  wire \parity_fail_cnt_reg[12]_i_1__0_n_3 ;
  wire \parity_fail_cnt_reg[12]_i_1__0_n_4 ;
  wire \parity_fail_cnt_reg[12]_i_1__0_n_5 ;
  wire \parity_fail_cnt_reg[12]_i_1__0_n_6 ;
  wire \parity_fail_cnt_reg[12]_i_1__0_n_7 ;
  wire \parity_fail_cnt_reg[16]_i_1__0_n_0 ;
  wire \parity_fail_cnt_reg[16]_i_1__0_n_1 ;
  wire \parity_fail_cnt_reg[16]_i_1__0_n_2 ;
  wire \parity_fail_cnt_reg[16]_i_1__0_n_3 ;
  wire \parity_fail_cnt_reg[16]_i_1__0_n_4 ;
  wire \parity_fail_cnt_reg[16]_i_1__0_n_5 ;
  wire \parity_fail_cnt_reg[16]_i_1__0_n_6 ;
  wire \parity_fail_cnt_reg[16]_i_1__0_n_7 ;
  wire \parity_fail_cnt_reg[20]_i_1__0_n_0 ;
  wire \parity_fail_cnt_reg[20]_i_1__0_n_1 ;
  wire \parity_fail_cnt_reg[20]_i_1__0_n_2 ;
  wire \parity_fail_cnt_reg[20]_i_1__0_n_3 ;
  wire \parity_fail_cnt_reg[20]_i_1__0_n_4 ;
  wire \parity_fail_cnt_reg[20]_i_1__0_n_5 ;
  wire \parity_fail_cnt_reg[20]_i_1__0_n_6 ;
  wire \parity_fail_cnt_reg[20]_i_1__0_n_7 ;
  wire \parity_fail_cnt_reg[24]_i_1__0_n_0 ;
  wire \parity_fail_cnt_reg[24]_i_1__0_n_1 ;
  wire \parity_fail_cnt_reg[24]_i_1__0_n_2 ;
  wire \parity_fail_cnt_reg[24]_i_1__0_n_3 ;
  wire \parity_fail_cnt_reg[24]_i_1__0_n_4 ;
  wire \parity_fail_cnt_reg[24]_i_1__0_n_5 ;
  wire \parity_fail_cnt_reg[24]_i_1__0_n_6 ;
  wire \parity_fail_cnt_reg[24]_i_1__0_n_7 ;
  wire \parity_fail_cnt_reg[28]_i_1__0_n_1 ;
  wire \parity_fail_cnt_reg[28]_i_1__0_n_2 ;
  wire \parity_fail_cnt_reg[28]_i_1__0_n_3 ;
  wire \parity_fail_cnt_reg[28]_i_1__0_n_4 ;
  wire \parity_fail_cnt_reg[28]_i_1__0_n_5 ;
  wire \parity_fail_cnt_reg[28]_i_1__0_n_6 ;
  wire \parity_fail_cnt_reg[28]_i_1__0_n_7 ;
  wire \parity_fail_cnt_reg[4]_i_1__0_n_0 ;
  wire \parity_fail_cnt_reg[4]_i_1__0_n_1 ;
  wire \parity_fail_cnt_reg[4]_i_1__0_n_2 ;
  wire \parity_fail_cnt_reg[4]_i_1__0_n_3 ;
  wire \parity_fail_cnt_reg[4]_i_1__0_n_4 ;
  wire \parity_fail_cnt_reg[4]_i_1__0_n_5 ;
  wire \parity_fail_cnt_reg[4]_i_1__0_n_6 ;
  wire \parity_fail_cnt_reg[4]_i_1__0_n_7 ;
  wire \parity_fail_cnt_reg[8]_i_1__0_n_0 ;
  wire \parity_fail_cnt_reg[8]_i_1__0_n_1 ;
  wire \parity_fail_cnt_reg[8]_i_1__0_n_2 ;
  wire \parity_fail_cnt_reg[8]_i_1__0_n_3 ;
  wire \parity_fail_cnt_reg[8]_i_1__0_n_4 ;
  wire \parity_fail_cnt_reg[8]_i_1__0_n_5 ;
  wire \parity_fail_cnt_reg[8]_i_1__0_n_6 ;
  wire \parity_fail_cnt_reg[8]_i_1__0_n_7 ;
  wire [0:0]rclk_nxt;
  wire \rd_data[10]_i_16_n_0 ;
  wire \rd_data[11]_i_16_n_0 ;
  wire \rd_data[12]_i_16_n_0 ;
  wire \rd_data[13]_i_16_n_0 ;
  wire \rd_data[14]_i_16_n_0 ;
  wire \rd_data[15]_i_16_n_0 ;
  wire \rd_data[16]_i_16_n_0 ;
  wire \rd_data[17]_i_16_n_0 ;
  wire \rd_data[18]_i_16_n_0 ;
  wire \rd_data[19]_i_16_n_0 ;
  wire \rd_data[20]_i_16_n_0 ;
  wire \rd_data[21]_i_16_n_0 ;
  wire \rd_data[22]_i_16_n_0 ;
  wire \rd_data[23]_i_16_n_0 ;
  wire \rd_data[24]_i_16_n_0 ;
  wire \rd_data[25]_i_16_n_0 ;
  wire \rd_data[26]_i_16_n_0 ;
  wire \rd_data[27]_i_16_n_0 ;
  wire \rd_data[28]_i_16_n_0 ;
  wire \rd_data[29]_i_16_n_0 ;
  wire \rd_data[30]_i_16_n_0 ;
  wire \rd_data[31]_i_16_n_0 ;
  wire \rd_data[4]_i_16_n_0 ;
  wire \rd_data[5]_i_16_n_0 ;
  wire \rd_data[6]_i_16_n_0 ;
  wire \rd_data[7]_i_16_n_0 ;
  wire \rd_data[8]_i_16_n_0 ;
  wire \rd_data[9]_i_16_n_0 ;
  wire \rd_data_reg[0] ;
  wire \rd_data_reg[1] ;
  wire \rd_data_reg[2] ;
  wire \rd_data_reg[3] ;
  wire \rd_sector_addr_reg[0]_rep__0 ;
  wire [1:0]\rd_sector_addr_reg[2] ;
  wire [0:0]resp_nxt;
  wire \rx_cnt[0]_i_2__0_n_0 ;
  wire \rx_cnt[0]_i_3__0_n_0 ;
  wire \rx_cnt[0]_i_4__0_n_0 ;
  wire \rx_cnt[0]_i_5__0_n_0 ;
  wire \rx_cnt[12]_i_2__0_n_0 ;
  wire \rx_cnt[12]_i_3__0_n_0 ;
  wire \rx_cnt[12]_i_4__0_n_0 ;
  wire \rx_cnt[12]_i_5__0_n_0 ;
  wire \rx_cnt[16]_i_2__0_n_0 ;
  wire \rx_cnt[16]_i_3__0_n_0 ;
  wire \rx_cnt[16]_i_4__0_n_0 ;
  wire \rx_cnt[16]_i_5__0_n_0 ;
  wire \rx_cnt[20]_i_2__0_n_0 ;
  wire \rx_cnt[20]_i_3__0_n_0 ;
  wire \rx_cnt[20]_i_4__0_n_0 ;
  wire \rx_cnt[20]_i_5__0_n_0 ;
  wire \rx_cnt[24]_i_2__0_n_0 ;
  wire \rx_cnt[24]_i_3__0_n_0 ;
  wire \rx_cnt[24]_i_4__0_n_0 ;
  wire \rx_cnt[24]_i_5__0_n_0 ;
  wire \rx_cnt[28]_i_2__0_n_0 ;
  wire \rx_cnt[28]_i_3__0_n_0 ;
  wire \rx_cnt[28]_i_4__0_n_0 ;
  wire \rx_cnt[28]_i_5__0_n_0 ;
  wire \rx_cnt[4]_i_2__0_n_0 ;
  wire \rx_cnt[4]_i_3__0_n_0 ;
  wire \rx_cnt[4]_i_4__0_n_0 ;
  wire \rx_cnt[4]_i_5__0_n_0 ;
  wire \rx_cnt[8]_i_2__0_n_0 ;
  wire \rx_cnt[8]_i_3__0_n_0 ;
  wire \rx_cnt[8]_i_4__0_n_0 ;
  wire \rx_cnt[8]_i_5__0_n_0 ;
  wire [31:0]rx_cnt_reg;
  wire \rx_cnt_reg[0]_i_1__0_n_0 ;
  wire \rx_cnt_reg[0]_i_1__0_n_1 ;
  wire \rx_cnt_reg[0]_i_1__0_n_2 ;
  wire \rx_cnt_reg[0]_i_1__0_n_3 ;
  wire \rx_cnt_reg[0]_i_1__0_n_4 ;
  wire \rx_cnt_reg[0]_i_1__0_n_5 ;
  wire \rx_cnt_reg[0]_i_1__0_n_6 ;
  wire \rx_cnt_reg[0]_i_1__0_n_7 ;
  wire \rx_cnt_reg[12]_i_1__0_n_0 ;
  wire \rx_cnt_reg[12]_i_1__0_n_1 ;
  wire \rx_cnt_reg[12]_i_1__0_n_2 ;
  wire \rx_cnt_reg[12]_i_1__0_n_3 ;
  wire \rx_cnt_reg[12]_i_1__0_n_4 ;
  wire \rx_cnt_reg[12]_i_1__0_n_5 ;
  wire \rx_cnt_reg[12]_i_1__0_n_6 ;
  wire \rx_cnt_reg[12]_i_1__0_n_7 ;
  wire \rx_cnt_reg[16]_i_1__0_n_0 ;
  wire \rx_cnt_reg[16]_i_1__0_n_1 ;
  wire \rx_cnt_reg[16]_i_1__0_n_2 ;
  wire \rx_cnt_reg[16]_i_1__0_n_3 ;
  wire \rx_cnt_reg[16]_i_1__0_n_4 ;
  wire \rx_cnt_reg[16]_i_1__0_n_5 ;
  wire \rx_cnt_reg[16]_i_1__0_n_6 ;
  wire \rx_cnt_reg[16]_i_1__0_n_7 ;
  wire \rx_cnt_reg[20]_i_1__0_n_0 ;
  wire \rx_cnt_reg[20]_i_1__0_n_1 ;
  wire \rx_cnt_reg[20]_i_1__0_n_2 ;
  wire \rx_cnt_reg[20]_i_1__0_n_3 ;
  wire \rx_cnt_reg[20]_i_1__0_n_4 ;
  wire \rx_cnt_reg[20]_i_1__0_n_5 ;
  wire \rx_cnt_reg[20]_i_1__0_n_6 ;
  wire \rx_cnt_reg[20]_i_1__0_n_7 ;
  wire \rx_cnt_reg[24]_i_1__0_n_0 ;
  wire \rx_cnt_reg[24]_i_1__0_n_1 ;
  wire \rx_cnt_reg[24]_i_1__0_n_2 ;
  wire \rx_cnt_reg[24]_i_1__0_n_3 ;
  wire \rx_cnt_reg[24]_i_1__0_n_4 ;
  wire \rx_cnt_reg[24]_i_1__0_n_5 ;
  wire \rx_cnt_reg[24]_i_1__0_n_6 ;
  wire \rx_cnt_reg[24]_i_1__0_n_7 ;
  wire \rx_cnt_reg[28]_i_1__0_n_1 ;
  wire \rx_cnt_reg[28]_i_1__0_n_2 ;
  wire \rx_cnt_reg[28]_i_1__0_n_3 ;
  wire \rx_cnt_reg[28]_i_1__0_n_4 ;
  wire \rx_cnt_reg[28]_i_1__0_n_5 ;
  wire \rx_cnt_reg[28]_i_1__0_n_6 ;
  wire \rx_cnt_reg[28]_i_1__0_n_7 ;
  wire \rx_cnt_reg[4]_i_1__0_n_0 ;
  wire \rx_cnt_reg[4]_i_1__0_n_1 ;
  wire \rx_cnt_reg[4]_i_1__0_n_2 ;
  wire \rx_cnt_reg[4]_i_1__0_n_3 ;
  wire \rx_cnt_reg[4]_i_1__0_n_4 ;
  wire \rx_cnt_reg[4]_i_1__0_n_5 ;
  wire \rx_cnt_reg[4]_i_1__0_n_6 ;
  wire \rx_cnt_reg[4]_i_1__0_n_7 ;
  wire \rx_cnt_reg[8]_i_1__0_n_0 ;
  wire \rx_cnt_reg[8]_i_1__0_n_1 ;
  wire \rx_cnt_reg[8]_i_1__0_n_2 ;
  wire \rx_cnt_reg[8]_i_1__0_n_3 ;
  wire \rx_cnt_reg[8]_i_1__0_n_4 ;
  wire \rx_cnt_reg[8]_i_1__0_n_5 ;
  wire \rx_cnt_reg[8]_i_1__0_n_6 ;
  wire \rx_cnt_reg[8]_i_1__0_n_7 ;
  wire [0:0]rx_err;
  wire rx_err_reg;
  wire rx_fifo_wr;
  wire [0:0]rx_parity_fails;
  wire [0:0]rx_stopbit_fails;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire sclock_reg;
  wire [27:0]\sector_rd_data[1]__0 ;
  wire \shift_reg_reg_n_0_[0] ;
  wire sin_reg;
  wire [2:0]state;
  wire \state[0]_i_1__3_n_0 ;
  wire \state[0]_i_2__0_n_0 ;
  wire \state[1]_i_1__3_n_0 ;
  wire \state[1]_i_2__0_n_0 ;
  wire \state[2]_i_10__0_n_0 ;
  wire \state[2]_i_11__0_n_0 ;
  wire \state[2]_i_1__3_n_0 ;
  wire \state[2]_i_2__0_n_0 ;
  wire \state[2]_i_3__0_n_0 ;
  wire \state[2]_i_4__0_n_0 ;
  wire \state[2]_i_5__0_n_0 ;
  wire \state[2]_i_6__0_n_0 ;
  wire \state[2]_i_7__0_n_0 ;
  wire \state[2]_i_8__0_n_0 ;
  wire \state[2]_i_9__0_n_0 ;
  wire [33:0]\status_reg_reg[2] ;
  wire \stopbit_fail_cnt[0]_i_10__0_n_0 ;
  wire \stopbit_fail_cnt[0]_i_11__0_n_0 ;
  wire \stopbit_fail_cnt[0]_i_12__0_n_0 ;
  wire \stopbit_fail_cnt[0]_i_13__0_n_0 ;
  wire \stopbit_fail_cnt[0]_i_14__0_n_0 ;
  wire \stopbit_fail_cnt[0]_i_15__0_n_0 ;
  wire \stopbit_fail_cnt[0]_i_16__0_n_0 ;
  wire \stopbit_fail_cnt[0]_i_1__0_n_0 ;
  wire \stopbit_fail_cnt[0]_i_3__0_n_0 ;
  wire \stopbit_fail_cnt[0]_i_4__0_n_0 ;
  wire \stopbit_fail_cnt[0]_i_5__0_n_0 ;
  wire \stopbit_fail_cnt[0]_i_6__0_n_0 ;
  wire \stopbit_fail_cnt[0]_i_7__0_n_0 ;
  wire \stopbit_fail_cnt[0]_i_8__0_n_0 ;
  wire \stopbit_fail_cnt[0]_i_9__0_n_0 ;
  wire \stopbit_fail_cnt[12]_i_2__0_n_0 ;
  wire \stopbit_fail_cnt[12]_i_3__0_n_0 ;
  wire \stopbit_fail_cnt[12]_i_4__0_n_0 ;
  wire \stopbit_fail_cnt[12]_i_5__0_n_0 ;
  wire \stopbit_fail_cnt[16]_i_2__0_n_0 ;
  wire \stopbit_fail_cnt[16]_i_3__0_n_0 ;
  wire \stopbit_fail_cnt[16]_i_4__0_n_0 ;
  wire \stopbit_fail_cnt[16]_i_5__0_n_0 ;
  wire \stopbit_fail_cnt[20]_i_2__0_n_0 ;
  wire \stopbit_fail_cnt[20]_i_3__0_n_0 ;
  wire \stopbit_fail_cnt[20]_i_4__0_n_0 ;
  wire \stopbit_fail_cnt[20]_i_5__0_n_0 ;
  wire \stopbit_fail_cnt[24]_i_2__0_n_0 ;
  wire \stopbit_fail_cnt[24]_i_3__0_n_0 ;
  wire \stopbit_fail_cnt[24]_i_4__0_n_0 ;
  wire \stopbit_fail_cnt[24]_i_5__0_n_0 ;
  wire \stopbit_fail_cnt[28]_i_2__0_n_0 ;
  wire \stopbit_fail_cnt[28]_i_3__0_n_0 ;
  wire \stopbit_fail_cnt[28]_i_4__0_n_0 ;
  wire \stopbit_fail_cnt[28]_i_5__0_n_0 ;
  wire \stopbit_fail_cnt[4]_i_2__0_n_0 ;
  wire \stopbit_fail_cnt[4]_i_3__0_n_0 ;
  wire \stopbit_fail_cnt[4]_i_4__0_n_0 ;
  wire \stopbit_fail_cnt[4]_i_5__0_n_0 ;
  wire \stopbit_fail_cnt[8]_i_2__0_n_0 ;
  wire \stopbit_fail_cnt[8]_i_3__0_n_0 ;
  wire \stopbit_fail_cnt[8]_i_4__0_n_0 ;
  wire \stopbit_fail_cnt[8]_i_5__0_n_0 ;
  wire [31:1]stopbit_fail_cnt_reg;
  wire \stopbit_fail_cnt_reg[0]_i_2__0_n_0 ;
  wire \stopbit_fail_cnt_reg[0]_i_2__0_n_1 ;
  wire \stopbit_fail_cnt_reg[0]_i_2__0_n_2 ;
  wire \stopbit_fail_cnt_reg[0]_i_2__0_n_3 ;
  wire \stopbit_fail_cnt_reg[0]_i_2__0_n_4 ;
  wire \stopbit_fail_cnt_reg[0]_i_2__0_n_5 ;
  wire \stopbit_fail_cnt_reg[0]_i_2__0_n_6 ;
  wire \stopbit_fail_cnt_reg[0]_i_2__0_n_7 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__0_n_0 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__0_n_1 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__0_n_2 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__0_n_3 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__0_n_4 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__0_n_5 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__0_n_6 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__0_n_7 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__0_n_0 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__0_n_1 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__0_n_2 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__0_n_3 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__0_n_4 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__0_n_5 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__0_n_6 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__0_n_7 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__0_n_0 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__0_n_1 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__0_n_2 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__0_n_3 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__0_n_4 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__0_n_5 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__0_n_6 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__0_n_7 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__0_n_0 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__0_n_1 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__0_n_2 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__0_n_3 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__0_n_4 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__0_n_5 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__0_n_6 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__0_n_7 ;
  wire \stopbit_fail_cnt_reg[28]_i_1__0_n_1 ;
  wire \stopbit_fail_cnt_reg[28]_i_1__0_n_2 ;
  wire \stopbit_fail_cnt_reg[28]_i_1__0_n_3 ;
  wire \stopbit_fail_cnt_reg[28]_i_1__0_n_4 ;
  wire \stopbit_fail_cnt_reg[28]_i_1__0_n_5 ;
  wire \stopbit_fail_cnt_reg[28]_i_1__0_n_6 ;
  wire \stopbit_fail_cnt_reg[28]_i_1__0_n_7 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__0_n_0 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__0_n_1 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__0_n_2 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__0_n_3 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__0_n_4 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__0_n_5 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__0_n_6 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__0_n_7 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__0_n_0 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__0_n_1 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__0_n_2 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__0_n_3 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__0_n_4 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__0_n_5 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__0_n_6 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__0_n_7 ;
  wire [31:0]tx_cnt_reg;
  wire z1_sclock_reg;
  wire z1_sin_reg;
  wire z1_sin_reg_i_1__0_n_0;
  wire z1_sin_reg_i_2__3_n_0;
  wire [3:2]NLW_bitcount0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_bitcount0_carry__6_O_UNCONNECTED;
  wire [3:3]\NLW_parity_fail_cnt_reg[28]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_rx_cnt_reg[28]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_stopbit_fail_cnt_reg[28]_i_1__0_CO_UNCONNECTED ;

  CARRY4 bitcount0_carry
       (.CI(1'b0),
        .CO({bitcount0_carry_n_0,bitcount0_carry_n_1,bitcount0_carry_n_2,bitcount0_carry_n_3}),
        .CYINIT(\bitcount_reg_n_0_[0] ),
        .DI({\bitcount_reg_n_0_[4] ,\bitcount_reg_n_0_[3] ,\bitcount_reg_n_0_[2] ,\bitcount_reg_n_0_[1] }),
        .O({bitcount0_carry_n_4,bitcount0_carry_n_5,bitcount0_carry_n_6,bitcount0_carry_n_7}),
        .S({bitcount0_carry_i_1__0_n_0,bitcount0_carry_i_2__0_n_0,bitcount0_carry_i_3__0_n_0,bitcount0_carry_i_4__0_n_0}));
  CARRY4 bitcount0_carry__0
       (.CI(bitcount0_carry_n_0),
        .CO({bitcount0_carry__0_n_0,bitcount0_carry__0_n_1,bitcount0_carry__0_n_2,bitcount0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\bitcount_reg_n_0_[8] ,\bitcount_reg_n_0_[7] ,\bitcount_reg_n_0_[6] ,\bitcount_reg_n_0_[5] }),
        .O({bitcount0_carry__0_n_4,bitcount0_carry__0_n_5,bitcount0_carry__0_n_6,bitcount0_carry__0_n_7}),
        .S({bitcount0_carry__0_i_1__0_n_0,bitcount0_carry__0_i_2__0_n_0,bitcount0_carry__0_i_3__0_n_0,bitcount0_carry__0_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_1__0
       (.I0(\bitcount_reg_n_0_[8] ),
        .O(bitcount0_carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_2__0
       (.I0(\bitcount_reg_n_0_[7] ),
        .O(bitcount0_carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_3__0
       (.I0(\bitcount_reg_n_0_[6] ),
        .O(bitcount0_carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_4__0
       (.I0(\bitcount_reg_n_0_[5] ),
        .O(bitcount0_carry__0_i_4__0_n_0));
  CARRY4 bitcount0_carry__1
       (.CI(bitcount0_carry__0_n_0),
        .CO({bitcount0_carry__1_n_0,bitcount0_carry__1_n_1,bitcount0_carry__1_n_2,bitcount0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\bitcount_reg_n_0_[12] ,\bitcount_reg_n_0_[11] ,\bitcount_reg_n_0_[10] ,\bitcount_reg_n_0_[9] }),
        .O({bitcount0_carry__1_n_4,bitcount0_carry__1_n_5,bitcount0_carry__1_n_6,bitcount0_carry__1_n_7}),
        .S({bitcount0_carry__1_i_1__0_n_0,bitcount0_carry__1_i_2__0_n_0,bitcount0_carry__1_i_3__0_n_0,bitcount0_carry__1_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_1__0
       (.I0(\bitcount_reg_n_0_[12] ),
        .O(bitcount0_carry__1_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_2__0
       (.I0(\bitcount_reg_n_0_[11] ),
        .O(bitcount0_carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_3__0
       (.I0(\bitcount_reg_n_0_[10] ),
        .O(bitcount0_carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_4__0
       (.I0(\bitcount_reg_n_0_[9] ),
        .O(bitcount0_carry__1_i_4__0_n_0));
  CARRY4 bitcount0_carry__2
       (.CI(bitcount0_carry__1_n_0),
        .CO({bitcount0_carry__2_n_0,bitcount0_carry__2_n_1,bitcount0_carry__2_n_2,bitcount0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\bitcount_reg_n_0_[16] ,\bitcount_reg_n_0_[15] ,\bitcount_reg_n_0_[14] ,\bitcount_reg_n_0_[13] }),
        .O({bitcount0_carry__2_n_4,bitcount0_carry__2_n_5,bitcount0_carry__2_n_6,bitcount0_carry__2_n_7}),
        .S({bitcount0_carry__2_i_1__0_n_0,bitcount0_carry__2_i_2__0_n_0,bitcount0_carry__2_i_3__0_n_0,bitcount0_carry__2_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_1__0
       (.I0(\bitcount_reg_n_0_[16] ),
        .O(bitcount0_carry__2_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_2__0
       (.I0(\bitcount_reg_n_0_[15] ),
        .O(bitcount0_carry__2_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_3__0
       (.I0(\bitcount_reg_n_0_[14] ),
        .O(bitcount0_carry__2_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_4__0
       (.I0(\bitcount_reg_n_0_[13] ),
        .O(bitcount0_carry__2_i_4__0_n_0));
  CARRY4 bitcount0_carry__3
       (.CI(bitcount0_carry__2_n_0),
        .CO({bitcount0_carry__3_n_0,bitcount0_carry__3_n_1,bitcount0_carry__3_n_2,bitcount0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\bitcount_reg_n_0_[20] ,\bitcount_reg_n_0_[19] ,\bitcount_reg_n_0_[18] ,\bitcount_reg_n_0_[17] }),
        .O({bitcount0_carry__3_n_4,bitcount0_carry__3_n_5,bitcount0_carry__3_n_6,bitcount0_carry__3_n_7}),
        .S({bitcount0_carry__3_i_1__0_n_0,bitcount0_carry__3_i_2__0_n_0,bitcount0_carry__3_i_3__0_n_0,bitcount0_carry__3_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_1__0
       (.I0(\bitcount_reg_n_0_[20] ),
        .O(bitcount0_carry__3_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_2__0
       (.I0(\bitcount_reg_n_0_[19] ),
        .O(bitcount0_carry__3_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_3__0
       (.I0(\bitcount_reg_n_0_[18] ),
        .O(bitcount0_carry__3_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_4__0
       (.I0(\bitcount_reg_n_0_[17] ),
        .O(bitcount0_carry__3_i_4__0_n_0));
  CARRY4 bitcount0_carry__4
       (.CI(bitcount0_carry__3_n_0),
        .CO({bitcount0_carry__4_n_0,bitcount0_carry__4_n_1,bitcount0_carry__4_n_2,bitcount0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\bitcount_reg_n_0_[24] ,\bitcount_reg_n_0_[23] ,\bitcount_reg_n_0_[22] ,\bitcount_reg_n_0_[21] }),
        .O({bitcount0_carry__4_n_4,bitcount0_carry__4_n_5,bitcount0_carry__4_n_6,bitcount0_carry__4_n_7}),
        .S({bitcount0_carry__4_i_1__0_n_0,bitcount0_carry__4_i_2__0_n_0,bitcount0_carry__4_i_3__0_n_0,bitcount0_carry__4_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_1__0
       (.I0(\bitcount_reg_n_0_[24] ),
        .O(bitcount0_carry__4_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_2__0
       (.I0(\bitcount_reg_n_0_[23] ),
        .O(bitcount0_carry__4_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_3__0
       (.I0(\bitcount_reg_n_0_[22] ),
        .O(bitcount0_carry__4_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_4__0
       (.I0(\bitcount_reg_n_0_[21] ),
        .O(bitcount0_carry__4_i_4__0_n_0));
  CARRY4 bitcount0_carry__5
       (.CI(bitcount0_carry__4_n_0),
        .CO({bitcount0_carry__5_n_0,bitcount0_carry__5_n_1,bitcount0_carry__5_n_2,bitcount0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\bitcount_reg_n_0_[28] ,\bitcount_reg_n_0_[27] ,\bitcount_reg_n_0_[26] ,\bitcount_reg_n_0_[25] }),
        .O({bitcount0_carry__5_n_4,bitcount0_carry__5_n_5,bitcount0_carry__5_n_6,bitcount0_carry__5_n_7}),
        .S({bitcount0_carry__5_i_1__0_n_0,bitcount0_carry__5_i_2__0_n_0,bitcount0_carry__5_i_3__0_n_0,bitcount0_carry__5_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_1__0
       (.I0(\bitcount_reg_n_0_[28] ),
        .O(bitcount0_carry__5_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_2__0
       (.I0(\bitcount_reg_n_0_[27] ),
        .O(bitcount0_carry__5_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_3__0
       (.I0(\bitcount_reg_n_0_[26] ),
        .O(bitcount0_carry__5_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_4__0
       (.I0(\bitcount_reg_n_0_[25] ),
        .O(bitcount0_carry__5_i_4__0_n_0));
  CARRY4 bitcount0_carry__6
       (.CI(bitcount0_carry__5_n_0),
        .CO({NLW_bitcount0_carry__6_CO_UNCONNECTED[3:2],bitcount0_carry__6_n_2,bitcount0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\bitcount_reg_n_0_[30] ,\bitcount_reg_n_0_[29] }),
        .O({NLW_bitcount0_carry__6_O_UNCONNECTED[3],bitcount0_carry__6_n_5,bitcount0_carry__6_n_6,bitcount0_carry__6_n_7}),
        .S({1'b0,bitcount0_carry__6_i_1__0_n_0,bitcount0_carry__6_i_2__0_n_0,bitcount0_carry__6_i_3__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__6_i_1__0
       (.I0(\bitcount_reg_n_0_[31] ),
        .O(bitcount0_carry__6_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__6_i_2__0
       (.I0(\bitcount_reg_n_0_[30] ),
        .O(bitcount0_carry__6_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__6_i_3__0
       (.I0(\bitcount_reg_n_0_[29] ),
        .O(bitcount0_carry__6_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_1__0
       (.I0(\bitcount_reg_n_0_[4] ),
        .O(bitcount0_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_2__0
       (.I0(\bitcount_reg_n_0_[3] ),
        .O(bitcount0_carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_3__0
       (.I0(\bitcount_reg_n_0_[2] ),
        .O(bitcount0_carry_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_4__0
       (.I0(\bitcount_reg_n_0_[1] ),
        .O(bitcount0_carry_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bitcount[0]_i_1__0 
       (.I0(state[0]),
        .I1(\bitcount_reg_n_0_[0] ),
        .O(\bitcount[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[10]_i_1__0 
       (.I0(state[0]),
        .I1(bitcount0_carry__1_n_6),
        .O(\bitcount[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[11]_i_1__0 
       (.I0(state[0]),
        .I1(bitcount0_carry__1_n_5),
        .O(\bitcount[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[12]_i_1__0 
       (.I0(state[0]),
        .I1(bitcount0_carry__1_n_4),
        .O(\bitcount[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[13]_i_1__0 
       (.I0(state[0]),
        .I1(bitcount0_carry__2_n_7),
        .O(\bitcount[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[14]_i_1__0 
       (.I0(state[0]),
        .I1(bitcount0_carry__2_n_6),
        .O(\bitcount[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[15]_i_1__0 
       (.I0(state[0]),
        .I1(bitcount0_carry__2_n_5),
        .O(\bitcount[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[16]_i_1__0 
       (.I0(state[0]),
        .I1(bitcount0_carry__2_n_4),
        .O(\bitcount[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[17]_i_1__0 
       (.I0(state[0]),
        .I1(bitcount0_carry__3_n_7),
        .O(\bitcount[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[18]_i_1__0 
       (.I0(state[0]),
        .I1(bitcount0_carry__3_n_6),
        .O(\bitcount[18]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[19]_i_1__0 
       (.I0(state[0]),
        .I1(bitcount0_carry__3_n_5),
        .O(\bitcount[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bitcount[1]_i_1__0 
       (.I0(bitcount0_carry_n_7),
        .I1(state[0]),
        .O(\bitcount[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[20]_i_1__0 
       (.I0(state[0]),
        .I1(bitcount0_carry__3_n_4),
        .O(\bitcount[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[21]_i_1__0 
       (.I0(state[0]),
        .I1(bitcount0_carry__4_n_7),
        .O(\bitcount[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[22]_i_1__0 
       (.I0(state[0]),
        .I1(bitcount0_carry__4_n_6),
        .O(\bitcount[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[23]_i_1__0 
       (.I0(state[0]),
        .I1(bitcount0_carry__4_n_5),
        .O(\bitcount[23]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[24]_i_1__0 
       (.I0(state[0]),
        .I1(bitcount0_carry__4_n_4),
        .O(\bitcount[24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[25]_i_1__0 
       (.I0(state[0]),
        .I1(bitcount0_carry__5_n_7),
        .O(\bitcount[25]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[26]_i_1__0 
       (.I0(state[0]),
        .I1(bitcount0_carry__5_n_6),
        .O(\bitcount[26]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[27]_i_1__0 
       (.I0(state[0]),
        .I1(bitcount0_carry__5_n_5),
        .O(\bitcount[27]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[28]_i_1__0 
       (.I0(state[0]),
        .I1(bitcount0_carry__5_n_4),
        .O(\bitcount[28]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[29]_i_1__0 
       (.I0(state[0]),
        .I1(bitcount0_carry__6_n_7),
        .O(\bitcount[29]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[2]_i_1__6 
       (.I0(state[0]),
        .I1(bitcount0_carry_n_6),
        .O(\bitcount[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[30]_i_1__0 
       (.I0(state[0]),
        .I1(bitcount0_carry__6_n_6),
        .O(\bitcount[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \bitcount[31]_i_1__0 
       (.I0(sclock_reg),
        .I1(z1_sclock_reg),
        .I2(state[2]),
        .I3(state[1]),
        .O(bitcount));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[31]_i_2__0 
       (.I0(state[0]),
        .I1(bitcount0_carry__6_n_5),
        .O(\bitcount[31]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[3]_i_1__0 
       (.I0(state[0]),
        .I1(bitcount0_carry_n_5),
        .O(\bitcount[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[4]_i_1__0 
       (.I0(state[0]),
        .I1(bitcount0_carry_n_4),
        .O(\bitcount[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bitcount[5]_i_1__0 
       (.I0(bitcount0_carry__0_n_7),
        .I1(state[0]),
        .O(\bitcount[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[6]_i_1__0 
       (.I0(state[0]),
        .I1(bitcount0_carry__0_n_6),
        .O(\bitcount[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[7]_i_1__0 
       (.I0(state[0]),
        .I1(bitcount0_carry__0_n_5),
        .O(\bitcount[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[8]_i_1__0 
       (.I0(state[0]),
        .I1(bitcount0_carry__0_n_4),
        .O(\bitcount[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[9]_i_1__0 
       (.I0(state[0]),
        .I1(bitcount0_carry__1_n_7),
        .O(\bitcount[9]_i_1__0_n_0 ));
  FDCE \bitcount_reg[0] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[0]_i_1__0_n_0 ),
        .Q(\bitcount_reg_n_0_[0] ));
  FDCE \bitcount_reg[10] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[10]_i_1__0_n_0 ),
        .Q(\bitcount_reg_n_0_[10] ));
  FDCE \bitcount_reg[11] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[11]_i_1__0_n_0 ),
        .Q(\bitcount_reg_n_0_[11] ));
  FDCE \bitcount_reg[12] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[12]_i_1__0_n_0 ),
        .Q(\bitcount_reg_n_0_[12] ));
  FDCE \bitcount_reg[13] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[13]_i_1__0_n_0 ),
        .Q(\bitcount_reg_n_0_[13] ));
  FDCE \bitcount_reg[14] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[14]_i_1__0_n_0 ),
        .Q(\bitcount_reg_n_0_[14] ));
  FDCE \bitcount_reg[15] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[15]_i_1__0_n_0 ),
        .Q(\bitcount_reg_n_0_[15] ));
  FDCE \bitcount_reg[16] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[16]_i_1__0_n_0 ),
        .Q(\bitcount_reg_n_0_[16] ));
  FDCE \bitcount_reg[17] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[17]_i_1__0_n_0 ),
        .Q(\bitcount_reg_n_0_[17] ));
  FDCE \bitcount_reg[18] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[18]_i_1__0_n_0 ),
        .Q(\bitcount_reg_n_0_[18] ));
  FDCE \bitcount_reg[19] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[19]_i_1__0_n_0 ),
        .Q(\bitcount_reg_n_0_[19] ));
  FDCE \bitcount_reg[1] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[1]_i_1__0_n_0 ),
        .Q(\bitcount_reg_n_0_[1] ));
  FDCE \bitcount_reg[20] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[20]_i_1__0_n_0 ),
        .Q(\bitcount_reg_n_0_[20] ));
  FDCE \bitcount_reg[21] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[21]_i_1__0_n_0 ),
        .Q(\bitcount_reg_n_0_[21] ));
  FDCE \bitcount_reg[22] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[22]_i_1__0_n_0 ),
        .Q(\bitcount_reg_n_0_[22] ));
  FDCE \bitcount_reg[23] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[23]_i_1__0_n_0 ),
        .Q(\bitcount_reg_n_0_[23] ));
  FDCE \bitcount_reg[24] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[24]_i_1__0_n_0 ),
        .Q(\bitcount_reg_n_0_[24] ));
  FDCE \bitcount_reg[25] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[25]_i_1__0_n_0 ),
        .Q(\bitcount_reg_n_0_[25] ));
  FDCE \bitcount_reg[26] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[26]_i_1__0_n_0 ),
        .Q(\bitcount_reg_n_0_[26] ));
  FDCE \bitcount_reg[27] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[27]_i_1__0_n_0 ),
        .Q(\bitcount_reg_n_0_[27] ));
  FDCE \bitcount_reg[28] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[28]_i_1__0_n_0 ),
        .Q(\bitcount_reg_n_0_[28] ));
  FDCE \bitcount_reg[29] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[29]_i_1__0_n_0 ),
        .Q(\bitcount_reg_n_0_[29] ));
  FDCE \bitcount_reg[2] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[2]_i_1__6_n_0 ),
        .Q(\bitcount_reg_n_0_[2] ));
  FDCE \bitcount_reg[30] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[30]_i_1__0_n_0 ),
        .Q(\bitcount_reg_n_0_[30] ));
  FDCE \bitcount_reg[31] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[31]_i_2__0_n_0 ),
        .Q(\bitcount_reg_n_0_[31] ));
  FDCE \bitcount_reg[3] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[3]_i_1__0_n_0 ),
        .Q(\bitcount_reg_n_0_[3] ));
  FDCE \bitcount_reg[4] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[4]_i_1__0_n_0 ),
        .Q(\bitcount_reg_n_0_[4] ));
  FDCE \bitcount_reg[5] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[5]_i_1__0_n_0 ),
        .Q(\bitcount_reg_n_0_[5] ));
  FDCE \bitcount_reg[6] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[6]_i_1__0_n_0 ),
        .Q(\bitcount_reg_n_0_[6] ));
  FDCE \bitcount_reg[7] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[7]_i_1__0_n_0 ),
        .Q(\bitcount_reg_n_0_[7] ));
  FDCE \bitcount_reg[8] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[8]_i_1__0_n_0 ),
        .Q(\bitcount_reg_n_0_[8] ));
  FDCE \bitcount_reg[9] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[9]_i_1__0_n_0 ),
        .Q(\bitcount_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_10__0
       (.I0(p_0_in_0[18]),
        .I1(p_0_in_0[16]),
        .I2(p_0_in_0[17]),
        .I3(p_0_in_0[20]),
        .I4(p_0_in_0[19]),
        .O(dout_rdy_i_10__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    dout_rdy_i_1__0
       (.I0(sclock_reg),
        .I1(z1_sclock_reg),
        .I2(dout_rdy_i_2__0_n_0),
        .I3(state[2]),
        .I4(state[1]),
        .I5(state[0]),
        .O(dout_rdy1_out));
  LUT4 #(
    .INIT(16'h6996)) 
    dout_rdy_i_2__0
       (.I0(dout_rdy_i_3__0_n_0),
        .I1(dout_rdy_i_4__0_n_0),
        .I2(dout_rdy_i_5__0_n_0),
        .I3(dout_rdy_i_6__0_n_0),
        .O(dout_rdy_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_3__0
       (.I0(p_0_in_0[10]),
        .I1(p_0_in_0[11]),
        .I2(p_0_in_0[8]),
        .I3(p_0_in_0[9]),
        .I4(dout_rdy_i_7__0_n_0),
        .O(dout_rdy_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_4__0
       (.I0(dout_rdy_i_8__0_n_0),
        .I1(p_0_in_0[6]),
        .I2(p_0_in_0[7]),
        .I3(p_0_in_0[4]),
        .I4(p_0_in_0[5]),
        .O(dout_rdy_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_5__0
       (.I0(dout_rdy_i_9__0_n_0),
        .I1(p_0_in_0[32]),
        .I2(p_0_in_0[33]),
        .I3(p_0_in_0[30]),
        .I4(p_0_in_0[31]),
        .O(dout_rdy_i_5__0_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_6__0
       (.I0(dout_rdy_i_10__0_n_0),
        .I1(p_0_in_0[23]),
        .I2(p_0_in_0[24]),
        .I3(p_0_in_0[21]),
        .I4(p_0_in_0[22]),
        .O(dout_rdy_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    dout_rdy_i_7__0
       (.I0(p_0_in_0[13]),
        .I1(p_0_in_0[12]),
        .I2(p_0_in_0[15]),
        .I3(p_0_in_0[14]),
        .O(dout_rdy_i_7__0_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_8__0
       (.I0(p_0_in_0[1]),
        .I1(\shift_reg_reg_n_0_[0] ),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[3]),
        .I4(p_0_in_0[2]),
        .O(dout_rdy_i_8__0_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_9__0
       (.I0(p_0_in_0[27]),
        .I1(p_0_in_0[25]),
        .I2(p_0_in_0[26]),
        .I3(p_0_in_0[29]),
        .I4(p_0_in_0[28]),
        .O(dout_rdy_i_9__0_n_0));
  FDCE dout_rdy_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(dout_rdy1_out),
        .Q(rx_fifo_wr));
  FDCE \dout_reg[0] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[0]),
        .Q(\status_reg_reg[2] [0]));
  FDCE \dout_reg[10] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[10]),
        .Q(\status_reg_reg[2] [10]));
  FDCE \dout_reg[11] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[11]),
        .Q(\status_reg_reg[2] [11]));
  FDCE \dout_reg[12] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[12]),
        .Q(\status_reg_reg[2] [12]));
  FDCE \dout_reg[13] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[13]),
        .Q(\status_reg_reg[2] [13]));
  FDCE \dout_reg[14] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[14]),
        .Q(\status_reg_reg[2] [14]));
  FDCE \dout_reg[15] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[15]),
        .Q(\status_reg_reg[2] [15]));
  FDCE \dout_reg[16] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[16]),
        .Q(\status_reg_reg[2] [16]));
  FDCE \dout_reg[17] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[17]),
        .Q(\status_reg_reg[2] [17]));
  FDCE \dout_reg[18] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[18]),
        .Q(\status_reg_reg[2] [18]));
  FDCE \dout_reg[19] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[19]),
        .Q(\status_reg_reg[2] [19]));
  FDCE \dout_reg[1] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[1]),
        .Q(\status_reg_reg[2] [1]));
  FDCE \dout_reg[20] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[20]),
        .Q(\status_reg_reg[2] [20]));
  FDCE \dout_reg[21] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[21]),
        .Q(\status_reg_reg[2] [21]));
  FDCE \dout_reg[22] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[22]),
        .Q(\status_reg_reg[2] [22]));
  FDCE \dout_reg[23] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[23]),
        .Q(\status_reg_reg[2] [23]));
  FDCE \dout_reg[24] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[24]),
        .Q(\status_reg_reg[2] [24]));
  FDCE \dout_reg[25] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[25]),
        .Q(\status_reg_reg[2] [25]));
  FDCE \dout_reg[26] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[26]),
        .Q(\status_reg_reg[2] [26]));
  FDCE \dout_reg[27] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[27]),
        .Q(\status_reg_reg[2] [27]));
  FDCE \dout_reg[28] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[28]),
        .Q(\status_reg_reg[2] [28]));
  FDCE \dout_reg[29] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[29]),
        .Q(\status_reg_reg[2] [29]));
  FDCE \dout_reg[2] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[2]),
        .Q(\status_reg_reg[2] [2]));
  FDCE \dout_reg[30] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[30]),
        .Q(\status_reg_reg[2] [30]));
  FDCE \dout_reg[31] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[31]),
        .Q(\status_reg_reg[2] [31]));
  FDCE \dout_reg[32] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[32]),
        .Q(\status_reg_reg[2] [32]));
  FDCE \dout_reg[33] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[33]),
        .Q(\status_reg_reg[2] [33]));
  FDCE \dout_reg[3] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[3]),
        .Q(\status_reg_reg[2] [3]));
  FDCE \dout_reg[4] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[4]),
        .Q(\status_reg_reg[2] [4]));
  FDCE \dout_reg[5] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[5]),
        .Q(\status_reg_reg[2] [5]));
  FDCE \dout_reg[6] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[6]),
        .Q(\status_reg_reg[2] [6]));
  FDCE \dout_reg[7] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[7]),
        .Q(\status_reg_reg[2] [7]));
  FDCE \dout_reg[8] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[8]),
        .Q(\status_reg_reg[2] [8]));
  FDCE \dout_reg[9] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[9]),
        .Q(\status_reg_reg[2] [9]));
  LUT2 #(
    .INIT(4'hB)) 
    \genblk5_0.fifo_36_bl.fifo_36_bl_i_2__3 
       (.I0(\ctrl_reg_reg[0] ),
        .I1(s00_axi_aresetn),
        .O(AR));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \parity_fail_cnt[0]_i_1__0 
       (.I0(sclock_reg),
        .I1(z1_sclock_reg),
        .I2(state[2]),
        .I3(dout_rdy_i_2__0_n_0),
        .I4(state[1]),
        .I5(state[0]),
        .O(\parity_fail_cnt[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[0]_i_3__0 
       (.I0(parity_fail_cnt_reg[3]),
        .O(\parity_fail_cnt[0]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[0]_i_4__0 
       (.I0(parity_fail_cnt_reg[2]),
        .O(\parity_fail_cnt[0]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[0]_i_5__0 
       (.I0(parity_fail_cnt_reg[1]),
        .O(\parity_fail_cnt[0]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \parity_fail_cnt[0]_i_6__0 
       (.I0(rx_parity_fails),
        .O(\parity_fail_cnt[0]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[12]_i_2__0 
       (.I0(parity_fail_cnt_reg[15]),
        .O(\parity_fail_cnt[12]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[12]_i_3__0 
       (.I0(parity_fail_cnt_reg[14]),
        .O(\parity_fail_cnt[12]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[12]_i_4__0 
       (.I0(parity_fail_cnt_reg[13]),
        .O(\parity_fail_cnt[12]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[12]_i_5__0 
       (.I0(parity_fail_cnt_reg[12]),
        .O(\parity_fail_cnt[12]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[16]_i_2__0 
       (.I0(parity_fail_cnt_reg[19]),
        .O(\parity_fail_cnt[16]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[16]_i_3__0 
       (.I0(parity_fail_cnt_reg[18]),
        .O(\parity_fail_cnt[16]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[16]_i_4__0 
       (.I0(parity_fail_cnt_reg[17]),
        .O(\parity_fail_cnt[16]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[16]_i_5__0 
       (.I0(parity_fail_cnt_reg[16]),
        .O(\parity_fail_cnt[16]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[20]_i_2__0 
       (.I0(parity_fail_cnt_reg[23]),
        .O(\parity_fail_cnt[20]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[20]_i_3__0 
       (.I0(parity_fail_cnt_reg[22]),
        .O(\parity_fail_cnt[20]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[20]_i_4__0 
       (.I0(parity_fail_cnt_reg[21]),
        .O(\parity_fail_cnt[20]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[20]_i_5__0 
       (.I0(parity_fail_cnt_reg[20]),
        .O(\parity_fail_cnt[20]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[24]_i_2__0 
       (.I0(parity_fail_cnt_reg[27]),
        .O(\parity_fail_cnt[24]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[24]_i_3__0 
       (.I0(parity_fail_cnt_reg[26]),
        .O(\parity_fail_cnt[24]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[24]_i_4__0 
       (.I0(parity_fail_cnt_reg[25]),
        .O(\parity_fail_cnt[24]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[24]_i_5__0 
       (.I0(parity_fail_cnt_reg[24]),
        .O(\parity_fail_cnt[24]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[28]_i_2__0 
       (.I0(parity_fail_cnt_reg[31]),
        .O(\parity_fail_cnt[28]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[28]_i_3__0 
       (.I0(parity_fail_cnt_reg[30]),
        .O(\parity_fail_cnt[28]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[28]_i_4__0 
       (.I0(parity_fail_cnt_reg[29]),
        .O(\parity_fail_cnt[28]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[28]_i_5__0 
       (.I0(parity_fail_cnt_reg[28]),
        .O(\parity_fail_cnt[28]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[4]_i_2__0 
       (.I0(parity_fail_cnt_reg[7]),
        .O(\parity_fail_cnt[4]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[4]_i_3__0 
       (.I0(parity_fail_cnt_reg[6]),
        .O(\parity_fail_cnt[4]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[4]_i_4__0 
       (.I0(parity_fail_cnt_reg[5]),
        .O(\parity_fail_cnt[4]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[4]_i_5__0 
       (.I0(parity_fail_cnt_reg[4]),
        .O(\parity_fail_cnt[4]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[8]_i_2__0 
       (.I0(parity_fail_cnt_reg[11]),
        .O(\parity_fail_cnt[8]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[8]_i_3__0 
       (.I0(parity_fail_cnt_reg[10]),
        .O(\parity_fail_cnt[8]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[8]_i_4__0 
       (.I0(parity_fail_cnt_reg[9]),
        .O(\parity_fail_cnt[8]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[8]_i_5__0 
       (.I0(parity_fail_cnt_reg[8]),
        .O(\parity_fail_cnt[8]_i_5__0_n_0 ));
  FDCE \parity_fail_cnt_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[0]_i_2__0_n_7 ),
        .Q(rx_parity_fails));
  CARRY4 \parity_fail_cnt_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\parity_fail_cnt_reg[0]_i_2__0_n_0 ,\parity_fail_cnt_reg[0]_i_2__0_n_1 ,\parity_fail_cnt_reg[0]_i_2__0_n_2 ,\parity_fail_cnt_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\parity_fail_cnt_reg[0]_i_2__0_n_4 ,\parity_fail_cnt_reg[0]_i_2__0_n_5 ,\parity_fail_cnt_reg[0]_i_2__0_n_6 ,\parity_fail_cnt_reg[0]_i_2__0_n_7 }),
        .S({\parity_fail_cnt[0]_i_3__0_n_0 ,\parity_fail_cnt[0]_i_4__0_n_0 ,\parity_fail_cnt[0]_i_5__0_n_0 ,\parity_fail_cnt[0]_i_6__0_n_0 }));
  FDCE \parity_fail_cnt_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[8]_i_1__0_n_5 ),
        .Q(parity_fail_cnt_reg[10]));
  FDCE \parity_fail_cnt_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[8]_i_1__0_n_4 ),
        .Q(parity_fail_cnt_reg[11]));
  FDCE \parity_fail_cnt_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[12]_i_1__0_n_7 ),
        .Q(parity_fail_cnt_reg[12]));
  CARRY4 \parity_fail_cnt_reg[12]_i_1__0 
       (.CI(\parity_fail_cnt_reg[8]_i_1__0_n_0 ),
        .CO({\parity_fail_cnt_reg[12]_i_1__0_n_0 ,\parity_fail_cnt_reg[12]_i_1__0_n_1 ,\parity_fail_cnt_reg[12]_i_1__0_n_2 ,\parity_fail_cnt_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[12]_i_1__0_n_4 ,\parity_fail_cnt_reg[12]_i_1__0_n_5 ,\parity_fail_cnt_reg[12]_i_1__0_n_6 ,\parity_fail_cnt_reg[12]_i_1__0_n_7 }),
        .S({\parity_fail_cnt[12]_i_2__0_n_0 ,\parity_fail_cnt[12]_i_3__0_n_0 ,\parity_fail_cnt[12]_i_4__0_n_0 ,\parity_fail_cnt[12]_i_5__0_n_0 }));
  FDCE \parity_fail_cnt_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[12]_i_1__0_n_6 ),
        .Q(parity_fail_cnt_reg[13]));
  FDCE \parity_fail_cnt_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[12]_i_1__0_n_5 ),
        .Q(parity_fail_cnt_reg[14]));
  FDCE \parity_fail_cnt_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[12]_i_1__0_n_4 ),
        .Q(parity_fail_cnt_reg[15]));
  FDCE \parity_fail_cnt_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[16]_i_1__0_n_7 ),
        .Q(parity_fail_cnt_reg[16]));
  CARRY4 \parity_fail_cnt_reg[16]_i_1__0 
       (.CI(\parity_fail_cnt_reg[12]_i_1__0_n_0 ),
        .CO({\parity_fail_cnt_reg[16]_i_1__0_n_0 ,\parity_fail_cnt_reg[16]_i_1__0_n_1 ,\parity_fail_cnt_reg[16]_i_1__0_n_2 ,\parity_fail_cnt_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[16]_i_1__0_n_4 ,\parity_fail_cnt_reg[16]_i_1__0_n_5 ,\parity_fail_cnt_reg[16]_i_1__0_n_6 ,\parity_fail_cnt_reg[16]_i_1__0_n_7 }),
        .S({\parity_fail_cnt[16]_i_2__0_n_0 ,\parity_fail_cnt[16]_i_3__0_n_0 ,\parity_fail_cnt[16]_i_4__0_n_0 ,\parity_fail_cnt[16]_i_5__0_n_0 }));
  FDCE \parity_fail_cnt_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[16]_i_1__0_n_6 ),
        .Q(parity_fail_cnt_reg[17]));
  FDCE \parity_fail_cnt_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[16]_i_1__0_n_5 ),
        .Q(parity_fail_cnt_reg[18]));
  FDCE \parity_fail_cnt_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[16]_i_1__0_n_4 ),
        .Q(parity_fail_cnt_reg[19]));
  FDCE \parity_fail_cnt_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[0]_i_2__0_n_6 ),
        .Q(parity_fail_cnt_reg[1]));
  FDCE \parity_fail_cnt_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[20]_i_1__0_n_7 ),
        .Q(parity_fail_cnt_reg[20]));
  CARRY4 \parity_fail_cnt_reg[20]_i_1__0 
       (.CI(\parity_fail_cnt_reg[16]_i_1__0_n_0 ),
        .CO({\parity_fail_cnt_reg[20]_i_1__0_n_0 ,\parity_fail_cnt_reg[20]_i_1__0_n_1 ,\parity_fail_cnt_reg[20]_i_1__0_n_2 ,\parity_fail_cnt_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[20]_i_1__0_n_4 ,\parity_fail_cnt_reg[20]_i_1__0_n_5 ,\parity_fail_cnt_reg[20]_i_1__0_n_6 ,\parity_fail_cnt_reg[20]_i_1__0_n_7 }),
        .S({\parity_fail_cnt[20]_i_2__0_n_0 ,\parity_fail_cnt[20]_i_3__0_n_0 ,\parity_fail_cnt[20]_i_4__0_n_0 ,\parity_fail_cnt[20]_i_5__0_n_0 }));
  FDCE \parity_fail_cnt_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[20]_i_1__0_n_6 ),
        .Q(parity_fail_cnt_reg[21]));
  FDCE \parity_fail_cnt_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[20]_i_1__0_n_5 ),
        .Q(parity_fail_cnt_reg[22]));
  FDCE \parity_fail_cnt_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[20]_i_1__0_n_4 ),
        .Q(parity_fail_cnt_reg[23]));
  FDCE \parity_fail_cnt_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[24]_i_1__0_n_7 ),
        .Q(parity_fail_cnt_reg[24]));
  CARRY4 \parity_fail_cnt_reg[24]_i_1__0 
       (.CI(\parity_fail_cnt_reg[20]_i_1__0_n_0 ),
        .CO({\parity_fail_cnt_reg[24]_i_1__0_n_0 ,\parity_fail_cnt_reg[24]_i_1__0_n_1 ,\parity_fail_cnt_reg[24]_i_1__0_n_2 ,\parity_fail_cnt_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[24]_i_1__0_n_4 ,\parity_fail_cnt_reg[24]_i_1__0_n_5 ,\parity_fail_cnt_reg[24]_i_1__0_n_6 ,\parity_fail_cnt_reg[24]_i_1__0_n_7 }),
        .S({\parity_fail_cnt[24]_i_2__0_n_0 ,\parity_fail_cnt[24]_i_3__0_n_0 ,\parity_fail_cnt[24]_i_4__0_n_0 ,\parity_fail_cnt[24]_i_5__0_n_0 }));
  FDCE \parity_fail_cnt_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[24]_i_1__0_n_6 ),
        .Q(parity_fail_cnt_reg[25]));
  FDCE \parity_fail_cnt_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[24]_i_1__0_n_5 ),
        .Q(parity_fail_cnt_reg[26]));
  FDCE \parity_fail_cnt_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[24]_i_1__0_n_4 ),
        .Q(parity_fail_cnt_reg[27]));
  FDCE \parity_fail_cnt_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[28]_i_1__0_n_7 ),
        .Q(parity_fail_cnt_reg[28]));
  CARRY4 \parity_fail_cnt_reg[28]_i_1__0 
       (.CI(\parity_fail_cnt_reg[24]_i_1__0_n_0 ),
        .CO({\NLW_parity_fail_cnt_reg[28]_i_1__0_CO_UNCONNECTED [3],\parity_fail_cnt_reg[28]_i_1__0_n_1 ,\parity_fail_cnt_reg[28]_i_1__0_n_2 ,\parity_fail_cnt_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[28]_i_1__0_n_4 ,\parity_fail_cnt_reg[28]_i_1__0_n_5 ,\parity_fail_cnt_reg[28]_i_1__0_n_6 ,\parity_fail_cnt_reg[28]_i_1__0_n_7 }),
        .S({\parity_fail_cnt[28]_i_2__0_n_0 ,\parity_fail_cnt[28]_i_3__0_n_0 ,\parity_fail_cnt[28]_i_4__0_n_0 ,\parity_fail_cnt[28]_i_5__0_n_0 }));
  FDCE \parity_fail_cnt_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[28]_i_1__0_n_6 ),
        .Q(parity_fail_cnt_reg[29]));
  FDCE \parity_fail_cnt_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[0]_i_2__0_n_5 ),
        .Q(parity_fail_cnt_reg[2]));
  FDCE \parity_fail_cnt_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[28]_i_1__0_n_5 ),
        .Q(parity_fail_cnt_reg[30]));
  FDCE \parity_fail_cnt_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[28]_i_1__0_n_4 ),
        .Q(parity_fail_cnt_reg[31]));
  FDCE \parity_fail_cnt_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[0]_i_2__0_n_4 ),
        .Q(parity_fail_cnt_reg[3]));
  FDCE \parity_fail_cnt_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[4]_i_1__0_n_7 ),
        .Q(parity_fail_cnt_reg[4]));
  CARRY4 \parity_fail_cnt_reg[4]_i_1__0 
       (.CI(\parity_fail_cnt_reg[0]_i_2__0_n_0 ),
        .CO({\parity_fail_cnt_reg[4]_i_1__0_n_0 ,\parity_fail_cnt_reg[4]_i_1__0_n_1 ,\parity_fail_cnt_reg[4]_i_1__0_n_2 ,\parity_fail_cnt_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[4]_i_1__0_n_4 ,\parity_fail_cnt_reg[4]_i_1__0_n_5 ,\parity_fail_cnt_reg[4]_i_1__0_n_6 ,\parity_fail_cnt_reg[4]_i_1__0_n_7 }),
        .S({\parity_fail_cnt[4]_i_2__0_n_0 ,\parity_fail_cnt[4]_i_3__0_n_0 ,\parity_fail_cnt[4]_i_4__0_n_0 ,\parity_fail_cnt[4]_i_5__0_n_0 }));
  FDCE \parity_fail_cnt_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[4]_i_1__0_n_6 ),
        .Q(parity_fail_cnt_reg[5]));
  FDCE \parity_fail_cnt_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[4]_i_1__0_n_5 ),
        .Q(parity_fail_cnt_reg[6]));
  FDCE \parity_fail_cnt_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[4]_i_1__0_n_4 ),
        .Q(parity_fail_cnt_reg[7]));
  FDCE \parity_fail_cnt_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[8]_i_1__0_n_7 ),
        .Q(parity_fail_cnt_reg[8]));
  CARRY4 \parity_fail_cnt_reg[8]_i_1__0 
       (.CI(\parity_fail_cnt_reg[4]_i_1__0_n_0 ),
        .CO({\parity_fail_cnt_reg[8]_i_1__0_n_0 ,\parity_fail_cnt_reg[8]_i_1__0_n_1 ,\parity_fail_cnt_reg[8]_i_1__0_n_2 ,\parity_fail_cnt_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[8]_i_1__0_n_4 ,\parity_fail_cnt_reg[8]_i_1__0_n_5 ,\parity_fail_cnt_reg[8]_i_1__0_n_6 ,\parity_fail_cnt_reg[8]_i_1__0_n_7 }),
        .S({\parity_fail_cnt[8]_i_2__0_n_0 ,\parity_fail_cnt[8]_i_3__0_n_0 ,\parity_fail_cnt[8]_i_4__0_n_0 ,\parity_fail_cnt[8]_i_5__0_n_0 }));
  FDCE \parity_fail_cnt_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[8]_i_1__0_n_6 ),
        .Q(parity_fail_cnt_reg[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[0]_i_22 
       (.I0(rx_stopbit_fails),
        .I1(rx_parity_fails),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[0]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[0]),
        .O(\rd_data_reg[0] ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[10]_i_10 
       (.I0(\rd_data[10]_i_16_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[6]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[6]),
        .O(\sector_rd_data[1]__0 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[10]_i_16 
       (.I0(stopbit_fail_cnt_reg[10]),
        .I1(parity_fail_cnt_reg[10]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[10]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[10]),
        .O(\rd_data[10]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[11]_i_10 
       (.I0(\rd_data[11]_i_16_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[7]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[7]),
        .O(\sector_rd_data[1]__0 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[11]_i_16 
       (.I0(stopbit_fail_cnt_reg[11]),
        .I1(parity_fail_cnt_reg[11]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[11]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[11]),
        .O(\rd_data[11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[12]_i_10 
       (.I0(\rd_data[12]_i_16_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[8]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[8]),
        .O(\sector_rd_data[1]__0 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[12]_i_16 
       (.I0(stopbit_fail_cnt_reg[12]),
        .I1(parity_fail_cnt_reg[12]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[12]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[12]),
        .O(\rd_data[12]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[13]_i_10 
       (.I0(\rd_data[13]_i_16_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[9]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[9]),
        .O(\sector_rd_data[1]__0 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[13]_i_16 
       (.I0(stopbit_fail_cnt_reg[13]),
        .I1(parity_fail_cnt_reg[13]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[13]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[13]),
        .O(\rd_data[13]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[14]_i_10 
       (.I0(\rd_data[14]_i_16_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[10]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[10]),
        .O(\sector_rd_data[1]__0 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[14]_i_16 
       (.I0(stopbit_fail_cnt_reg[14]),
        .I1(parity_fail_cnt_reg[14]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[14]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[14]),
        .O(\rd_data[14]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[15]_i_10 
       (.I0(\rd_data[15]_i_16_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[11]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[11]),
        .O(\sector_rd_data[1]__0 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[15]_i_16 
       (.I0(stopbit_fail_cnt_reg[15]),
        .I1(parity_fail_cnt_reg[15]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[15]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[15]),
        .O(\rd_data[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[16]_i_10 
       (.I0(\rd_data[16]_i_16_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[12]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[12]),
        .O(\sector_rd_data[1]__0 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[16]_i_16 
       (.I0(stopbit_fail_cnt_reg[16]),
        .I1(parity_fail_cnt_reg[16]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[16]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[16]),
        .O(\rd_data[16]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[17]_i_10 
       (.I0(\rd_data[17]_i_16_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[13]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[13]),
        .O(\sector_rd_data[1]__0 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[17]_i_16 
       (.I0(stopbit_fail_cnt_reg[17]),
        .I1(parity_fail_cnt_reg[17]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[17]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[17]),
        .O(\rd_data[17]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[18]_i_10 
       (.I0(\rd_data[18]_i_16_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[14]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[14]),
        .O(\sector_rd_data[1]__0 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[18]_i_16 
       (.I0(stopbit_fail_cnt_reg[18]),
        .I1(parity_fail_cnt_reg[18]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[18]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[18]),
        .O(\rd_data[18]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[19]_i_10 
       (.I0(\rd_data[19]_i_16_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[15]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[15]),
        .O(\sector_rd_data[1]__0 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[19]_i_16 
       (.I0(stopbit_fail_cnt_reg[19]),
        .I1(parity_fail_cnt_reg[19]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[19]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[19]),
        .O(\rd_data[19]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[1]_i_22 
       (.I0(stopbit_fail_cnt_reg[1]),
        .I1(parity_fail_cnt_reg[1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[1]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[1]),
        .O(\rd_data_reg[1] ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[20]_i_10 
       (.I0(\rd_data[20]_i_16_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[16]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[16]),
        .O(\sector_rd_data[1]__0 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[20]_i_16 
       (.I0(stopbit_fail_cnt_reg[20]),
        .I1(parity_fail_cnt_reg[20]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[20]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[20]),
        .O(\rd_data[20]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[21]_i_10 
       (.I0(\rd_data[21]_i_16_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[17]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[17]),
        .O(\sector_rd_data[1]__0 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[21]_i_16 
       (.I0(stopbit_fail_cnt_reg[21]),
        .I1(parity_fail_cnt_reg[21]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[21]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[21]),
        .O(\rd_data[21]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[22]_i_10 
       (.I0(\rd_data[22]_i_16_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[18]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[18]),
        .O(\sector_rd_data[1]__0 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[22]_i_16 
       (.I0(stopbit_fail_cnt_reg[22]),
        .I1(parity_fail_cnt_reg[22]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[22]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[22]),
        .O(\rd_data[22]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[23]_i_10 
       (.I0(\rd_data[23]_i_16_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[19]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[19]),
        .O(\sector_rd_data[1]__0 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[23]_i_16 
       (.I0(stopbit_fail_cnt_reg[23]),
        .I1(parity_fail_cnt_reg[23]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[23]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[23]),
        .O(\rd_data[23]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[24]_i_10 
       (.I0(\rd_data[24]_i_16_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[20]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[20]),
        .O(\sector_rd_data[1]__0 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[24]_i_16 
       (.I0(stopbit_fail_cnt_reg[24]),
        .I1(parity_fail_cnt_reg[24]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[24]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[24]),
        .O(\rd_data[24]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[25]_i_10 
       (.I0(\rd_data[25]_i_16_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[21]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[21]),
        .O(\sector_rd_data[1]__0 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[25]_i_16 
       (.I0(stopbit_fail_cnt_reg[25]),
        .I1(parity_fail_cnt_reg[25]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[25]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[25]),
        .O(\rd_data[25]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[26]_i_10 
       (.I0(\rd_data[26]_i_16_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[22]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[22]),
        .O(\sector_rd_data[1]__0 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[26]_i_16 
       (.I0(stopbit_fail_cnt_reg[26]),
        .I1(parity_fail_cnt_reg[26]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[26]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[26]),
        .O(\rd_data[26]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[27]_i_10 
       (.I0(\rd_data[27]_i_16_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[23]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[23]),
        .O(\sector_rd_data[1]__0 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[27]_i_16 
       (.I0(stopbit_fail_cnt_reg[27]),
        .I1(parity_fail_cnt_reg[27]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[27]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[27]),
        .O(\rd_data[27]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[28]_i_10 
       (.I0(\rd_data[28]_i_16_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[24]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[24]),
        .O(\sector_rd_data[1]__0 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[28]_i_16 
       (.I0(stopbit_fail_cnt_reg[28]),
        .I1(parity_fail_cnt_reg[28]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[28]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[28]),
        .O(\rd_data[28]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[29]_i_10 
       (.I0(\rd_data[29]_i_16_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[25]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[25]),
        .O(\sector_rd_data[1]__0 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[29]_i_16 
       (.I0(stopbit_fail_cnt_reg[29]),
        .I1(parity_fail_cnt_reg[29]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[29]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[29]),
        .O(\rd_data[29]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[2]_i_22 
       (.I0(stopbit_fail_cnt_reg[2]),
        .I1(parity_fail_cnt_reg[2]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[2]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[2]),
        .O(\rd_data_reg[2] ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[30]_i_10 
       (.I0(\rd_data[30]_i_16_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[26]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[26]),
        .O(\sector_rd_data[1]__0 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[30]_i_16 
       (.I0(stopbit_fail_cnt_reg[30]),
        .I1(parity_fail_cnt_reg[30]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[30]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[30]),
        .O(\rd_data[30]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[31]_i_10 
       (.I0(\rd_data[31]_i_16_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[27]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[27]),
        .O(\sector_rd_data[1]__0 [27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[31]_i_16 
       (.I0(stopbit_fail_cnt_reg[31]),
        .I1(parity_fail_cnt_reg[31]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[31]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[31]),
        .O(\rd_data[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[3]_i_22 
       (.I0(stopbit_fail_cnt_reg[3]),
        .I1(parity_fail_cnt_reg[3]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[3]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[3]),
        .O(\rd_data_reg[3] ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[4]_i_10 
       (.I0(\rd_data[4]_i_16_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[0]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[0]),
        .O(\sector_rd_data[1]__0 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[4]_i_16 
       (.I0(stopbit_fail_cnt_reg[4]),
        .I1(parity_fail_cnt_reg[4]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[4]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[4]),
        .O(\rd_data[4]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[5]_i_10 
       (.I0(\rd_data[5]_i_16_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[1]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[1]),
        .O(\sector_rd_data[1]__0 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[5]_i_16 
       (.I0(stopbit_fail_cnt_reg[5]),
        .I1(parity_fail_cnt_reg[5]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[5]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[5]),
        .O(\rd_data[5]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[6]_i_10 
       (.I0(\rd_data[6]_i_16_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[2]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[2]),
        .O(\sector_rd_data[1]__0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[6]_i_16 
       (.I0(stopbit_fail_cnt_reg[6]),
        .I1(parity_fail_cnt_reg[6]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[6]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[6]),
        .O(\rd_data[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[7]_i_10 
       (.I0(\rd_data[7]_i_16_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[3]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[3]),
        .O(\sector_rd_data[1]__0 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[7]_i_16 
       (.I0(stopbit_fail_cnt_reg[7]),
        .I1(parity_fail_cnt_reg[7]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[7]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[7]),
        .O(\rd_data[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[8]_i_10 
       (.I0(\rd_data[8]_i_16_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[4]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[4]),
        .O(\sector_rd_data[1]__0 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[8]_i_16 
       (.I0(stopbit_fail_cnt_reg[8]),
        .I1(parity_fail_cnt_reg[8]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[8]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[8]),
        .O(\rd_data[8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[9]_i_10 
       (.I0(\rd_data[9]_i_16_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[5]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[5]),
        .O(\sector_rd_data[1]__0 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[9]_i_16 
       (.I0(stopbit_fail_cnt_reg[9]),
        .I1(parity_fail_cnt_reg[9]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[9]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[9]),
        .O(\rd_data[9]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[0]_i_2__0 
       (.I0(rx_cnt_reg[3]),
        .O(\rx_cnt[0]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[0]_i_3__0 
       (.I0(rx_cnt_reg[2]),
        .O(\rx_cnt[0]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[0]_i_4__0 
       (.I0(rx_cnt_reg[1]),
        .O(\rx_cnt[0]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rx_cnt[0]_i_5__0 
       (.I0(rx_cnt_reg[0]),
        .O(\rx_cnt[0]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[12]_i_2__0 
       (.I0(rx_cnt_reg[15]),
        .O(\rx_cnt[12]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[12]_i_3__0 
       (.I0(rx_cnt_reg[14]),
        .O(\rx_cnt[12]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[12]_i_4__0 
       (.I0(rx_cnt_reg[13]),
        .O(\rx_cnt[12]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[12]_i_5__0 
       (.I0(rx_cnt_reg[12]),
        .O(\rx_cnt[12]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[16]_i_2__0 
       (.I0(rx_cnt_reg[19]),
        .O(\rx_cnt[16]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[16]_i_3__0 
       (.I0(rx_cnt_reg[18]),
        .O(\rx_cnt[16]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[16]_i_4__0 
       (.I0(rx_cnt_reg[17]),
        .O(\rx_cnt[16]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[16]_i_5__0 
       (.I0(rx_cnt_reg[16]),
        .O(\rx_cnt[16]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[20]_i_2__0 
       (.I0(rx_cnt_reg[23]),
        .O(\rx_cnt[20]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[20]_i_3__0 
       (.I0(rx_cnt_reg[22]),
        .O(\rx_cnt[20]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[20]_i_4__0 
       (.I0(rx_cnt_reg[21]),
        .O(\rx_cnt[20]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[20]_i_5__0 
       (.I0(rx_cnt_reg[20]),
        .O(\rx_cnt[20]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[24]_i_2__0 
       (.I0(rx_cnt_reg[27]),
        .O(\rx_cnt[24]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[24]_i_3__0 
       (.I0(rx_cnt_reg[26]),
        .O(\rx_cnt[24]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[24]_i_4__0 
       (.I0(rx_cnt_reg[25]),
        .O(\rx_cnt[24]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[24]_i_5__0 
       (.I0(rx_cnt_reg[24]),
        .O(\rx_cnt[24]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[28]_i_2__0 
       (.I0(rx_cnt_reg[31]),
        .O(\rx_cnt[28]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[28]_i_3__0 
       (.I0(rx_cnt_reg[30]),
        .O(\rx_cnt[28]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[28]_i_4__0 
       (.I0(rx_cnt_reg[29]),
        .O(\rx_cnt[28]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[28]_i_5__0 
       (.I0(rx_cnt_reg[28]),
        .O(\rx_cnt[28]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[4]_i_2__0 
       (.I0(rx_cnt_reg[7]),
        .O(\rx_cnt[4]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[4]_i_3__0 
       (.I0(rx_cnt_reg[6]),
        .O(\rx_cnt[4]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[4]_i_4__0 
       (.I0(rx_cnt_reg[5]),
        .O(\rx_cnt[4]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[4]_i_5__0 
       (.I0(rx_cnt_reg[4]),
        .O(\rx_cnt[4]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[8]_i_2__0 
       (.I0(rx_cnt_reg[11]),
        .O(\rx_cnt[8]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[8]_i_3__0 
       (.I0(rx_cnt_reg[10]),
        .O(\rx_cnt[8]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[8]_i_4__0 
       (.I0(rx_cnt_reg[9]),
        .O(\rx_cnt[8]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[8]_i_5__0 
       (.I0(rx_cnt_reg[8]),
        .O(\rx_cnt[8]_i_5__0_n_0 ));
  FDCE \rx_cnt_reg[0] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[0]_i_1__0_n_7 ),
        .Q(rx_cnt_reg[0]));
  CARRY4 \rx_cnt_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\rx_cnt_reg[0]_i_1__0_n_0 ,\rx_cnt_reg[0]_i_1__0_n_1 ,\rx_cnt_reg[0]_i_1__0_n_2 ,\rx_cnt_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\rx_cnt_reg[0]_i_1__0_n_4 ,\rx_cnt_reg[0]_i_1__0_n_5 ,\rx_cnt_reg[0]_i_1__0_n_6 ,\rx_cnt_reg[0]_i_1__0_n_7 }),
        .S({\rx_cnt[0]_i_2__0_n_0 ,\rx_cnt[0]_i_3__0_n_0 ,\rx_cnt[0]_i_4__0_n_0 ,\rx_cnt[0]_i_5__0_n_0 }));
  FDCE \rx_cnt_reg[10] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[8]_i_1__0_n_5 ),
        .Q(rx_cnt_reg[10]));
  FDCE \rx_cnt_reg[11] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[8]_i_1__0_n_4 ),
        .Q(rx_cnt_reg[11]));
  FDCE \rx_cnt_reg[12] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[12]_i_1__0_n_7 ),
        .Q(rx_cnt_reg[12]));
  CARRY4 \rx_cnt_reg[12]_i_1__0 
       (.CI(\rx_cnt_reg[8]_i_1__0_n_0 ),
        .CO({\rx_cnt_reg[12]_i_1__0_n_0 ,\rx_cnt_reg[12]_i_1__0_n_1 ,\rx_cnt_reg[12]_i_1__0_n_2 ,\rx_cnt_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[12]_i_1__0_n_4 ,\rx_cnt_reg[12]_i_1__0_n_5 ,\rx_cnt_reg[12]_i_1__0_n_6 ,\rx_cnt_reg[12]_i_1__0_n_7 }),
        .S({\rx_cnt[12]_i_2__0_n_0 ,\rx_cnt[12]_i_3__0_n_0 ,\rx_cnt[12]_i_4__0_n_0 ,\rx_cnt[12]_i_5__0_n_0 }));
  FDCE \rx_cnt_reg[13] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[12]_i_1__0_n_6 ),
        .Q(rx_cnt_reg[13]));
  FDCE \rx_cnt_reg[14] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[12]_i_1__0_n_5 ),
        .Q(rx_cnt_reg[14]));
  FDCE \rx_cnt_reg[15] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[12]_i_1__0_n_4 ),
        .Q(rx_cnt_reg[15]));
  FDCE \rx_cnt_reg[16] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[16]_i_1__0_n_7 ),
        .Q(rx_cnt_reg[16]));
  CARRY4 \rx_cnt_reg[16]_i_1__0 
       (.CI(\rx_cnt_reg[12]_i_1__0_n_0 ),
        .CO({\rx_cnt_reg[16]_i_1__0_n_0 ,\rx_cnt_reg[16]_i_1__0_n_1 ,\rx_cnt_reg[16]_i_1__0_n_2 ,\rx_cnt_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[16]_i_1__0_n_4 ,\rx_cnt_reg[16]_i_1__0_n_5 ,\rx_cnt_reg[16]_i_1__0_n_6 ,\rx_cnt_reg[16]_i_1__0_n_7 }),
        .S({\rx_cnt[16]_i_2__0_n_0 ,\rx_cnt[16]_i_3__0_n_0 ,\rx_cnt[16]_i_4__0_n_0 ,\rx_cnt[16]_i_5__0_n_0 }));
  FDCE \rx_cnt_reg[17] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[16]_i_1__0_n_6 ),
        .Q(rx_cnt_reg[17]));
  FDCE \rx_cnt_reg[18] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[16]_i_1__0_n_5 ),
        .Q(rx_cnt_reg[18]));
  FDCE \rx_cnt_reg[19] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[16]_i_1__0_n_4 ),
        .Q(rx_cnt_reg[19]));
  FDCE \rx_cnt_reg[1] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[0]_i_1__0_n_6 ),
        .Q(rx_cnt_reg[1]));
  FDCE \rx_cnt_reg[20] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[20]_i_1__0_n_7 ),
        .Q(rx_cnt_reg[20]));
  CARRY4 \rx_cnt_reg[20]_i_1__0 
       (.CI(\rx_cnt_reg[16]_i_1__0_n_0 ),
        .CO({\rx_cnt_reg[20]_i_1__0_n_0 ,\rx_cnt_reg[20]_i_1__0_n_1 ,\rx_cnt_reg[20]_i_1__0_n_2 ,\rx_cnt_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[20]_i_1__0_n_4 ,\rx_cnt_reg[20]_i_1__0_n_5 ,\rx_cnt_reg[20]_i_1__0_n_6 ,\rx_cnt_reg[20]_i_1__0_n_7 }),
        .S({\rx_cnt[20]_i_2__0_n_0 ,\rx_cnt[20]_i_3__0_n_0 ,\rx_cnt[20]_i_4__0_n_0 ,\rx_cnt[20]_i_5__0_n_0 }));
  FDCE \rx_cnt_reg[21] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[20]_i_1__0_n_6 ),
        .Q(rx_cnt_reg[21]));
  FDCE \rx_cnt_reg[22] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[20]_i_1__0_n_5 ),
        .Q(rx_cnt_reg[22]));
  FDCE \rx_cnt_reg[23] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[20]_i_1__0_n_4 ),
        .Q(rx_cnt_reg[23]));
  FDCE \rx_cnt_reg[24] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[24]_i_1__0_n_7 ),
        .Q(rx_cnt_reg[24]));
  CARRY4 \rx_cnt_reg[24]_i_1__0 
       (.CI(\rx_cnt_reg[20]_i_1__0_n_0 ),
        .CO({\rx_cnt_reg[24]_i_1__0_n_0 ,\rx_cnt_reg[24]_i_1__0_n_1 ,\rx_cnt_reg[24]_i_1__0_n_2 ,\rx_cnt_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[24]_i_1__0_n_4 ,\rx_cnt_reg[24]_i_1__0_n_5 ,\rx_cnt_reg[24]_i_1__0_n_6 ,\rx_cnt_reg[24]_i_1__0_n_7 }),
        .S({\rx_cnt[24]_i_2__0_n_0 ,\rx_cnt[24]_i_3__0_n_0 ,\rx_cnt[24]_i_4__0_n_0 ,\rx_cnt[24]_i_5__0_n_0 }));
  FDCE \rx_cnt_reg[25] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[24]_i_1__0_n_6 ),
        .Q(rx_cnt_reg[25]));
  FDCE \rx_cnt_reg[26] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[24]_i_1__0_n_5 ),
        .Q(rx_cnt_reg[26]));
  FDCE \rx_cnt_reg[27] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[24]_i_1__0_n_4 ),
        .Q(rx_cnt_reg[27]));
  FDCE \rx_cnt_reg[28] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[28]_i_1__0_n_7 ),
        .Q(rx_cnt_reg[28]));
  CARRY4 \rx_cnt_reg[28]_i_1__0 
       (.CI(\rx_cnt_reg[24]_i_1__0_n_0 ),
        .CO({\NLW_rx_cnt_reg[28]_i_1__0_CO_UNCONNECTED [3],\rx_cnt_reg[28]_i_1__0_n_1 ,\rx_cnt_reg[28]_i_1__0_n_2 ,\rx_cnt_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[28]_i_1__0_n_4 ,\rx_cnt_reg[28]_i_1__0_n_5 ,\rx_cnt_reg[28]_i_1__0_n_6 ,\rx_cnt_reg[28]_i_1__0_n_7 }),
        .S({\rx_cnt[28]_i_2__0_n_0 ,\rx_cnt[28]_i_3__0_n_0 ,\rx_cnt[28]_i_4__0_n_0 ,\rx_cnt[28]_i_5__0_n_0 }));
  FDCE \rx_cnt_reg[29] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[28]_i_1__0_n_6 ),
        .Q(rx_cnt_reg[29]));
  FDCE \rx_cnt_reg[2] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[0]_i_1__0_n_5 ),
        .Q(rx_cnt_reg[2]));
  FDCE \rx_cnt_reg[30] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[28]_i_1__0_n_5 ),
        .Q(rx_cnt_reg[30]));
  FDCE \rx_cnt_reg[31] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[28]_i_1__0_n_4 ),
        .Q(rx_cnt_reg[31]));
  FDCE \rx_cnt_reg[3] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[0]_i_1__0_n_4 ),
        .Q(rx_cnt_reg[3]));
  FDCE \rx_cnt_reg[4] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[4]_i_1__0_n_7 ),
        .Q(rx_cnt_reg[4]));
  CARRY4 \rx_cnt_reg[4]_i_1__0 
       (.CI(\rx_cnt_reg[0]_i_1__0_n_0 ),
        .CO({\rx_cnt_reg[4]_i_1__0_n_0 ,\rx_cnt_reg[4]_i_1__0_n_1 ,\rx_cnt_reg[4]_i_1__0_n_2 ,\rx_cnt_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[4]_i_1__0_n_4 ,\rx_cnt_reg[4]_i_1__0_n_5 ,\rx_cnt_reg[4]_i_1__0_n_6 ,\rx_cnt_reg[4]_i_1__0_n_7 }),
        .S({\rx_cnt[4]_i_2__0_n_0 ,\rx_cnt[4]_i_3__0_n_0 ,\rx_cnt[4]_i_4__0_n_0 ,\rx_cnt[4]_i_5__0_n_0 }));
  FDCE \rx_cnt_reg[5] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[4]_i_1__0_n_6 ),
        .Q(rx_cnt_reg[5]));
  FDCE \rx_cnt_reg[6] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[4]_i_1__0_n_5 ),
        .Q(rx_cnt_reg[6]));
  FDCE \rx_cnt_reg[7] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[4]_i_1__0_n_4 ),
        .Q(rx_cnt_reg[7]));
  FDCE \rx_cnt_reg[8] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[8]_i_1__0_n_7 ),
        .Q(rx_cnt_reg[8]));
  CARRY4 \rx_cnt_reg[8]_i_1__0 
       (.CI(\rx_cnt_reg[4]_i_1__0_n_0 ),
        .CO({\rx_cnt_reg[8]_i_1__0_n_0 ,\rx_cnt_reg[8]_i_1__0_n_1 ,\rx_cnt_reg[8]_i_1__0_n_2 ,\rx_cnt_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[8]_i_1__0_n_4 ,\rx_cnt_reg[8]_i_1__0_n_5 ,\rx_cnt_reg[8]_i_1__0_n_6 ,\rx_cnt_reg[8]_i_1__0_n_7 }),
        .S({\rx_cnt[8]_i_2__0_n_0 ,\rx_cnt[8]_i_3__0_n_0 ,\rx_cnt[8]_i_4__0_n_0 ,\rx_cnt[8]_i_5__0_n_0 }));
  FDCE \rx_cnt_reg[9] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[8]_i_1__0_n_6 ),
        .Q(rx_cnt_reg[9]));
  LUT5 #(
    .INIT(32'h44444440)) 
    rx_err_i_1__3
       (.I0(\ctrl_reg_reg[0] ),
        .I1(s00_axi_aresetn),
        .I2(rx_parity_fails),
        .I3(rx_err),
        .I4(rx_stopbit_fails),
        .O(rx_err_reg));
  FDRE sclock_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(rclk_nxt),
        .Q(sclock_reg),
        .R(1'b0));
  FDCE \shift_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__0_n_0),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(z1_sin_reg),
        .Q(\shift_reg_reg_n_0_[0] ));
  FDCE \shift_reg_reg[10] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__0_n_0),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[8]),
        .Q(p_0_in_0[9]));
  FDCE \shift_reg_reg[11] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__0_n_0),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[9]),
        .Q(p_0_in_0[10]));
  FDCE \shift_reg_reg[12] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__0_n_0),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[10]),
        .Q(p_0_in_0[11]));
  FDCE \shift_reg_reg[13] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__0_n_0),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[11]),
        .Q(p_0_in_0[12]));
  FDCE \shift_reg_reg[14] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__0_n_0),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[12]),
        .Q(p_0_in_0[13]));
  FDCE \shift_reg_reg[15] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__0_n_0),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[13]),
        .Q(p_0_in_0[14]));
  FDCE \shift_reg_reg[16] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__0_n_0),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[14]),
        .Q(p_0_in_0[15]));
  FDCE \shift_reg_reg[17] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__0_n_0),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[15]),
        .Q(p_0_in_0[16]));
  FDCE \shift_reg_reg[18] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__0_n_0),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[16]),
        .Q(p_0_in_0[17]));
  FDCE \shift_reg_reg[19] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__0_n_0),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[17]),
        .Q(p_0_in_0[18]));
  FDCE \shift_reg_reg[1] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__0_n_0),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(\shift_reg_reg_n_0_[0] ),
        .Q(p_0_in_0[0]));
  FDCE \shift_reg_reg[20] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__0_n_0),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[18]),
        .Q(p_0_in_0[19]));
  FDCE \shift_reg_reg[21] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__0_n_0),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[19]),
        .Q(p_0_in_0[20]));
  FDCE \shift_reg_reg[22] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__0_n_0),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[20]),
        .Q(p_0_in_0[21]));
  FDCE \shift_reg_reg[23] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__0_n_0),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[21]),
        .Q(p_0_in_0[22]));
  FDCE \shift_reg_reg[24] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__0_n_0),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[22]),
        .Q(p_0_in_0[23]));
  FDCE \shift_reg_reg[25] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__0_n_0),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[23]),
        .Q(p_0_in_0[24]));
  FDCE \shift_reg_reg[26] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__0_n_0),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[24]),
        .Q(p_0_in_0[25]));
  FDCE \shift_reg_reg[27] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__0_n_0),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[25]),
        .Q(p_0_in_0[26]));
  FDCE \shift_reg_reg[28] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__0_n_0),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[26]),
        .Q(p_0_in_0[27]));
  FDCE \shift_reg_reg[29] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__0_n_0),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[27]),
        .Q(p_0_in_0[28]));
  FDCE \shift_reg_reg[2] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__0_n_0),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[0]),
        .Q(p_0_in_0[1]));
  FDCE \shift_reg_reg[30] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__0_n_0),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[28]),
        .Q(p_0_in_0[29]));
  FDCE \shift_reg_reg[31] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__0_n_0),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[29]),
        .Q(p_0_in_0[30]));
  FDCE \shift_reg_reg[32] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__0_n_0),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[30]),
        .Q(p_0_in_0[31]));
  FDCE \shift_reg_reg[33] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__0_n_0),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[31]),
        .Q(p_0_in_0[32]));
  FDCE \shift_reg_reg[34] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__0_n_0),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[32]),
        .Q(p_0_in_0[33]));
  FDCE \shift_reg_reg[3] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__0_n_0),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[1]),
        .Q(p_0_in_0[2]));
  FDCE \shift_reg_reg[4] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__0_n_0),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[2]),
        .Q(p_0_in_0[3]));
  FDCE \shift_reg_reg[5] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__0_n_0),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[3]),
        .Q(p_0_in_0[4]));
  FDCE \shift_reg_reg[6] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__0_n_0),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[4]),
        .Q(p_0_in_0[5]));
  FDCE \shift_reg_reg[7] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__0_n_0),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[5]),
        .Q(p_0_in_0[6]));
  FDCE \shift_reg_reg[8] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__0_n_0),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[6]),
        .Q(p_0_in_0[7]));
  FDCE \shift_reg_reg[9] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__0_n_0),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(p_0_in_0[7]),
        .Q(p_0_in_0[8]));
  FDRE sin_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(resp_nxt),
        .Q(sin_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \state[0]_i_1__3 
       (.I0(\ctrl_reg_reg[0] ),
        .I1(s00_axi_aresetn),
        .I2(\state[0]_i_2__0_n_0 ),
        .O(\state[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFCFBFFFF0F3F0000)) 
    \state[0]_i_2__0 
       (.I0(\state[2]_i_3__0_n_0 ),
        .I1(state[1]),
        .I2(state[2]),
        .I3(sin_reg),
        .I4(z1_sin_reg_i_1__0_n_0),
        .I5(state[0]),
        .O(\state[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \state[1]_i_1__3 
       (.I0(\ctrl_reg_reg[0] ),
        .I1(s00_axi_aresetn),
        .I2(\state[1]_i_2__0_n_0 ),
        .O(\state[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFFFFF3C000000)) 
    \state[1]_i_2__0 
       (.I0(\state[2]_i_3__0_n_0 ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(sin_reg),
        .I4(z1_sin_reg_i_1__0_n_0),
        .I5(state[1]),
        .O(\state[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[2]_i_10__0 
       (.I0(\bitcount_reg_n_0_[2] ),
        .I1(\bitcount_reg_n_0_[3] ),
        .I2(\bitcount_reg_n_0_[0] ),
        .I3(\bitcount_reg_n_0_[1] ),
        .O(\state[2]_i_10__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[2]_i_11__0 
       (.I0(\bitcount_reg_n_0_[10] ),
        .I1(\bitcount_reg_n_0_[11] ),
        .I2(\bitcount_reg_n_0_[8] ),
        .I3(\bitcount_reg_n_0_[9] ),
        .O(\state[2]_i_11__0_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \state[2]_i_1__3 
       (.I0(\ctrl_reg_reg[0] ),
        .I1(s00_axi_aresetn),
        .I2(\state[2]_i_2__0_n_0 ),
        .O(\state[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFFF10000000)) 
    \state[2]_i_2__0 
       (.I0(\state[2]_i_3__0_n_0 ),
        .I1(sin_reg),
        .I2(state[1]),
        .I3(state[0]),
        .I4(z1_sin_reg_i_1__0_n_0),
        .I5(state[2]),
        .O(\state[2]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[2]_i_3__0 
       (.I0(\state[2]_i_4__0_n_0 ),
        .I1(\state[2]_i_5__0_n_0 ),
        .I2(\state[2]_i_6__0_n_0 ),
        .I3(\state[2]_i_7__0_n_0 ),
        .O(\state[2]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[2]_i_4__0 
       (.I0(\bitcount_reg_n_0_[21] ),
        .I1(\bitcount_reg_n_0_[20] ),
        .I2(\bitcount_reg_n_0_[23] ),
        .I3(\bitcount_reg_n_0_[22] ),
        .I4(\state[2]_i_8__0_n_0 ),
        .O(\state[2]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[2]_i_5__0 
       (.I0(\bitcount_reg_n_0_[29] ),
        .I1(\bitcount_reg_n_0_[28] ),
        .I2(\bitcount_reg_n_0_[30] ),
        .I3(\bitcount_reg_n_0_[31] ),
        .I4(\state[2]_i_9__0_n_0 ),
        .O(\state[2]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[2]_i_6__0 
       (.I0(\bitcount_reg_n_0_[5] ),
        .I1(\bitcount_reg_n_0_[4] ),
        .I2(\bitcount_reg_n_0_[7] ),
        .I3(\bitcount_reg_n_0_[6] ),
        .I4(\state[2]_i_10__0_n_0 ),
        .O(\state[2]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[2]_i_7__0 
       (.I0(\bitcount_reg_n_0_[13] ),
        .I1(\bitcount_reg_n_0_[12] ),
        .I2(\bitcount_reg_n_0_[15] ),
        .I3(\bitcount_reg_n_0_[14] ),
        .I4(\state[2]_i_11__0_n_0 ),
        .O(\state[2]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[2]_i_8__0 
       (.I0(\bitcount_reg_n_0_[18] ),
        .I1(\bitcount_reg_n_0_[19] ),
        .I2(\bitcount_reg_n_0_[16] ),
        .I3(\bitcount_reg_n_0_[17] ),
        .O(\state[2]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[2]_i_9__0 
       (.I0(\bitcount_reg_n_0_[26] ),
        .I1(\bitcount_reg_n_0_[27] ),
        .I2(\bitcount_reg_n_0_[24] ),
        .I3(\bitcount_reg_n_0_[25] ),
        .O(\state[2]_i_9__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\state[0]_i_1__3_n_0 ),
        .Q(state[0]),
        .R(1'b0));
  FDRE \state_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_0 ),
        .Q(state[1]),
        .R(1'b0));
  FDRE \state_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\state[2]_i_1__3_n_0 ),
        .Q(state[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \stopbit_fail_cnt[0]_i_10__0 
       (.I0(rx_stopbit_fails),
        .O(\stopbit_fail_cnt[0]_i_10__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stopbit_fail_cnt[0]_i_11__0 
       (.I0(\bitcount_reg_n_0_[27] ),
        .I1(\bitcount_reg_n_0_[28] ),
        .I2(\bitcount_reg_n_0_[25] ),
        .I3(\bitcount_reg_n_0_[26] ),
        .O(\stopbit_fail_cnt[0]_i_11__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \stopbit_fail_cnt[0]_i_12__0 
       (.I0(\bitcount_reg_n_0_[22] ),
        .I1(\bitcount_reg_n_0_[21] ),
        .I2(\bitcount_reg_n_0_[24] ),
        .I3(\bitcount_reg_n_0_[23] ),
        .I4(\stopbit_fail_cnt[0]_i_15__0_n_0 ),
        .O(\stopbit_fail_cnt[0]_i_12__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stopbit_fail_cnt[0]_i_13__0 
       (.I0(\bitcount_reg_n_0_[11] ),
        .I1(\bitcount_reg_n_0_[12] ),
        .I2(\bitcount_reg_n_0_[9] ),
        .I3(\bitcount_reg_n_0_[10] ),
        .O(\stopbit_fail_cnt[0]_i_13__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \stopbit_fail_cnt[0]_i_14__0 
       (.I0(\bitcount_reg_n_0_[6] ),
        .I1(\bitcount_reg_n_0_[5] ),
        .I2(\bitcount_reg_n_0_[8] ),
        .I3(\bitcount_reg_n_0_[7] ),
        .I4(\stopbit_fail_cnt[0]_i_16__0_n_0 ),
        .O(\stopbit_fail_cnt[0]_i_14__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stopbit_fail_cnt[0]_i_15__0 
       (.I0(\bitcount_reg_n_0_[19] ),
        .I1(\bitcount_reg_n_0_[20] ),
        .I2(\bitcount_reg_n_0_[17] ),
        .I3(\bitcount_reg_n_0_[18] ),
        .O(\stopbit_fail_cnt[0]_i_15__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stopbit_fail_cnt[0]_i_16__0 
       (.I0(\bitcount_reg_n_0_[3] ),
        .I1(\bitcount_reg_n_0_[4] ),
        .I2(\bitcount_reg_n_0_[1] ),
        .I3(\bitcount_reg_n_0_[2] ),
        .O(\stopbit_fail_cnt[0]_i_16__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \stopbit_fail_cnt[0]_i_1__0 
       (.I0(z1_sin_reg_i_1__0_n_0),
        .I1(\stopbit_fail_cnt[0]_i_3__0_n_0 ),
        .I2(state[2]),
        .I3(\stopbit_fail_cnt[0]_i_4__0_n_0 ),
        .I4(\stopbit_fail_cnt[0]_i_5__0_n_0 ),
        .I5(\stopbit_fail_cnt[0]_i_6__0_n_0 ),
        .O(\stopbit_fail_cnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \stopbit_fail_cnt[0]_i_3__0 
       (.I0(state[1]),
        .I1(state[0]),
        .O(\stopbit_fail_cnt[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \stopbit_fail_cnt[0]_i_4__0 
       (.I0(\stopbit_fail_cnt[0]_i_11__0_n_0 ),
        .I1(\bitcount_reg_n_0_[0] ),
        .I2(\bitcount_reg_n_0_[31] ),
        .I3(\bitcount_reg_n_0_[29] ),
        .I4(\bitcount_reg_n_0_[30] ),
        .I5(\stopbit_fail_cnt[0]_i_12__0_n_0 ),
        .O(\stopbit_fail_cnt[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \stopbit_fail_cnt[0]_i_5__0 
       (.I0(\stopbit_fail_cnt[0]_i_13__0_n_0 ),
        .I1(\bitcount_reg_n_0_[15] ),
        .I2(\bitcount_reg_n_0_[16] ),
        .I3(\bitcount_reg_n_0_[13] ),
        .I4(\bitcount_reg_n_0_[14] ),
        .I5(\stopbit_fail_cnt[0]_i_14__0_n_0 ),
        .O(\stopbit_fail_cnt[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFFCFCF)) 
    \stopbit_fail_cnt[0]_i_6__0 
       (.I0(\state[2]_i_3__0_n_0 ),
        .I1(state[1]),
        .I2(state[2]),
        .I3(sin_reg),
        .I4(z1_sin_reg_i_1__0_n_0),
        .I5(state[0]),
        .O(\stopbit_fail_cnt[0]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[0]_i_7__0 
       (.I0(stopbit_fail_cnt_reg[3]),
        .O(\stopbit_fail_cnt[0]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[0]_i_8__0 
       (.I0(stopbit_fail_cnt_reg[2]),
        .O(\stopbit_fail_cnt[0]_i_8__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[0]_i_9__0 
       (.I0(stopbit_fail_cnt_reg[1]),
        .O(\stopbit_fail_cnt[0]_i_9__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[12]_i_2__0 
       (.I0(stopbit_fail_cnt_reg[15]),
        .O(\stopbit_fail_cnt[12]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[12]_i_3__0 
       (.I0(stopbit_fail_cnt_reg[14]),
        .O(\stopbit_fail_cnt[12]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[12]_i_4__0 
       (.I0(stopbit_fail_cnt_reg[13]),
        .O(\stopbit_fail_cnt[12]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[12]_i_5__0 
       (.I0(stopbit_fail_cnt_reg[12]),
        .O(\stopbit_fail_cnt[12]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[16]_i_2__0 
       (.I0(stopbit_fail_cnt_reg[19]),
        .O(\stopbit_fail_cnt[16]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[16]_i_3__0 
       (.I0(stopbit_fail_cnt_reg[18]),
        .O(\stopbit_fail_cnt[16]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[16]_i_4__0 
       (.I0(stopbit_fail_cnt_reg[17]),
        .O(\stopbit_fail_cnt[16]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[16]_i_5__0 
       (.I0(stopbit_fail_cnt_reg[16]),
        .O(\stopbit_fail_cnt[16]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[20]_i_2__0 
       (.I0(stopbit_fail_cnt_reg[23]),
        .O(\stopbit_fail_cnt[20]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[20]_i_3__0 
       (.I0(stopbit_fail_cnt_reg[22]),
        .O(\stopbit_fail_cnt[20]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[20]_i_4__0 
       (.I0(stopbit_fail_cnt_reg[21]),
        .O(\stopbit_fail_cnt[20]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[20]_i_5__0 
       (.I0(stopbit_fail_cnt_reg[20]),
        .O(\stopbit_fail_cnt[20]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[24]_i_2__0 
       (.I0(stopbit_fail_cnt_reg[27]),
        .O(\stopbit_fail_cnt[24]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[24]_i_3__0 
       (.I0(stopbit_fail_cnt_reg[26]),
        .O(\stopbit_fail_cnt[24]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[24]_i_4__0 
       (.I0(stopbit_fail_cnt_reg[25]),
        .O(\stopbit_fail_cnt[24]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[24]_i_5__0 
       (.I0(stopbit_fail_cnt_reg[24]),
        .O(\stopbit_fail_cnt[24]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[28]_i_2__0 
       (.I0(stopbit_fail_cnt_reg[31]),
        .O(\stopbit_fail_cnt[28]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[28]_i_3__0 
       (.I0(stopbit_fail_cnt_reg[30]),
        .O(\stopbit_fail_cnt[28]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[28]_i_4__0 
       (.I0(stopbit_fail_cnt_reg[29]),
        .O(\stopbit_fail_cnt[28]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[28]_i_5__0 
       (.I0(stopbit_fail_cnt_reg[28]),
        .O(\stopbit_fail_cnt[28]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[4]_i_2__0 
       (.I0(stopbit_fail_cnt_reg[7]),
        .O(\stopbit_fail_cnt[4]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[4]_i_3__0 
       (.I0(stopbit_fail_cnt_reg[6]),
        .O(\stopbit_fail_cnt[4]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[4]_i_4__0 
       (.I0(stopbit_fail_cnt_reg[5]),
        .O(\stopbit_fail_cnt[4]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[4]_i_5__0 
       (.I0(stopbit_fail_cnt_reg[4]),
        .O(\stopbit_fail_cnt[4]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[8]_i_2__0 
       (.I0(stopbit_fail_cnt_reg[11]),
        .O(\stopbit_fail_cnt[8]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[8]_i_3__0 
       (.I0(stopbit_fail_cnt_reg[10]),
        .O(\stopbit_fail_cnt[8]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[8]_i_4__0 
       (.I0(stopbit_fail_cnt_reg[9]),
        .O(\stopbit_fail_cnt[8]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[8]_i_5__0 
       (.I0(stopbit_fail_cnt_reg[8]),
        .O(\stopbit_fail_cnt[8]_i_5__0_n_0 ));
  FDCE \stopbit_fail_cnt_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[0]_i_2__0_n_7 ),
        .Q(rx_stopbit_fails));
  CARRY4 \stopbit_fail_cnt_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\stopbit_fail_cnt_reg[0]_i_2__0_n_0 ,\stopbit_fail_cnt_reg[0]_i_2__0_n_1 ,\stopbit_fail_cnt_reg[0]_i_2__0_n_2 ,\stopbit_fail_cnt_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\stopbit_fail_cnt_reg[0]_i_2__0_n_4 ,\stopbit_fail_cnt_reg[0]_i_2__0_n_5 ,\stopbit_fail_cnt_reg[0]_i_2__0_n_6 ,\stopbit_fail_cnt_reg[0]_i_2__0_n_7 }),
        .S({\stopbit_fail_cnt[0]_i_7__0_n_0 ,\stopbit_fail_cnt[0]_i_8__0_n_0 ,\stopbit_fail_cnt[0]_i_9__0_n_0 ,\stopbit_fail_cnt[0]_i_10__0_n_0 }));
  FDCE \stopbit_fail_cnt_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[8]_i_1__0_n_5 ),
        .Q(stopbit_fail_cnt_reg[10]));
  FDCE \stopbit_fail_cnt_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[8]_i_1__0_n_4 ),
        .Q(stopbit_fail_cnt_reg[11]));
  FDCE \stopbit_fail_cnt_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[12]_i_1__0_n_7 ),
        .Q(stopbit_fail_cnt_reg[12]));
  CARRY4 \stopbit_fail_cnt_reg[12]_i_1__0 
       (.CI(\stopbit_fail_cnt_reg[8]_i_1__0_n_0 ),
        .CO({\stopbit_fail_cnt_reg[12]_i_1__0_n_0 ,\stopbit_fail_cnt_reg[12]_i_1__0_n_1 ,\stopbit_fail_cnt_reg[12]_i_1__0_n_2 ,\stopbit_fail_cnt_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[12]_i_1__0_n_4 ,\stopbit_fail_cnt_reg[12]_i_1__0_n_5 ,\stopbit_fail_cnt_reg[12]_i_1__0_n_6 ,\stopbit_fail_cnt_reg[12]_i_1__0_n_7 }),
        .S({\stopbit_fail_cnt[12]_i_2__0_n_0 ,\stopbit_fail_cnt[12]_i_3__0_n_0 ,\stopbit_fail_cnt[12]_i_4__0_n_0 ,\stopbit_fail_cnt[12]_i_5__0_n_0 }));
  FDCE \stopbit_fail_cnt_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[12]_i_1__0_n_6 ),
        .Q(stopbit_fail_cnt_reg[13]));
  FDCE \stopbit_fail_cnt_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[12]_i_1__0_n_5 ),
        .Q(stopbit_fail_cnt_reg[14]));
  FDCE \stopbit_fail_cnt_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[12]_i_1__0_n_4 ),
        .Q(stopbit_fail_cnt_reg[15]));
  FDCE \stopbit_fail_cnt_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[16]_i_1__0_n_7 ),
        .Q(stopbit_fail_cnt_reg[16]));
  CARRY4 \stopbit_fail_cnt_reg[16]_i_1__0 
       (.CI(\stopbit_fail_cnt_reg[12]_i_1__0_n_0 ),
        .CO({\stopbit_fail_cnt_reg[16]_i_1__0_n_0 ,\stopbit_fail_cnt_reg[16]_i_1__0_n_1 ,\stopbit_fail_cnt_reg[16]_i_1__0_n_2 ,\stopbit_fail_cnt_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[16]_i_1__0_n_4 ,\stopbit_fail_cnt_reg[16]_i_1__0_n_5 ,\stopbit_fail_cnt_reg[16]_i_1__0_n_6 ,\stopbit_fail_cnt_reg[16]_i_1__0_n_7 }),
        .S({\stopbit_fail_cnt[16]_i_2__0_n_0 ,\stopbit_fail_cnt[16]_i_3__0_n_0 ,\stopbit_fail_cnt[16]_i_4__0_n_0 ,\stopbit_fail_cnt[16]_i_5__0_n_0 }));
  FDCE \stopbit_fail_cnt_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[16]_i_1__0_n_6 ),
        .Q(stopbit_fail_cnt_reg[17]));
  FDCE \stopbit_fail_cnt_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[16]_i_1__0_n_5 ),
        .Q(stopbit_fail_cnt_reg[18]));
  FDCE \stopbit_fail_cnt_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[16]_i_1__0_n_4 ),
        .Q(stopbit_fail_cnt_reg[19]));
  FDCE \stopbit_fail_cnt_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[0]_i_2__0_n_6 ),
        .Q(stopbit_fail_cnt_reg[1]));
  FDCE \stopbit_fail_cnt_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[20]_i_1__0_n_7 ),
        .Q(stopbit_fail_cnt_reg[20]));
  CARRY4 \stopbit_fail_cnt_reg[20]_i_1__0 
       (.CI(\stopbit_fail_cnt_reg[16]_i_1__0_n_0 ),
        .CO({\stopbit_fail_cnt_reg[20]_i_1__0_n_0 ,\stopbit_fail_cnt_reg[20]_i_1__0_n_1 ,\stopbit_fail_cnt_reg[20]_i_1__0_n_2 ,\stopbit_fail_cnt_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[20]_i_1__0_n_4 ,\stopbit_fail_cnt_reg[20]_i_1__0_n_5 ,\stopbit_fail_cnt_reg[20]_i_1__0_n_6 ,\stopbit_fail_cnt_reg[20]_i_1__0_n_7 }),
        .S({\stopbit_fail_cnt[20]_i_2__0_n_0 ,\stopbit_fail_cnt[20]_i_3__0_n_0 ,\stopbit_fail_cnt[20]_i_4__0_n_0 ,\stopbit_fail_cnt[20]_i_5__0_n_0 }));
  FDCE \stopbit_fail_cnt_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[20]_i_1__0_n_6 ),
        .Q(stopbit_fail_cnt_reg[21]));
  FDCE \stopbit_fail_cnt_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[20]_i_1__0_n_5 ),
        .Q(stopbit_fail_cnt_reg[22]));
  FDCE \stopbit_fail_cnt_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[20]_i_1__0_n_4 ),
        .Q(stopbit_fail_cnt_reg[23]));
  FDCE \stopbit_fail_cnt_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[24]_i_1__0_n_7 ),
        .Q(stopbit_fail_cnt_reg[24]));
  CARRY4 \stopbit_fail_cnt_reg[24]_i_1__0 
       (.CI(\stopbit_fail_cnt_reg[20]_i_1__0_n_0 ),
        .CO({\stopbit_fail_cnt_reg[24]_i_1__0_n_0 ,\stopbit_fail_cnt_reg[24]_i_1__0_n_1 ,\stopbit_fail_cnt_reg[24]_i_1__0_n_2 ,\stopbit_fail_cnt_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[24]_i_1__0_n_4 ,\stopbit_fail_cnt_reg[24]_i_1__0_n_5 ,\stopbit_fail_cnt_reg[24]_i_1__0_n_6 ,\stopbit_fail_cnt_reg[24]_i_1__0_n_7 }),
        .S({\stopbit_fail_cnt[24]_i_2__0_n_0 ,\stopbit_fail_cnt[24]_i_3__0_n_0 ,\stopbit_fail_cnt[24]_i_4__0_n_0 ,\stopbit_fail_cnt[24]_i_5__0_n_0 }));
  FDCE \stopbit_fail_cnt_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[24]_i_1__0_n_6 ),
        .Q(stopbit_fail_cnt_reg[25]));
  FDCE \stopbit_fail_cnt_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[24]_i_1__0_n_5 ),
        .Q(stopbit_fail_cnt_reg[26]));
  FDCE \stopbit_fail_cnt_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[24]_i_1__0_n_4 ),
        .Q(stopbit_fail_cnt_reg[27]));
  FDCE \stopbit_fail_cnt_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[28]_i_1__0_n_7 ),
        .Q(stopbit_fail_cnt_reg[28]));
  CARRY4 \stopbit_fail_cnt_reg[28]_i_1__0 
       (.CI(\stopbit_fail_cnt_reg[24]_i_1__0_n_0 ),
        .CO({\NLW_stopbit_fail_cnt_reg[28]_i_1__0_CO_UNCONNECTED [3],\stopbit_fail_cnt_reg[28]_i_1__0_n_1 ,\stopbit_fail_cnt_reg[28]_i_1__0_n_2 ,\stopbit_fail_cnt_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[28]_i_1__0_n_4 ,\stopbit_fail_cnt_reg[28]_i_1__0_n_5 ,\stopbit_fail_cnt_reg[28]_i_1__0_n_6 ,\stopbit_fail_cnt_reg[28]_i_1__0_n_7 }),
        .S({\stopbit_fail_cnt[28]_i_2__0_n_0 ,\stopbit_fail_cnt[28]_i_3__0_n_0 ,\stopbit_fail_cnt[28]_i_4__0_n_0 ,\stopbit_fail_cnt[28]_i_5__0_n_0 }));
  FDCE \stopbit_fail_cnt_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[28]_i_1__0_n_6 ),
        .Q(stopbit_fail_cnt_reg[29]));
  FDCE \stopbit_fail_cnt_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[0]_i_2__0_n_5 ),
        .Q(stopbit_fail_cnt_reg[2]));
  FDCE \stopbit_fail_cnt_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[28]_i_1__0_n_5 ),
        .Q(stopbit_fail_cnt_reg[30]));
  FDCE \stopbit_fail_cnt_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[28]_i_1__0_n_4 ),
        .Q(stopbit_fail_cnt_reg[31]));
  FDCE \stopbit_fail_cnt_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[0]_i_2__0_n_4 ),
        .Q(stopbit_fail_cnt_reg[3]));
  FDCE \stopbit_fail_cnt_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[4]_i_1__0_n_7 ),
        .Q(stopbit_fail_cnt_reg[4]));
  CARRY4 \stopbit_fail_cnt_reg[4]_i_1__0 
       (.CI(\stopbit_fail_cnt_reg[0]_i_2__0_n_0 ),
        .CO({\stopbit_fail_cnt_reg[4]_i_1__0_n_0 ,\stopbit_fail_cnt_reg[4]_i_1__0_n_1 ,\stopbit_fail_cnt_reg[4]_i_1__0_n_2 ,\stopbit_fail_cnt_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[4]_i_1__0_n_4 ,\stopbit_fail_cnt_reg[4]_i_1__0_n_5 ,\stopbit_fail_cnt_reg[4]_i_1__0_n_6 ,\stopbit_fail_cnt_reg[4]_i_1__0_n_7 }),
        .S({\stopbit_fail_cnt[4]_i_2__0_n_0 ,\stopbit_fail_cnt[4]_i_3__0_n_0 ,\stopbit_fail_cnt[4]_i_4__0_n_0 ,\stopbit_fail_cnt[4]_i_5__0_n_0 }));
  FDCE \stopbit_fail_cnt_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[4]_i_1__0_n_6 ),
        .Q(stopbit_fail_cnt_reg[5]));
  FDCE \stopbit_fail_cnt_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[4]_i_1__0_n_5 ),
        .Q(stopbit_fail_cnt_reg[6]));
  FDCE \stopbit_fail_cnt_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[4]_i_1__0_n_4 ),
        .Q(stopbit_fail_cnt_reg[7]));
  FDCE \stopbit_fail_cnt_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[8]_i_1__0_n_7 ),
        .Q(stopbit_fail_cnt_reg[8]));
  CARRY4 \stopbit_fail_cnt_reg[8]_i_1__0 
       (.CI(\stopbit_fail_cnt_reg[4]_i_1__0_n_0 ),
        .CO({\stopbit_fail_cnt_reg[8]_i_1__0_n_0 ,\stopbit_fail_cnt_reg[8]_i_1__0_n_1 ,\stopbit_fail_cnt_reg[8]_i_1__0_n_2 ,\stopbit_fail_cnt_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[8]_i_1__0_n_4 ,\stopbit_fail_cnt_reg[8]_i_1__0_n_5 ,\stopbit_fail_cnt_reg[8]_i_1__0_n_6 ,\stopbit_fail_cnt_reg[8]_i_1__0_n_7 }),
        .S({\stopbit_fail_cnt[8]_i_2__0_n_0 ,\stopbit_fail_cnt[8]_i_3__0_n_0 ,\stopbit_fail_cnt[8]_i_4__0_n_0 ,\stopbit_fail_cnt[8]_i_5__0_n_0 }));
  FDCE \stopbit_fail_cnt_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__0_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[8]_i_1__0_n_6 ),
        .Q(stopbit_fail_cnt_reg[9]));
  FDRE z1_sclock_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sclock_reg),
        .Q(z1_sclock_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    z1_sin_reg_i_1__0
       (.I0(z1_sclock_reg),
        .I1(sclock_reg),
        .O(z1_sin_reg_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    z1_sin_reg_i_2__3
       (.I0(\ctrl_reg_reg[0] ),
        .I1(s00_axi_aresetn),
        .O(z1_sin_reg_i_2__3_n_0));
  FDCE z1_sin_reg_reg
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__0_n_0),
        .CLR(z1_sin_reg_i_2__3_n_0),
        .D(sin_reg),
        .Q(z1_sin_reg));
endmodule

(* ORIG_REF_NAME = "deserialize" *) 
module block_design_pfs_daughtercard_0_0_deserialize_31
   (rx_fifo_wr,
    AR,
    rx_err_reg,
    \rd_data_reg[0] ,
    \rd_data_reg[1] ,
    \rd_data_reg[2] ,
    \rd_data_reg[3] ,
    \rd_data_reg[4] ,
    \rd_data_reg[5] ,
    \rd_data_reg[6] ,
    \rd_data_reg[7] ,
    \rd_data_reg[8] ,
    \rd_data_reg[9] ,
    \rd_data_reg[10] ,
    \rd_data_reg[11] ,
    \rd_data_reg[12] ,
    \rd_data_reg[13] ,
    \rd_data_reg[14] ,
    \rd_data_reg[15] ,
    \rd_data_reg[16] ,
    \rd_data_reg[17] ,
    \rd_data_reg[18] ,
    \rd_data_reg[19] ,
    \rd_data_reg[20] ,
    \rd_data_reg[21] ,
    \rd_data_reg[22] ,
    \rd_data_reg[23] ,
    \rd_data_reg[24] ,
    \rd_data_reg[25] ,
    \rd_data_reg[26] ,
    \rd_data_reg[27] ,
    \rd_data_reg[28] ,
    \rd_data_reg[29] ,
    \rd_data_reg[30] ,
    \rd_data_reg[31] ,
    \status_reg_reg[2] ,
    rclk_nxt,
    s00_axi_aclk,
    resp_nxt,
    \ctrl_reg_reg[0] ,
    s00_axi_aresetn,
    rx_err,
    \rd_sector_addr_reg[2] ,
    \rd_sector_addr_reg[0]_rep__0 ,
    tx_cnt_reg,
    p_0_in,
    \sector_rd_data[1]__0 ,
    Q,
    DO);
  output rx_fifo_wr;
  output [0:0]AR;
  output rx_err_reg;
  output \rd_data_reg[0] ;
  output \rd_data_reg[1] ;
  output \rd_data_reg[2] ;
  output \rd_data_reg[3] ;
  output \rd_data_reg[4] ;
  output \rd_data_reg[5] ;
  output \rd_data_reg[6] ;
  output \rd_data_reg[7] ;
  output \rd_data_reg[8] ;
  output \rd_data_reg[9] ;
  output \rd_data_reg[10] ;
  output \rd_data_reg[11] ;
  output \rd_data_reg[12] ;
  output \rd_data_reg[13] ;
  output \rd_data_reg[14] ;
  output \rd_data_reg[15] ;
  output \rd_data_reg[16] ;
  output \rd_data_reg[17] ;
  output \rd_data_reg[18] ;
  output \rd_data_reg[19] ;
  output \rd_data_reg[20] ;
  output \rd_data_reg[21] ;
  output \rd_data_reg[22] ;
  output \rd_data_reg[23] ;
  output \rd_data_reg[24] ;
  output \rd_data_reg[25] ;
  output \rd_data_reg[26] ;
  output \rd_data_reg[27] ;
  output \rd_data_reg[28] ;
  output \rd_data_reg[29] ;
  output \rd_data_reg[30] ;
  output \rd_data_reg[31] ;
  output [33:0]\status_reg_reg[2] ;
  input [0:0]rclk_nxt;
  input s00_axi_aclk;
  input [0:0]resp_nxt;
  input \ctrl_reg_reg[0] ;
  input s00_axi_aresetn;
  input [0:0]rx_err;
  input [1:0]\rd_sector_addr_reg[2] ;
  input \rd_sector_addr_reg[0]_rep__0 ;
  input [31:0]tx_cnt_reg;
  input [0:0]p_0_in;
  input [27:0]\sector_rd_data[1]__0 ;
  input [27:0]Q;
  input [27:0]DO;

  wire [0:0]AR;
  wire [27:0]DO;
  wire [27:0]Q;
  wire bitcount;
  wire bitcount0_carry__0_i_1_n_0;
  wire bitcount0_carry__0_i_2_n_0;
  wire bitcount0_carry__0_i_3_n_0;
  wire bitcount0_carry__0_i_4_n_0;
  wire bitcount0_carry__0_n_0;
  wire bitcount0_carry__0_n_1;
  wire bitcount0_carry__0_n_2;
  wire bitcount0_carry__0_n_3;
  wire bitcount0_carry__0_n_4;
  wire bitcount0_carry__0_n_5;
  wire bitcount0_carry__0_n_6;
  wire bitcount0_carry__0_n_7;
  wire bitcount0_carry__1_i_1_n_0;
  wire bitcount0_carry__1_i_2_n_0;
  wire bitcount0_carry__1_i_3_n_0;
  wire bitcount0_carry__1_i_4_n_0;
  wire bitcount0_carry__1_n_0;
  wire bitcount0_carry__1_n_1;
  wire bitcount0_carry__1_n_2;
  wire bitcount0_carry__1_n_3;
  wire bitcount0_carry__1_n_4;
  wire bitcount0_carry__1_n_5;
  wire bitcount0_carry__1_n_6;
  wire bitcount0_carry__1_n_7;
  wire bitcount0_carry__2_i_1_n_0;
  wire bitcount0_carry__2_i_2_n_0;
  wire bitcount0_carry__2_i_3_n_0;
  wire bitcount0_carry__2_i_4_n_0;
  wire bitcount0_carry__2_n_0;
  wire bitcount0_carry__2_n_1;
  wire bitcount0_carry__2_n_2;
  wire bitcount0_carry__2_n_3;
  wire bitcount0_carry__2_n_4;
  wire bitcount0_carry__2_n_5;
  wire bitcount0_carry__2_n_6;
  wire bitcount0_carry__2_n_7;
  wire bitcount0_carry__3_i_1_n_0;
  wire bitcount0_carry__3_i_2_n_0;
  wire bitcount0_carry__3_i_3_n_0;
  wire bitcount0_carry__3_i_4_n_0;
  wire bitcount0_carry__3_n_0;
  wire bitcount0_carry__3_n_1;
  wire bitcount0_carry__3_n_2;
  wire bitcount0_carry__3_n_3;
  wire bitcount0_carry__3_n_4;
  wire bitcount0_carry__3_n_5;
  wire bitcount0_carry__3_n_6;
  wire bitcount0_carry__3_n_7;
  wire bitcount0_carry__4_i_1_n_0;
  wire bitcount0_carry__4_i_2_n_0;
  wire bitcount0_carry__4_i_3_n_0;
  wire bitcount0_carry__4_i_4_n_0;
  wire bitcount0_carry__4_n_0;
  wire bitcount0_carry__4_n_1;
  wire bitcount0_carry__4_n_2;
  wire bitcount0_carry__4_n_3;
  wire bitcount0_carry__4_n_4;
  wire bitcount0_carry__4_n_5;
  wire bitcount0_carry__4_n_6;
  wire bitcount0_carry__4_n_7;
  wire bitcount0_carry__5_i_1_n_0;
  wire bitcount0_carry__5_i_2_n_0;
  wire bitcount0_carry__5_i_3_n_0;
  wire bitcount0_carry__5_i_4_n_0;
  wire bitcount0_carry__5_n_0;
  wire bitcount0_carry__5_n_1;
  wire bitcount0_carry__5_n_2;
  wire bitcount0_carry__5_n_3;
  wire bitcount0_carry__5_n_4;
  wire bitcount0_carry__5_n_5;
  wire bitcount0_carry__5_n_6;
  wire bitcount0_carry__5_n_7;
  wire bitcount0_carry__6_i_1_n_0;
  wire bitcount0_carry__6_i_2_n_0;
  wire bitcount0_carry__6_i_3_n_0;
  wire bitcount0_carry__6_n_2;
  wire bitcount0_carry__6_n_3;
  wire bitcount0_carry__6_n_5;
  wire bitcount0_carry__6_n_6;
  wire bitcount0_carry__6_n_7;
  wire bitcount0_carry_i_1_n_0;
  wire bitcount0_carry_i_2_n_0;
  wire bitcount0_carry_i_3_n_0;
  wire bitcount0_carry_i_4_n_0;
  wire bitcount0_carry_n_0;
  wire bitcount0_carry_n_1;
  wire bitcount0_carry_n_2;
  wire bitcount0_carry_n_3;
  wire bitcount0_carry_n_4;
  wire bitcount0_carry_n_5;
  wire bitcount0_carry_n_6;
  wire bitcount0_carry_n_7;
  wire \bitcount[0]_i_1_n_0 ;
  wire \bitcount[10]_i_1_n_0 ;
  wire \bitcount[11]_i_1_n_0 ;
  wire \bitcount[12]_i_1_n_0 ;
  wire \bitcount[13]_i_1_n_0 ;
  wire \bitcount[14]_i_1_n_0 ;
  wire \bitcount[15]_i_1_n_0 ;
  wire \bitcount[16]_i_1_n_0 ;
  wire \bitcount[17]_i_1_n_0 ;
  wire \bitcount[18]_i_1_n_0 ;
  wire \bitcount[19]_i_1_n_0 ;
  wire \bitcount[1]_i_1_n_0 ;
  wire \bitcount[20]_i_1_n_0 ;
  wire \bitcount[21]_i_1_n_0 ;
  wire \bitcount[22]_i_1_n_0 ;
  wire \bitcount[23]_i_1_n_0 ;
  wire \bitcount[24]_i_1_n_0 ;
  wire \bitcount[25]_i_1_n_0 ;
  wire \bitcount[26]_i_1_n_0 ;
  wire \bitcount[27]_i_1_n_0 ;
  wire \bitcount[28]_i_1_n_0 ;
  wire \bitcount[29]_i_1_n_0 ;
  wire \bitcount[2]_i_1__5_n_0 ;
  wire \bitcount[30]_i_1_n_0 ;
  wire \bitcount[31]_i_2_n_0 ;
  wire \bitcount[3]_i_1_n_0 ;
  wire \bitcount[4]_i_1_n_0 ;
  wire \bitcount[5]_i_1_n_0 ;
  wire \bitcount[6]_i_1_n_0 ;
  wire \bitcount[7]_i_1_n_0 ;
  wire \bitcount[8]_i_1_n_0 ;
  wire \bitcount[9]_i_1_n_0 ;
  wire \bitcount_reg_n_0_[0] ;
  wire \bitcount_reg_n_0_[10] ;
  wire \bitcount_reg_n_0_[11] ;
  wire \bitcount_reg_n_0_[12] ;
  wire \bitcount_reg_n_0_[13] ;
  wire \bitcount_reg_n_0_[14] ;
  wire \bitcount_reg_n_0_[15] ;
  wire \bitcount_reg_n_0_[16] ;
  wire \bitcount_reg_n_0_[17] ;
  wire \bitcount_reg_n_0_[18] ;
  wire \bitcount_reg_n_0_[19] ;
  wire \bitcount_reg_n_0_[1] ;
  wire \bitcount_reg_n_0_[20] ;
  wire \bitcount_reg_n_0_[21] ;
  wire \bitcount_reg_n_0_[22] ;
  wire \bitcount_reg_n_0_[23] ;
  wire \bitcount_reg_n_0_[24] ;
  wire \bitcount_reg_n_0_[25] ;
  wire \bitcount_reg_n_0_[26] ;
  wire \bitcount_reg_n_0_[27] ;
  wire \bitcount_reg_n_0_[28] ;
  wire \bitcount_reg_n_0_[29] ;
  wire \bitcount_reg_n_0_[2] ;
  wire \bitcount_reg_n_0_[30] ;
  wire \bitcount_reg_n_0_[31] ;
  wire \bitcount_reg_n_0_[3] ;
  wire \bitcount_reg_n_0_[4] ;
  wire \bitcount_reg_n_0_[5] ;
  wire \bitcount_reg_n_0_[6] ;
  wire \bitcount_reg_n_0_[7] ;
  wire \bitcount_reg_n_0_[8] ;
  wire \bitcount_reg_n_0_[9] ;
  wire \ctrl_reg_reg[0] ;
  wire dout_rdy1_out;
  wire dout_rdy_i_10_n_0;
  wire dout_rdy_i_2_n_0;
  wire dout_rdy_i_3_n_0;
  wire dout_rdy_i_4_n_0;
  wire dout_rdy_i_5_n_0;
  wire dout_rdy_i_6_n_0;
  wire dout_rdy_i_7_n_0;
  wire dout_rdy_i_8_n_0;
  wire dout_rdy_i_9_n_0;
  wire [0:0]p_0_in;
  wire [33:0]p_0_in_0;
  wire \parity_fail_cnt[0]_i_1_n_0 ;
  wire \parity_fail_cnt[0]_i_3_n_0 ;
  wire \parity_fail_cnt[0]_i_4_n_0 ;
  wire \parity_fail_cnt[0]_i_5_n_0 ;
  wire \parity_fail_cnt[0]_i_6_n_0 ;
  wire \parity_fail_cnt[12]_i_2_n_0 ;
  wire \parity_fail_cnt[12]_i_3_n_0 ;
  wire \parity_fail_cnt[12]_i_4_n_0 ;
  wire \parity_fail_cnt[12]_i_5_n_0 ;
  wire \parity_fail_cnt[16]_i_2_n_0 ;
  wire \parity_fail_cnt[16]_i_3_n_0 ;
  wire \parity_fail_cnt[16]_i_4_n_0 ;
  wire \parity_fail_cnt[16]_i_5_n_0 ;
  wire \parity_fail_cnt[20]_i_2_n_0 ;
  wire \parity_fail_cnt[20]_i_3_n_0 ;
  wire \parity_fail_cnt[20]_i_4_n_0 ;
  wire \parity_fail_cnt[20]_i_5_n_0 ;
  wire \parity_fail_cnt[24]_i_2_n_0 ;
  wire \parity_fail_cnt[24]_i_3_n_0 ;
  wire \parity_fail_cnt[24]_i_4_n_0 ;
  wire \parity_fail_cnt[24]_i_5_n_0 ;
  wire \parity_fail_cnt[28]_i_2_n_0 ;
  wire \parity_fail_cnt[28]_i_3_n_0 ;
  wire \parity_fail_cnt[28]_i_4_n_0 ;
  wire \parity_fail_cnt[28]_i_5_n_0 ;
  wire \parity_fail_cnt[4]_i_2_n_0 ;
  wire \parity_fail_cnt[4]_i_3_n_0 ;
  wire \parity_fail_cnt[4]_i_4_n_0 ;
  wire \parity_fail_cnt[4]_i_5_n_0 ;
  wire \parity_fail_cnt[8]_i_2_n_0 ;
  wire \parity_fail_cnt[8]_i_3_n_0 ;
  wire \parity_fail_cnt[8]_i_4_n_0 ;
  wire \parity_fail_cnt[8]_i_5_n_0 ;
  wire [31:1]parity_fail_cnt_reg;
  wire \parity_fail_cnt_reg[0]_i_2_n_0 ;
  wire \parity_fail_cnt_reg[0]_i_2_n_1 ;
  wire \parity_fail_cnt_reg[0]_i_2_n_2 ;
  wire \parity_fail_cnt_reg[0]_i_2_n_3 ;
  wire \parity_fail_cnt_reg[0]_i_2_n_4 ;
  wire \parity_fail_cnt_reg[0]_i_2_n_5 ;
  wire \parity_fail_cnt_reg[0]_i_2_n_6 ;
  wire \parity_fail_cnt_reg[0]_i_2_n_7 ;
  wire \parity_fail_cnt_reg[12]_i_1_n_0 ;
  wire \parity_fail_cnt_reg[12]_i_1_n_1 ;
  wire \parity_fail_cnt_reg[12]_i_1_n_2 ;
  wire \parity_fail_cnt_reg[12]_i_1_n_3 ;
  wire \parity_fail_cnt_reg[12]_i_1_n_4 ;
  wire \parity_fail_cnt_reg[12]_i_1_n_5 ;
  wire \parity_fail_cnt_reg[12]_i_1_n_6 ;
  wire \parity_fail_cnt_reg[12]_i_1_n_7 ;
  wire \parity_fail_cnt_reg[16]_i_1_n_0 ;
  wire \parity_fail_cnt_reg[16]_i_1_n_1 ;
  wire \parity_fail_cnt_reg[16]_i_1_n_2 ;
  wire \parity_fail_cnt_reg[16]_i_1_n_3 ;
  wire \parity_fail_cnt_reg[16]_i_1_n_4 ;
  wire \parity_fail_cnt_reg[16]_i_1_n_5 ;
  wire \parity_fail_cnt_reg[16]_i_1_n_6 ;
  wire \parity_fail_cnt_reg[16]_i_1_n_7 ;
  wire \parity_fail_cnt_reg[20]_i_1_n_0 ;
  wire \parity_fail_cnt_reg[20]_i_1_n_1 ;
  wire \parity_fail_cnt_reg[20]_i_1_n_2 ;
  wire \parity_fail_cnt_reg[20]_i_1_n_3 ;
  wire \parity_fail_cnt_reg[20]_i_1_n_4 ;
  wire \parity_fail_cnt_reg[20]_i_1_n_5 ;
  wire \parity_fail_cnt_reg[20]_i_1_n_6 ;
  wire \parity_fail_cnt_reg[20]_i_1_n_7 ;
  wire \parity_fail_cnt_reg[24]_i_1_n_0 ;
  wire \parity_fail_cnt_reg[24]_i_1_n_1 ;
  wire \parity_fail_cnt_reg[24]_i_1_n_2 ;
  wire \parity_fail_cnt_reg[24]_i_1_n_3 ;
  wire \parity_fail_cnt_reg[24]_i_1_n_4 ;
  wire \parity_fail_cnt_reg[24]_i_1_n_5 ;
  wire \parity_fail_cnt_reg[24]_i_1_n_6 ;
  wire \parity_fail_cnt_reg[24]_i_1_n_7 ;
  wire \parity_fail_cnt_reg[28]_i_1_n_1 ;
  wire \parity_fail_cnt_reg[28]_i_1_n_2 ;
  wire \parity_fail_cnt_reg[28]_i_1_n_3 ;
  wire \parity_fail_cnt_reg[28]_i_1_n_4 ;
  wire \parity_fail_cnt_reg[28]_i_1_n_5 ;
  wire \parity_fail_cnt_reg[28]_i_1_n_6 ;
  wire \parity_fail_cnt_reg[28]_i_1_n_7 ;
  wire \parity_fail_cnt_reg[4]_i_1_n_0 ;
  wire \parity_fail_cnt_reg[4]_i_1_n_1 ;
  wire \parity_fail_cnt_reg[4]_i_1_n_2 ;
  wire \parity_fail_cnt_reg[4]_i_1_n_3 ;
  wire \parity_fail_cnt_reg[4]_i_1_n_4 ;
  wire \parity_fail_cnt_reg[4]_i_1_n_5 ;
  wire \parity_fail_cnt_reg[4]_i_1_n_6 ;
  wire \parity_fail_cnt_reg[4]_i_1_n_7 ;
  wire \parity_fail_cnt_reg[8]_i_1_n_0 ;
  wire \parity_fail_cnt_reg[8]_i_1_n_1 ;
  wire \parity_fail_cnt_reg[8]_i_1_n_2 ;
  wire \parity_fail_cnt_reg[8]_i_1_n_3 ;
  wire \parity_fail_cnt_reg[8]_i_1_n_4 ;
  wire \parity_fail_cnt_reg[8]_i_1_n_5 ;
  wire \parity_fail_cnt_reg[8]_i_1_n_6 ;
  wire \parity_fail_cnt_reg[8]_i_1_n_7 ;
  wire [0:0]rclk_nxt;
  wire \rd_data[10]_i_15_n_0 ;
  wire \rd_data[11]_i_15_n_0 ;
  wire \rd_data[12]_i_15_n_0 ;
  wire \rd_data[13]_i_15_n_0 ;
  wire \rd_data[14]_i_15_n_0 ;
  wire \rd_data[15]_i_15_n_0 ;
  wire \rd_data[16]_i_15_n_0 ;
  wire \rd_data[17]_i_15_n_0 ;
  wire \rd_data[18]_i_15_n_0 ;
  wire \rd_data[19]_i_15_n_0 ;
  wire \rd_data[20]_i_15_n_0 ;
  wire \rd_data[21]_i_15_n_0 ;
  wire \rd_data[22]_i_15_n_0 ;
  wire \rd_data[23]_i_15_n_0 ;
  wire \rd_data[24]_i_15_n_0 ;
  wire \rd_data[25]_i_15_n_0 ;
  wire \rd_data[26]_i_15_n_0 ;
  wire \rd_data[27]_i_15_n_0 ;
  wire \rd_data[28]_i_15_n_0 ;
  wire \rd_data[29]_i_15_n_0 ;
  wire \rd_data[30]_i_15_n_0 ;
  wire \rd_data[31]_i_15_n_0 ;
  wire \rd_data[4]_i_15_n_0 ;
  wire \rd_data[5]_i_15_n_0 ;
  wire \rd_data[6]_i_15_n_0 ;
  wire \rd_data[7]_i_15_n_0 ;
  wire \rd_data[8]_i_15_n_0 ;
  wire \rd_data[9]_i_15_n_0 ;
  wire \rd_data_reg[0] ;
  wire \rd_data_reg[10] ;
  wire \rd_data_reg[11] ;
  wire \rd_data_reg[12] ;
  wire \rd_data_reg[13] ;
  wire \rd_data_reg[14] ;
  wire \rd_data_reg[15] ;
  wire \rd_data_reg[16] ;
  wire \rd_data_reg[17] ;
  wire \rd_data_reg[18] ;
  wire \rd_data_reg[19] ;
  wire \rd_data_reg[1] ;
  wire \rd_data_reg[20] ;
  wire \rd_data_reg[21] ;
  wire \rd_data_reg[22] ;
  wire \rd_data_reg[23] ;
  wire \rd_data_reg[24] ;
  wire \rd_data_reg[25] ;
  wire \rd_data_reg[26] ;
  wire \rd_data_reg[27] ;
  wire \rd_data_reg[28] ;
  wire \rd_data_reg[29] ;
  wire \rd_data_reg[2] ;
  wire \rd_data_reg[30] ;
  wire \rd_data_reg[31] ;
  wire \rd_data_reg[3] ;
  wire \rd_data_reg[4] ;
  wire \rd_data_reg[5] ;
  wire \rd_data_reg[6] ;
  wire \rd_data_reg[7] ;
  wire \rd_data_reg[8] ;
  wire \rd_data_reg[9] ;
  wire \rd_sector_addr_reg[0]_rep__0 ;
  wire [1:0]\rd_sector_addr_reg[2] ;
  wire [0:0]resp_nxt;
  wire \rx_cnt[0]_i_2_n_0 ;
  wire \rx_cnt[0]_i_3_n_0 ;
  wire \rx_cnt[0]_i_4_n_0 ;
  wire \rx_cnt[0]_i_5_n_0 ;
  wire \rx_cnt[12]_i_2_n_0 ;
  wire \rx_cnt[12]_i_3_n_0 ;
  wire \rx_cnt[12]_i_4_n_0 ;
  wire \rx_cnt[12]_i_5_n_0 ;
  wire \rx_cnt[16]_i_2_n_0 ;
  wire \rx_cnt[16]_i_3_n_0 ;
  wire \rx_cnt[16]_i_4_n_0 ;
  wire \rx_cnt[16]_i_5_n_0 ;
  wire \rx_cnt[20]_i_2_n_0 ;
  wire \rx_cnt[20]_i_3_n_0 ;
  wire \rx_cnt[20]_i_4_n_0 ;
  wire \rx_cnt[20]_i_5_n_0 ;
  wire \rx_cnt[24]_i_2_n_0 ;
  wire \rx_cnt[24]_i_3_n_0 ;
  wire \rx_cnt[24]_i_4_n_0 ;
  wire \rx_cnt[24]_i_5_n_0 ;
  wire \rx_cnt[28]_i_2_n_0 ;
  wire \rx_cnt[28]_i_3_n_0 ;
  wire \rx_cnt[28]_i_4_n_0 ;
  wire \rx_cnt[28]_i_5_n_0 ;
  wire \rx_cnt[4]_i_2_n_0 ;
  wire \rx_cnt[4]_i_3_n_0 ;
  wire \rx_cnt[4]_i_4_n_0 ;
  wire \rx_cnt[4]_i_5_n_0 ;
  wire \rx_cnt[8]_i_2_n_0 ;
  wire \rx_cnt[8]_i_3_n_0 ;
  wire \rx_cnt[8]_i_4_n_0 ;
  wire \rx_cnt[8]_i_5_n_0 ;
  wire [31:0]rx_cnt_reg;
  wire \rx_cnt_reg[0]_i_1_n_0 ;
  wire \rx_cnt_reg[0]_i_1_n_1 ;
  wire \rx_cnt_reg[0]_i_1_n_2 ;
  wire \rx_cnt_reg[0]_i_1_n_3 ;
  wire \rx_cnt_reg[0]_i_1_n_4 ;
  wire \rx_cnt_reg[0]_i_1_n_5 ;
  wire \rx_cnt_reg[0]_i_1_n_6 ;
  wire \rx_cnt_reg[0]_i_1_n_7 ;
  wire \rx_cnt_reg[12]_i_1_n_0 ;
  wire \rx_cnt_reg[12]_i_1_n_1 ;
  wire \rx_cnt_reg[12]_i_1_n_2 ;
  wire \rx_cnt_reg[12]_i_1_n_3 ;
  wire \rx_cnt_reg[12]_i_1_n_4 ;
  wire \rx_cnt_reg[12]_i_1_n_5 ;
  wire \rx_cnt_reg[12]_i_1_n_6 ;
  wire \rx_cnt_reg[12]_i_1_n_7 ;
  wire \rx_cnt_reg[16]_i_1_n_0 ;
  wire \rx_cnt_reg[16]_i_1_n_1 ;
  wire \rx_cnt_reg[16]_i_1_n_2 ;
  wire \rx_cnt_reg[16]_i_1_n_3 ;
  wire \rx_cnt_reg[16]_i_1_n_4 ;
  wire \rx_cnt_reg[16]_i_1_n_5 ;
  wire \rx_cnt_reg[16]_i_1_n_6 ;
  wire \rx_cnt_reg[16]_i_1_n_7 ;
  wire \rx_cnt_reg[20]_i_1_n_0 ;
  wire \rx_cnt_reg[20]_i_1_n_1 ;
  wire \rx_cnt_reg[20]_i_1_n_2 ;
  wire \rx_cnt_reg[20]_i_1_n_3 ;
  wire \rx_cnt_reg[20]_i_1_n_4 ;
  wire \rx_cnt_reg[20]_i_1_n_5 ;
  wire \rx_cnt_reg[20]_i_1_n_6 ;
  wire \rx_cnt_reg[20]_i_1_n_7 ;
  wire \rx_cnt_reg[24]_i_1_n_0 ;
  wire \rx_cnt_reg[24]_i_1_n_1 ;
  wire \rx_cnt_reg[24]_i_1_n_2 ;
  wire \rx_cnt_reg[24]_i_1_n_3 ;
  wire \rx_cnt_reg[24]_i_1_n_4 ;
  wire \rx_cnt_reg[24]_i_1_n_5 ;
  wire \rx_cnt_reg[24]_i_1_n_6 ;
  wire \rx_cnt_reg[24]_i_1_n_7 ;
  wire \rx_cnt_reg[28]_i_1_n_1 ;
  wire \rx_cnt_reg[28]_i_1_n_2 ;
  wire \rx_cnt_reg[28]_i_1_n_3 ;
  wire \rx_cnt_reg[28]_i_1_n_4 ;
  wire \rx_cnt_reg[28]_i_1_n_5 ;
  wire \rx_cnt_reg[28]_i_1_n_6 ;
  wire \rx_cnt_reg[28]_i_1_n_7 ;
  wire \rx_cnt_reg[4]_i_1_n_0 ;
  wire \rx_cnt_reg[4]_i_1_n_1 ;
  wire \rx_cnt_reg[4]_i_1_n_2 ;
  wire \rx_cnt_reg[4]_i_1_n_3 ;
  wire \rx_cnt_reg[4]_i_1_n_4 ;
  wire \rx_cnt_reg[4]_i_1_n_5 ;
  wire \rx_cnt_reg[4]_i_1_n_6 ;
  wire \rx_cnt_reg[4]_i_1_n_7 ;
  wire \rx_cnt_reg[8]_i_1_n_0 ;
  wire \rx_cnt_reg[8]_i_1_n_1 ;
  wire \rx_cnt_reg[8]_i_1_n_2 ;
  wire \rx_cnt_reg[8]_i_1_n_3 ;
  wire \rx_cnt_reg[8]_i_1_n_4 ;
  wire \rx_cnt_reg[8]_i_1_n_5 ;
  wire \rx_cnt_reg[8]_i_1_n_6 ;
  wire \rx_cnt_reg[8]_i_1_n_7 ;
  wire [0:0]rx_err;
  wire rx_err_reg;
  wire rx_fifo_wr;
  wire [0:0]rx_parity_fails;
  wire [0:0]rx_stopbit_fails;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire sclock_reg;
  wire [31:4]\sector_rd_data[0]__0 ;
  wire [27:0]\sector_rd_data[1]__0 ;
  wire \shift_reg_reg_n_0_[0] ;
  wire sin_reg;
  wire [2:0]state;
  wire \state[0]_i_1__4_n_0 ;
  wire \state[0]_i_2_n_0 ;
  wire \state[1]_i_1__4_n_0 ;
  wire \state[1]_i_2_n_0 ;
  wire \state[2]_i_10_n_0 ;
  wire \state[2]_i_11_n_0 ;
  wire \state[2]_i_1__4_n_0 ;
  wire \state[2]_i_2_n_0 ;
  wire \state[2]_i_3_n_0 ;
  wire \state[2]_i_4_n_0 ;
  wire \state[2]_i_5_n_0 ;
  wire \state[2]_i_6_n_0 ;
  wire \state[2]_i_7_n_0 ;
  wire \state[2]_i_8_n_0 ;
  wire \state[2]_i_9_n_0 ;
  wire [33:0]\status_reg_reg[2] ;
  wire \stopbit_fail_cnt[0]_i_10_n_0 ;
  wire \stopbit_fail_cnt[0]_i_11_n_0 ;
  wire \stopbit_fail_cnt[0]_i_12_n_0 ;
  wire \stopbit_fail_cnt[0]_i_13_n_0 ;
  wire \stopbit_fail_cnt[0]_i_14_n_0 ;
  wire \stopbit_fail_cnt[0]_i_15_n_0 ;
  wire \stopbit_fail_cnt[0]_i_16_n_0 ;
  wire \stopbit_fail_cnt[0]_i_1_n_0 ;
  wire \stopbit_fail_cnt[0]_i_3_n_0 ;
  wire \stopbit_fail_cnt[0]_i_4_n_0 ;
  wire \stopbit_fail_cnt[0]_i_5_n_0 ;
  wire \stopbit_fail_cnt[0]_i_6_n_0 ;
  wire \stopbit_fail_cnt[0]_i_7_n_0 ;
  wire \stopbit_fail_cnt[0]_i_8_n_0 ;
  wire \stopbit_fail_cnt[0]_i_9_n_0 ;
  wire \stopbit_fail_cnt[12]_i_2_n_0 ;
  wire \stopbit_fail_cnt[12]_i_3_n_0 ;
  wire \stopbit_fail_cnt[12]_i_4_n_0 ;
  wire \stopbit_fail_cnt[12]_i_5_n_0 ;
  wire \stopbit_fail_cnt[16]_i_2_n_0 ;
  wire \stopbit_fail_cnt[16]_i_3_n_0 ;
  wire \stopbit_fail_cnt[16]_i_4_n_0 ;
  wire \stopbit_fail_cnt[16]_i_5_n_0 ;
  wire \stopbit_fail_cnt[20]_i_2_n_0 ;
  wire \stopbit_fail_cnt[20]_i_3_n_0 ;
  wire \stopbit_fail_cnt[20]_i_4_n_0 ;
  wire \stopbit_fail_cnt[20]_i_5_n_0 ;
  wire \stopbit_fail_cnt[24]_i_2_n_0 ;
  wire \stopbit_fail_cnt[24]_i_3_n_0 ;
  wire \stopbit_fail_cnt[24]_i_4_n_0 ;
  wire \stopbit_fail_cnt[24]_i_5_n_0 ;
  wire \stopbit_fail_cnt[28]_i_2_n_0 ;
  wire \stopbit_fail_cnt[28]_i_3_n_0 ;
  wire \stopbit_fail_cnt[28]_i_4_n_0 ;
  wire \stopbit_fail_cnt[28]_i_5_n_0 ;
  wire \stopbit_fail_cnt[4]_i_2_n_0 ;
  wire \stopbit_fail_cnt[4]_i_3_n_0 ;
  wire \stopbit_fail_cnt[4]_i_4_n_0 ;
  wire \stopbit_fail_cnt[4]_i_5_n_0 ;
  wire \stopbit_fail_cnt[8]_i_2_n_0 ;
  wire \stopbit_fail_cnt[8]_i_3_n_0 ;
  wire \stopbit_fail_cnt[8]_i_4_n_0 ;
  wire \stopbit_fail_cnt[8]_i_5_n_0 ;
  wire [31:1]stopbit_fail_cnt_reg;
  wire \stopbit_fail_cnt_reg[0]_i_2_n_0 ;
  wire \stopbit_fail_cnt_reg[0]_i_2_n_1 ;
  wire \stopbit_fail_cnt_reg[0]_i_2_n_2 ;
  wire \stopbit_fail_cnt_reg[0]_i_2_n_3 ;
  wire \stopbit_fail_cnt_reg[0]_i_2_n_4 ;
  wire \stopbit_fail_cnt_reg[0]_i_2_n_5 ;
  wire \stopbit_fail_cnt_reg[0]_i_2_n_6 ;
  wire \stopbit_fail_cnt_reg[0]_i_2_n_7 ;
  wire \stopbit_fail_cnt_reg[12]_i_1_n_0 ;
  wire \stopbit_fail_cnt_reg[12]_i_1_n_1 ;
  wire \stopbit_fail_cnt_reg[12]_i_1_n_2 ;
  wire \stopbit_fail_cnt_reg[12]_i_1_n_3 ;
  wire \stopbit_fail_cnt_reg[12]_i_1_n_4 ;
  wire \stopbit_fail_cnt_reg[12]_i_1_n_5 ;
  wire \stopbit_fail_cnt_reg[12]_i_1_n_6 ;
  wire \stopbit_fail_cnt_reg[12]_i_1_n_7 ;
  wire \stopbit_fail_cnt_reg[16]_i_1_n_0 ;
  wire \stopbit_fail_cnt_reg[16]_i_1_n_1 ;
  wire \stopbit_fail_cnt_reg[16]_i_1_n_2 ;
  wire \stopbit_fail_cnt_reg[16]_i_1_n_3 ;
  wire \stopbit_fail_cnt_reg[16]_i_1_n_4 ;
  wire \stopbit_fail_cnt_reg[16]_i_1_n_5 ;
  wire \stopbit_fail_cnt_reg[16]_i_1_n_6 ;
  wire \stopbit_fail_cnt_reg[16]_i_1_n_7 ;
  wire \stopbit_fail_cnt_reg[20]_i_1_n_0 ;
  wire \stopbit_fail_cnt_reg[20]_i_1_n_1 ;
  wire \stopbit_fail_cnt_reg[20]_i_1_n_2 ;
  wire \stopbit_fail_cnt_reg[20]_i_1_n_3 ;
  wire \stopbit_fail_cnt_reg[20]_i_1_n_4 ;
  wire \stopbit_fail_cnt_reg[20]_i_1_n_5 ;
  wire \stopbit_fail_cnt_reg[20]_i_1_n_6 ;
  wire \stopbit_fail_cnt_reg[20]_i_1_n_7 ;
  wire \stopbit_fail_cnt_reg[24]_i_1_n_0 ;
  wire \stopbit_fail_cnt_reg[24]_i_1_n_1 ;
  wire \stopbit_fail_cnt_reg[24]_i_1_n_2 ;
  wire \stopbit_fail_cnt_reg[24]_i_1_n_3 ;
  wire \stopbit_fail_cnt_reg[24]_i_1_n_4 ;
  wire \stopbit_fail_cnt_reg[24]_i_1_n_5 ;
  wire \stopbit_fail_cnt_reg[24]_i_1_n_6 ;
  wire \stopbit_fail_cnt_reg[24]_i_1_n_7 ;
  wire \stopbit_fail_cnt_reg[28]_i_1_n_1 ;
  wire \stopbit_fail_cnt_reg[28]_i_1_n_2 ;
  wire \stopbit_fail_cnt_reg[28]_i_1_n_3 ;
  wire \stopbit_fail_cnt_reg[28]_i_1_n_4 ;
  wire \stopbit_fail_cnt_reg[28]_i_1_n_5 ;
  wire \stopbit_fail_cnt_reg[28]_i_1_n_6 ;
  wire \stopbit_fail_cnt_reg[28]_i_1_n_7 ;
  wire \stopbit_fail_cnt_reg[4]_i_1_n_0 ;
  wire \stopbit_fail_cnt_reg[4]_i_1_n_1 ;
  wire \stopbit_fail_cnt_reg[4]_i_1_n_2 ;
  wire \stopbit_fail_cnt_reg[4]_i_1_n_3 ;
  wire \stopbit_fail_cnt_reg[4]_i_1_n_4 ;
  wire \stopbit_fail_cnt_reg[4]_i_1_n_5 ;
  wire \stopbit_fail_cnt_reg[4]_i_1_n_6 ;
  wire \stopbit_fail_cnt_reg[4]_i_1_n_7 ;
  wire \stopbit_fail_cnt_reg[8]_i_1_n_0 ;
  wire \stopbit_fail_cnt_reg[8]_i_1_n_1 ;
  wire \stopbit_fail_cnt_reg[8]_i_1_n_2 ;
  wire \stopbit_fail_cnt_reg[8]_i_1_n_3 ;
  wire \stopbit_fail_cnt_reg[8]_i_1_n_4 ;
  wire \stopbit_fail_cnt_reg[8]_i_1_n_5 ;
  wire \stopbit_fail_cnt_reg[8]_i_1_n_6 ;
  wire \stopbit_fail_cnt_reg[8]_i_1_n_7 ;
  wire [31:0]tx_cnt_reg;
  wire z1_sclock_reg;
  wire z1_sin_reg;
  wire z1_sin_reg_i_1_n_0;
  wire z1_sin_reg_i_2__1_n_0;
  wire [3:2]NLW_bitcount0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_bitcount0_carry__6_O_UNCONNECTED;
  wire [3:3]\NLW_parity_fail_cnt_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_rx_cnt_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_stopbit_fail_cnt_reg[28]_i_1_CO_UNCONNECTED ;

  CARRY4 bitcount0_carry
       (.CI(1'b0),
        .CO({bitcount0_carry_n_0,bitcount0_carry_n_1,bitcount0_carry_n_2,bitcount0_carry_n_3}),
        .CYINIT(\bitcount_reg_n_0_[0] ),
        .DI({\bitcount_reg_n_0_[4] ,\bitcount_reg_n_0_[3] ,\bitcount_reg_n_0_[2] ,\bitcount_reg_n_0_[1] }),
        .O({bitcount0_carry_n_4,bitcount0_carry_n_5,bitcount0_carry_n_6,bitcount0_carry_n_7}),
        .S({bitcount0_carry_i_1_n_0,bitcount0_carry_i_2_n_0,bitcount0_carry_i_3_n_0,bitcount0_carry_i_4_n_0}));
  CARRY4 bitcount0_carry__0
       (.CI(bitcount0_carry_n_0),
        .CO({bitcount0_carry__0_n_0,bitcount0_carry__0_n_1,bitcount0_carry__0_n_2,bitcount0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\bitcount_reg_n_0_[8] ,\bitcount_reg_n_0_[7] ,\bitcount_reg_n_0_[6] ,\bitcount_reg_n_0_[5] }),
        .O({bitcount0_carry__0_n_4,bitcount0_carry__0_n_5,bitcount0_carry__0_n_6,bitcount0_carry__0_n_7}),
        .S({bitcount0_carry__0_i_1_n_0,bitcount0_carry__0_i_2_n_0,bitcount0_carry__0_i_3_n_0,bitcount0_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_1
       (.I0(\bitcount_reg_n_0_[8] ),
        .O(bitcount0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_2
       (.I0(\bitcount_reg_n_0_[7] ),
        .O(bitcount0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_3
       (.I0(\bitcount_reg_n_0_[6] ),
        .O(bitcount0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_4
       (.I0(\bitcount_reg_n_0_[5] ),
        .O(bitcount0_carry__0_i_4_n_0));
  CARRY4 bitcount0_carry__1
       (.CI(bitcount0_carry__0_n_0),
        .CO({bitcount0_carry__1_n_0,bitcount0_carry__1_n_1,bitcount0_carry__1_n_2,bitcount0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\bitcount_reg_n_0_[12] ,\bitcount_reg_n_0_[11] ,\bitcount_reg_n_0_[10] ,\bitcount_reg_n_0_[9] }),
        .O({bitcount0_carry__1_n_4,bitcount0_carry__1_n_5,bitcount0_carry__1_n_6,bitcount0_carry__1_n_7}),
        .S({bitcount0_carry__1_i_1_n_0,bitcount0_carry__1_i_2_n_0,bitcount0_carry__1_i_3_n_0,bitcount0_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_1
       (.I0(\bitcount_reg_n_0_[12] ),
        .O(bitcount0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_2
       (.I0(\bitcount_reg_n_0_[11] ),
        .O(bitcount0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_3
       (.I0(\bitcount_reg_n_0_[10] ),
        .O(bitcount0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_4
       (.I0(\bitcount_reg_n_0_[9] ),
        .O(bitcount0_carry__1_i_4_n_0));
  CARRY4 bitcount0_carry__2
       (.CI(bitcount0_carry__1_n_0),
        .CO({bitcount0_carry__2_n_0,bitcount0_carry__2_n_1,bitcount0_carry__2_n_2,bitcount0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\bitcount_reg_n_0_[16] ,\bitcount_reg_n_0_[15] ,\bitcount_reg_n_0_[14] ,\bitcount_reg_n_0_[13] }),
        .O({bitcount0_carry__2_n_4,bitcount0_carry__2_n_5,bitcount0_carry__2_n_6,bitcount0_carry__2_n_7}),
        .S({bitcount0_carry__2_i_1_n_0,bitcount0_carry__2_i_2_n_0,bitcount0_carry__2_i_3_n_0,bitcount0_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_1
       (.I0(\bitcount_reg_n_0_[16] ),
        .O(bitcount0_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_2
       (.I0(\bitcount_reg_n_0_[15] ),
        .O(bitcount0_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_3
       (.I0(\bitcount_reg_n_0_[14] ),
        .O(bitcount0_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_4
       (.I0(\bitcount_reg_n_0_[13] ),
        .O(bitcount0_carry__2_i_4_n_0));
  CARRY4 bitcount0_carry__3
       (.CI(bitcount0_carry__2_n_0),
        .CO({bitcount0_carry__3_n_0,bitcount0_carry__3_n_1,bitcount0_carry__3_n_2,bitcount0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\bitcount_reg_n_0_[20] ,\bitcount_reg_n_0_[19] ,\bitcount_reg_n_0_[18] ,\bitcount_reg_n_0_[17] }),
        .O({bitcount0_carry__3_n_4,bitcount0_carry__3_n_5,bitcount0_carry__3_n_6,bitcount0_carry__3_n_7}),
        .S({bitcount0_carry__3_i_1_n_0,bitcount0_carry__3_i_2_n_0,bitcount0_carry__3_i_3_n_0,bitcount0_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_1
       (.I0(\bitcount_reg_n_0_[20] ),
        .O(bitcount0_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_2
       (.I0(\bitcount_reg_n_0_[19] ),
        .O(bitcount0_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_3
       (.I0(\bitcount_reg_n_0_[18] ),
        .O(bitcount0_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_4
       (.I0(\bitcount_reg_n_0_[17] ),
        .O(bitcount0_carry__3_i_4_n_0));
  CARRY4 bitcount0_carry__4
       (.CI(bitcount0_carry__3_n_0),
        .CO({bitcount0_carry__4_n_0,bitcount0_carry__4_n_1,bitcount0_carry__4_n_2,bitcount0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\bitcount_reg_n_0_[24] ,\bitcount_reg_n_0_[23] ,\bitcount_reg_n_0_[22] ,\bitcount_reg_n_0_[21] }),
        .O({bitcount0_carry__4_n_4,bitcount0_carry__4_n_5,bitcount0_carry__4_n_6,bitcount0_carry__4_n_7}),
        .S({bitcount0_carry__4_i_1_n_0,bitcount0_carry__4_i_2_n_0,bitcount0_carry__4_i_3_n_0,bitcount0_carry__4_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_1
       (.I0(\bitcount_reg_n_0_[24] ),
        .O(bitcount0_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_2
       (.I0(\bitcount_reg_n_0_[23] ),
        .O(bitcount0_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_3
       (.I0(\bitcount_reg_n_0_[22] ),
        .O(bitcount0_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_4
       (.I0(\bitcount_reg_n_0_[21] ),
        .O(bitcount0_carry__4_i_4_n_0));
  CARRY4 bitcount0_carry__5
       (.CI(bitcount0_carry__4_n_0),
        .CO({bitcount0_carry__5_n_0,bitcount0_carry__5_n_1,bitcount0_carry__5_n_2,bitcount0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\bitcount_reg_n_0_[28] ,\bitcount_reg_n_0_[27] ,\bitcount_reg_n_0_[26] ,\bitcount_reg_n_0_[25] }),
        .O({bitcount0_carry__5_n_4,bitcount0_carry__5_n_5,bitcount0_carry__5_n_6,bitcount0_carry__5_n_7}),
        .S({bitcount0_carry__5_i_1_n_0,bitcount0_carry__5_i_2_n_0,bitcount0_carry__5_i_3_n_0,bitcount0_carry__5_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_1
       (.I0(\bitcount_reg_n_0_[28] ),
        .O(bitcount0_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_2
       (.I0(\bitcount_reg_n_0_[27] ),
        .O(bitcount0_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_3
       (.I0(\bitcount_reg_n_0_[26] ),
        .O(bitcount0_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_4
       (.I0(\bitcount_reg_n_0_[25] ),
        .O(bitcount0_carry__5_i_4_n_0));
  CARRY4 bitcount0_carry__6
       (.CI(bitcount0_carry__5_n_0),
        .CO({NLW_bitcount0_carry__6_CO_UNCONNECTED[3:2],bitcount0_carry__6_n_2,bitcount0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\bitcount_reg_n_0_[30] ,\bitcount_reg_n_0_[29] }),
        .O({NLW_bitcount0_carry__6_O_UNCONNECTED[3],bitcount0_carry__6_n_5,bitcount0_carry__6_n_6,bitcount0_carry__6_n_7}),
        .S({1'b0,bitcount0_carry__6_i_1_n_0,bitcount0_carry__6_i_2_n_0,bitcount0_carry__6_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__6_i_1
       (.I0(\bitcount_reg_n_0_[31] ),
        .O(bitcount0_carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__6_i_2
       (.I0(\bitcount_reg_n_0_[30] ),
        .O(bitcount0_carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__6_i_3
       (.I0(\bitcount_reg_n_0_[29] ),
        .O(bitcount0_carry__6_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_1
       (.I0(\bitcount_reg_n_0_[4] ),
        .O(bitcount0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_2
       (.I0(\bitcount_reg_n_0_[3] ),
        .O(bitcount0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_3
       (.I0(\bitcount_reg_n_0_[2] ),
        .O(bitcount0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_4
       (.I0(\bitcount_reg_n_0_[1] ),
        .O(bitcount0_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bitcount[0]_i_1 
       (.I0(state[0]),
        .I1(\bitcount_reg_n_0_[0] ),
        .O(\bitcount[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[10]_i_1 
       (.I0(state[0]),
        .I1(bitcount0_carry__1_n_6),
        .O(\bitcount[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[11]_i_1 
       (.I0(state[0]),
        .I1(bitcount0_carry__1_n_5),
        .O(\bitcount[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[12]_i_1 
       (.I0(state[0]),
        .I1(bitcount0_carry__1_n_4),
        .O(\bitcount[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[13]_i_1 
       (.I0(state[0]),
        .I1(bitcount0_carry__2_n_7),
        .O(\bitcount[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[14]_i_1 
       (.I0(state[0]),
        .I1(bitcount0_carry__2_n_6),
        .O(\bitcount[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[15]_i_1 
       (.I0(state[0]),
        .I1(bitcount0_carry__2_n_5),
        .O(\bitcount[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[16]_i_1 
       (.I0(state[0]),
        .I1(bitcount0_carry__2_n_4),
        .O(\bitcount[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[17]_i_1 
       (.I0(state[0]),
        .I1(bitcount0_carry__3_n_7),
        .O(\bitcount[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[18]_i_1 
       (.I0(state[0]),
        .I1(bitcount0_carry__3_n_6),
        .O(\bitcount[18]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[19]_i_1 
       (.I0(state[0]),
        .I1(bitcount0_carry__3_n_5),
        .O(\bitcount[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bitcount[1]_i_1 
       (.I0(bitcount0_carry_n_7),
        .I1(state[0]),
        .O(\bitcount[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[20]_i_1 
       (.I0(state[0]),
        .I1(bitcount0_carry__3_n_4),
        .O(\bitcount[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[21]_i_1 
       (.I0(state[0]),
        .I1(bitcount0_carry__4_n_7),
        .O(\bitcount[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[22]_i_1 
       (.I0(state[0]),
        .I1(bitcount0_carry__4_n_6),
        .O(\bitcount[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[23]_i_1 
       (.I0(state[0]),
        .I1(bitcount0_carry__4_n_5),
        .O(\bitcount[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[24]_i_1 
       (.I0(state[0]),
        .I1(bitcount0_carry__4_n_4),
        .O(\bitcount[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[25]_i_1 
       (.I0(state[0]),
        .I1(bitcount0_carry__5_n_7),
        .O(\bitcount[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[26]_i_1 
       (.I0(state[0]),
        .I1(bitcount0_carry__5_n_6),
        .O(\bitcount[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[27]_i_1 
       (.I0(state[0]),
        .I1(bitcount0_carry__5_n_5),
        .O(\bitcount[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[28]_i_1 
       (.I0(state[0]),
        .I1(bitcount0_carry__5_n_4),
        .O(\bitcount[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[29]_i_1 
       (.I0(state[0]),
        .I1(bitcount0_carry__6_n_7),
        .O(\bitcount[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[2]_i_1__5 
       (.I0(state[0]),
        .I1(bitcount0_carry_n_6),
        .O(\bitcount[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[30]_i_1 
       (.I0(state[0]),
        .I1(bitcount0_carry__6_n_6),
        .O(\bitcount[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \bitcount[31]_i_1 
       (.I0(sclock_reg),
        .I1(z1_sclock_reg),
        .I2(state[2]),
        .I3(state[1]),
        .O(bitcount));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[31]_i_2 
       (.I0(state[0]),
        .I1(bitcount0_carry__6_n_5),
        .O(\bitcount[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[3]_i_1 
       (.I0(state[0]),
        .I1(bitcount0_carry_n_5),
        .O(\bitcount[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[4]_i_1 
       (.I0(state[0]),
        .I1(bitcount0_carry_n_4),
        .O(\bitcount[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bitcount[5]_i_1 
       (.I0(bitcount0_carry__0_n_7),
        .I1(state[0]),
        .O(\bitcount[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[6]_i_1 
       (.I0(state[0]),
        .I1(bitcount0_carry__0_n_6),
        .O(\bitcount[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[7]_i_1 
       (.I0(state[0]),
        .I1(bitcount0_carry__0_n_5),
        .O(\bitcount[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[8]_i_1 
       (.I0(state[0]),
        .I1(bitcount0_carry__0_n_4),
        .O(\bitcount[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[9]_i_1 
       (.I0(state[0]),
        .I1(bitcount0_carry__1_n_7),
        .O(\bitcount[9]_i_1_n_0 ));
  FDCE \bitcount_reg[0] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[0]_i_1_n_0 ),
        .Q(\bitcount_reg_n_0_[0] ));
  FDCE \bitcount_reg[10] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[10]_i_1_n_0 ),
        .Q(\bitcount_reg_n_0_[10] ));
  FDCE \bitcount_reg[11] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[11]_i_1_n_0 ),
        .Q(\bitcount_reg_n_0_[11] ));
  FDCE \bitcount_reg[12] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[12]_i_1_n_0 ),
        .Q(\bitcount_reg_n_0_[12] ));
  FDCE \bitcount_reg[13] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[13]_i_1_n_0 ),
        .Q(\bitcount_reg_n_0_[13] ));
  FDCE \bitcount_reg[14] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[14]_i_1_n_0 ),
        .Q(\bitcount_reg_n_0_[14] ));
  FDCE \bitcount_reg[15] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[15]_i_1_n_0 ),
        .Q(\bitcount_reg_n_0_[15] ));
  FDCE \bitcount_reg[16] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[16]_i_1_n_0 ),
        .Q(\bitcount_reg_n_0_[16] ));
  FDCE \bitcount_reg[17] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[17]_i_1_n_0 ),
        .Q(\bitcount_reg_n_0_[17] ));
  FDCE \bitcount_reg[18] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[18]_i_1_n_0 ),
        .Q(\bitcount_reg_n_0_[18] ));
  FDCE \bitcount_reg[19] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[19]_i_1_n_0 ),
        .Q(\bitcount_reg_n_0_[19] ));
  FDCE \bitcount_reg[1] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[1]_i_1_n_0 ),
        .Q(\bitcount_reg_n_0_[1] ));
  FDCE \bitcount_reg[20] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[20]_i_1_n_0 ),
        .Q(\bitcount_reg_n_0_[20] ));
  FDCE \bitcount_reg[21] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[21]_i_1_n_0 ),
        .Q(\bitcount_reg_n_0_[21] ));
  FDCE \bitcount_reg[22] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[22]_i_1_n_0 ),
        .Q(\bitcount_reg_n_0_[22] ));
  FDCE \bitcount_reg[23] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[23]_i_1_n_0 ),
        .Q(\bitcount_reg_n_0_[23] ));
  FDCE \bitcount_reg[24] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[24]_i_1_n_0 ),
        .Q(\bitcount_reg_n_0_[24] ));
  FDCE \bitcount_reg[25] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[25]_i_1_n_0 ),
        .Q(\bitcount_reg_n_0_[25] ));
  FDCE \bitcount_reg[26] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[26]_i_1_n_0 ),
        .Q(\bitcount_reg_n_0_[26] ));
  FDCE \bitcount_reg[27] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[27]_i_1_n_0 ),
        .Q(\bitcount_reg_n_0_[27] ));
  FDCE \bitcount_reg[28] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[28]_i_1_n_0 ),
        .Q(\bitcount_reg_n_0_[28] ));
  FDCE \bitcount_reg[29] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[29]_i_1_n_0 ),
        .Q(\bitcount_reg_n_0_[29] ));
  FDCE \bitcount_reg[2] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[2]_i_1__5_n_0 ),
        .Q(\bitcount_reg_n_0_[2] ));
  FDCE \bitcount_reg[30] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[30]_i_1_n_0 ),
        .Q(\bitcount_reg_n_0_[30] ));
  FDCE \bitcount_reg[31] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[31]_i_2_n_0 ),
        .Q(\bitcount_reg_n_0_[31] ));
  FDCE \bitcount_reg[3] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[3]_i_1_n_0 ),
        .Q(\bitcount_reg_n_0_[3] ));
  FDCE \bitcount_reg[4] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[4]_i_1_n_0 ),
        .Q(\bitcount_reg_n_0_[4] ));
  FDCE \bitcount_reg[5] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[5]_i_1_n_0 ),
        .Q(\bitcount_reg_n_0_[5] ));
  FDCE \bitcount_reg[6] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[6]_i_1_n_0 ),
        .Q(\bitcount_reg_n_0_[6] ));
  FDCE \bitcount_reg[7] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[7]_i_1_n_0 ),
        .Q(\bitcount_reg_n_0_[7] ));
  FDCE \bitcount_reg[8] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[8]_i_1_n_0 ),
        .Q(\bitcount_reg_n_0_[8] ));
  FDCE \bitcount_reg[9] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[9]_i_1_n_0 ),
        .Q(\bitcount_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    dout_rdy_i_1
       (.I0(sclock_reg),
        .I1(z1_sclock_reg),
        .I2(dout_rdy_i_2_n_0),
        .I3(state[2]),
        .I4(state[1]),
        .I5(state[0]),
        .O(dout_rdy1_out));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_10
       (.I0(p_0_in_0[18]),
        .I1(p_0_in_0[16]),
        .I2(p_0_in_0[17]),
        .I3(p_0_in_0[20]),
        .I4(p_0_in_0[19]),
        .O(dout_rdy_i_10_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    dout_rdy_i_2
       (.I0(dout_rdy_i_3_n_0),
        .I1(dout_rdy_i_4_n_0),
        .I2(dout_rdy_i_5_n_0),
        .I3(dout_rdy_i_6_n_0),
        .O(dout_rdy_i_2_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_3
       (.I0(p_0_in_0[10]),
        .I1(p_0_in_0[11]),
        .I2(p_0_in_0[8]),
        .I3(p_0_in_0[9]),
        .I4(dout_rdy_i_7_n_0),
        .O(dout_rdy_i_3_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_4
       (.I0(dout_rdy_i_8_n_0),
        .I1(p_0_in_0[6]),
        .I2(p_0_in_0[7]),
        .I3(p_0_in_0[4]),
        .I4(p_0_in_0[5]),
        .O(dout_rdy_i_4_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_5
       (.I0(dout_rdy_i_9_n_0),
        .I1(p_0_in_0[32]),
        .I2(p_0_in_0[33]),
        .I3(p_0_in_0[30]),
        .I4(p_0_in_0[31]),
        .O(dout_rdy_i_5_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_6
       (.I0(dout_rdy_i_10_n_0),
        .I1(p_0_in_0[23]),
        .I2(p_0_in_0[24]),
        .I3(p_0_in_0[21]),
        .I4(p_0_in_0[22]),
        .O(dout_rdy_i_6_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    dout_rdy_i_7
       (.I0(p_0_in_0[13]),
        .I1(p_0_in_0[12]),
        .I2(p_0_in_0[15]),
        .I3(p_0_in_0[14]),
        .O(dout_rdy_i_7_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_8
       (.I0(p_0_in_0[1]),
        .I1(\shift_reg_reg_n_0_[0] ),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[3]),
        .I4(p_0_in_0[2]),
        .O(dout_rdy_i_8_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_9
       (.I0(p_0_in_0[27]),
        .I1(p_0_in_0[25]),
        .I2(p_0_in_0[26]),
        .I3(p_0_in_0[29]),
        .I4(p_0_in_0[28]),
        .O(dout_rdy_i_9_n_0));
  FDCE dout_rdy_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(dout_rdy1_out),
        .Q(rx_fifo_wr));
  FDCE \dout_reg[0] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[0]),
        .Q(\status_reg_reg[2] [0]));
  FDCE \dout_reg[10] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[10]),
        .Q(\status_reg_reg[2] [10]));
  FDCE \dout_reg[11] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[11]),
        .Q(\status_reg_reg[2] [11]));
  FDCE \dout_reg[12] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[12]),
        .Q(\status_reg_reg[2] [12]));
  FDCE \dout_reg[13] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[13]),
        .Q(\status_reg_reg[2] [13]));
  FDCE \dout_reg[14] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[14]),
        .Q(\status_reg_reg[2] [14]));
  FDCE \dout_reg[15] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[15]),
        .Q(\status_reg_reg[2] [15]));
  FDCE \dout_reg[16] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[16]),
        .Q(\status_reg_reg[2] [16]));
  FDCE \dout_reg[17] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[17]),
        .Q(\status_reg_reg[2] [17]));
  FDCE \dout_reg[18] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[18]),
        .Q(\status_reg_reg[2] [18]));
  FDCE \dout_reg[19] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[19]),
        .Q(\status_reg_reg[2] [19]));
  FDCE \dout_reg[1] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[1]),
        .Q(\status_reg_reg[2] [1]));
  FDCE \dout_reg[20] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[20]),
        .Q(\status_reg_reg[2] [20]));
  FDCE \dout_reg[21] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[21]),
        .Q(\status_reg_reg[2] [21]));
  FDCE \dout_reg[22] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[22]),
        .Q(\status_reg_reg[2] [22]));
  FDCE \dout_reg[23] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[23]),
        .Q(\status_reg_reg[2] [23]));
  FDCE \dout_reg[24] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[24]),
        .Q(\status_reg_reg[2] [24]));
  FDCE \dout_reg[25] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[25]),
        .Q(\status_reg_reg[2] [25]));
  FDCE \dout_reg[26] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[26]),
        .Q(\status_reg_reg[2] [26]));
  FDCE \dout_reg[27] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[27]),
        .Q(\status_reg_reg[2] [27]));
  FDCE \dout_reg[28] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[28]),
        .Q(\status_reg_reg[2] [28]));
  FDCE \dout_reg[29] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[29]),
        .Q(\status_reg_reg[2] [29]));
  FDCE \dout_reg[2] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[2]),
        .Q(\status_reg_reg[2] [2]));
  FDCE \dout_reg[30] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[30]),
        .Q(\status_reg_reg[2] [30]));
  FDCE \dout_reg[31] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[31]),
        .Q(\status_reg_reg[2] [31]));
  FDCE \dout_reg[32] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[32]),
        .Q(\status_reg_reg[2] [32]));
  FDCE \dout_reg[33] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[33]),
        .Q(\status_reg_reg[2] [33]));
  FDCE \dout_reg[3] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[3]),
        .Q(\status_reg_reg[2] [3]));
  FDCE \dout_reg[4] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[4]),
        .Q(\status_reg_reg[2] [4]));
  FDCE \dout_reg[5] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[5]),
        .Q(\status_reg_reg[2] [5]));
  FDCE \dout_reg[6] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[6]),
        .Q(\status_reg_reg[2] [6]));
  FDCE \dout_reg[7] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[7]),
        .Q(\status_reg_reg[2] [7]));
  FDCE \dout_reg[8] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[8]),
        .Q(\status_reg_reg[2] [8]));
  FDCE \dout_reg[9] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[9]),
        .Q(\status_reg_reg[2] [9]));
  LUT2 #(
    .INIT(4'hB)) 
    \genblk5_0.fifo_36_bl.fifo_36_bl_i_2__4 
       (.I0(\ctrl_reg_reg[0] ),
        .I1(s00_axi_aresetn),
        .O(AR));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \parity_fail_cnt[0]_i_1 
       (.I0(sclock_reg),
        .I1(z1_sclock_reg),
        .I2(state[2]),
        .I3(dout_rdy_i_2_n_0),
        .I4(state[1]),
        .I5(state[0]),
        .O(\parity_fail_cnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[0]_i_3 
       (.I0(parity_fail_cnt_reg[3]),
        .O(\parity_fail_cnt[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[0]_i_4 
       (.I0(parity_fail_cnt_reg[2]),
        .O(\parity_fail_cnt[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[0]_i_5 
       (.I0(parity_fail_cnt_reg[1]),
        .O(\parity_fail_cnt[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \parity_fail_cnt[0]_i_6 
       (.I0(rx_parity_fails),
        .O(\parity_fail_cnt[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[12]_i_2 
       (.I0(parity_fail_cnt_reg[15]),
        .O(\parity_fail_cnt[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[12]_i_3 
       (.I0(parity_fail_cnt_reg[14]),
        .O(\parity_fail_cnt[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[12]_i_4 
       (.I0(parity_fail_cnt_reg[13]),
        .O(\parity_fail_cnt[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[12]_i_5 
       (.I0(parity_fail_cnt_reg[12]),
        .O(\parity_fail_cnt[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[16]_i_2 
       (.I0(parity_fail_cnt_reg[19]),
        .O(\parity_fail_cnt[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[16]_i_3 
       (.I0(parity_fail_cnt_reg[18]),
        .O(\parity_fail_cnt[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[16]_i_4 
       (.I0(parity_fail_cnt_reg[17]),
        .O(\parity_fail_cnt[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[16]_i_5 
       (.I0(parity_fail_cnt_reg[16]),
        .O(\parity_fail_cnt[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[20]_i_2 
       (.I0(parity_fail_cnt_reg[23]),
        .O(\parity_fail_cnt[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[20]_i_3 
       (.I0(parity_fail_cnt_reg[22]),
        .O(\parity_fail_cnt[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[20]_i_4 
       (.I0(parity_fail_cnt_reg[21]),
        .O(\parity_fail_cnt[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[20]_i_5 
       (.I0(parity_fail_cnt_reg[20]),
        .O(\parity_fail_cnt[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[24]_i_2 
       (.I0(parity_fail_cnt_reg[27]),
        .O(\parity_fail_cnt[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[24]_i_3 
       (.I0(parity_fail_cnt_reg[26]),
        .O(\parity_fail_cnt[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[24]_i_4 
       (.I0(parity_fail_cnt_reg[25]),
        .O(\parity_fail_cnt[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[24]_i_5 
       (.I0(parity_fail_cnt_reg[24]),
        .O(\parity_fail_cnt[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[28]_i_2 
       (.I0(parity_fail_cnt_reg[31]),
        .O(\parity_fail_cnt[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[28]_i_3 
       (.I0(parity_fail_cnt_reg[30]),
        .O(\parity_fail_cnt[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[28]_i_4 
       (.I0(parity_fail_cnt_reg[29]),
        .O(\parity_fail_cnt[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[28]_i_5 
       (.I0(parity_fail_cnt_reg[28]),
        .O(\parity_fail_cnt[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[4]_i_2 
       (.I0(parity_fail_cnt_reg[7]),
        .O(\parity_fail_cnt[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[4]_i_3 
       (.I0(parity_fail_cnt_reg[6]),
        .O(\parity_fail_cnt[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[4]_i_4 
       (.I0(parity_fail_cnt_reg[5]),
        .O(\parity_fail_cnt[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[4]_i_5 
       (.I0(parity_fail_cnt_reg[4]),
        .O(\parity_fail_cnt[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[8]_i_2 
       (.I0(parity_fail_cnt_reg[11]),
        .O(\parity_fail_cnt[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[8]_i_3 
       (.I0(parity_fail_cnt_reg[10]),
        .O(\parity_fail_cnt[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[8]_i_4 
       (.I0(parity_fail_cnt_reg[9]),
        .O(\parity_fail_cnt[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[8]_i_5 
       (.I0(parity_fail_cnt_reg[8]),
        .O(\parity_fail_cnt[8]_i_5_n_0 ));
  FDCE \parity_fail_cnt_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[0]_i_2_n_7 ),
        .Q(rx_parity_fails));
  CARRY4 \parity_fail_cnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\parity_fail_cnt_reg[0]_i_2_n_0 ,\parity_fail_cnt_reg[0]_i_2_n_1 ,\parity_fail_cnt_reg[0]_i_2_n_2 ,\parity_fail_cnt_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\parity_fail_cnt_reg[0]_i_2_n_4 ,\parity_fail_cnt_reg[0]_i_2_n_5 ,\parity_fail_cnt_reg[0]_i_2_n_6 ,\parity_fail_cnt_reg[0]_i_2_n_7 }),
        .S({\parity_fail_cnt[0]_i_3_n_0 ,\parity_fail_cnt[0]_i_4_n_0 ,\parity_fail_cnt[0]_i_5_n_0 ,\parity_fail_cnt[0]_i_6_n_0 }));
  FDCE \parity_fail_cnt_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[8]_i_1_n_5 ),
        .Q(parity_fail_cnt_reg[10]));
  FDCE \parity_fail_cnt_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[8]_i_1_n_4 ),
        .Q(parity_fail_cnt_reg[11]));
  FDCE \parity_fail_cnt_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[12]_i_1_n_7 ),
        .Q(parity_fail_cnt_reg[12]));
  CARRY4 \parity_fail_cnt_reg[12]_i_1 
       (.CI(\parity_fail_cnt_reg[8]_i_1_n_0 ),
        .CO({\parity_fail_cnt_reg[12]_i_1_n_0 ,\parity_fail_cnt_reg[12]_i_1_n_1 ,\parity_fail_cnt_reg[12]_i_1_n_2 ,\parity_fail_cnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[12]_i_1_n_4 ,\parity_fail_cnt_reg[12]_i_1_n_5 ,\parity_fail_cnt_reg[12]_i_1_n_6 ,\parity_fail_cnt_reg[12]_i_1_n_7 }),
        .S({\parity_fail_cnt[12]_i_2_n_0 ,\parity_fail_cnt[12]_i_3_n_0 ,\parity_fail_cnt[12]_i_4_n_0 ,\parity_fail_cnt[12]_i_5_n_0 }));
  FDCE \parity_fail_cnt_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[12]_i_1_n_6 ),
        .Q(parity_fail_cnt_reg[13]));
  FDCE \parity_fail_cnt_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[12]_i_1_n_5 ),
        .Q(parity_fail_cnt_reg[14]));
  FDCE \parity_fail_cnt_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[12]_i_1_n_4 ),
        .Q(parity_fail_cnt_reg[15]));
  FDCE \parity_fail_cnt_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[16]_i_1_n_7 ),
        .Q(parity_fail_cnt_reg[16]));
  CARRY4 \parity_fail_cnt_reg[16]_i_1 
       (.CI(\parity_fail_cnt_reg[12]_i_1_n_0 ),
        .CO({\parity_fail_cnt_reg[16]_i_1_n_0 ,\parity_fail_cnt_reg[16]_i_1_n_1 ,\parity_fail_cnt_reg[16]_i_1_n_2 ,\parity_fail_cnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[16]_i_1_n_4 ,\parity_fail_cnt_reg[16]_i_1_n_5 ,\parity_fail_cnt_reg[16]_i_1_n_6 ,\parity_fail_cnt_reg[16]_i_1_n_7 }),
        .S({\parity_fail_cnt[16]_i_2_n_0 ,\parity_fail_cnt[16]_i_3_n_0 ,\parity_fail_cnt[16]_i_4_n_0 ,\parity_fail_cnt[16]_i_5_n_0 }));
  FDCE \parity_fail_cnt_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[16]_i_1_n_6 ),
        .Q(parity_fail_cnt_reg[17]));
  FDCE \parity_fail_cnt_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[16]_i_1_n_5 ),
        .Q(parity_fail_cnt_reg[18]));
  FDCE \parity_fail_cnt_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[16]_i_1_n_4 ),
        .Q(parity_fail_cnt_reg[19]));
  FDCE \parity_fail_cnt_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[0]_i_2_n_6 ),
        .Q(parity_fail_cnt_reg[1]));
  FDCE \parity_fail_cnt_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[20]_i_1_n_7 ),
        .Q(parity_fail_cnt_reg[20]));
  CARRY4 \parity_fail_cnt_reg[20]_i_1 
       (.CI(\parity_fail_cnt_reg[16]_i_1_n_0 ),
        .CO({\parity_fail_cnt_reg[20]_i_1_n_0 ,\parity_fail_cnt_reg[20]_i_1_n_1 ,\parity_fail_cnt_reg[20]_i_1_n_2 ,\parity_fail_cnt_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[20]_i_1_n_4 ,\parity_fail_cnt_reg[20]_i_1_n_5 ,\parity_fail_cnt_reg[20]_i_1_n_6 ,\parity_fail_cnt_reg[20]_i_1_n_7 }),
        .S({\parity_fail_cnt[20]_i_2_n_0 ,\parity_fail_cnt[20]_i_3_n_0 ,\parity_fail_cnt[20]_i_4_n_0 ,\parity_fail_cnt[20]_i_5_n_0 }));
  FDCE \parity_fail_cnt_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[20]_i_1_n_6 ),
        .Q(parity_fail_cnt_reg[21]));
  FDCE \parity_fail_cnt_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[20]_i_1_n_5 ),
        .Q(parity_fail_cnt_reg[22]));
  FDCE \parity_fail_cnt_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[20]_i_1_n_4 ),
        .Q(parity_fail_cnt_reg[23]));
  FDCE \parity_fail_cnt_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[24]_i_1_n_7 ),
        .Q(parity_fail_cnt_reg[24]));
  CARRY4 \parity_fail_cnt_reg[24]_i_1 
       (.CI(\parity_fail_cnt_reg[20]_i_1_n_0 ),
        .CO({\parity_fail_cnt_reg[24]_i_1_n_0 ,\parity_fail_cnt_reg[24]_i_1_n_1 ,\parity_fail_cnt_reg[24]_i_1_n_2 ,\parity_fail_cnt_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[24]_i_1_n_4 ,\parity_fail_cnt_reg[24]_i_1_n_5 ,\parity_fail_cnt_reg[24]_i_1_n_6 ,\parity_fail_cnt_reg[24]_i_1_n_7 }),
        .S({\parity_fail_cnt[24]_i_2_n_0 ,\parity_fail_cnt[24]_i_3_n_0 ,\parity_fail_cnt[24]_i_4_n_0 ,\parity_fail_cnt[24]_i_5_n_0 }));
  FDCE \parity_fail_cnt_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[24]_i_1_n_6 ),
        .Q(parity_fail_cnt_reg[25]));
  FDCE \parity_fail_cnt_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[24]_i_1_n_5 ),
        .Q(parity_fail_cnt_reg[26]));
  FDCE \parity_fail_cnt_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[24]_i_1_n_4 ),
        .Q(parity_fail_cnt_reg[27]));
  FDCE \parity_fail_cnt_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[28]_i_1_n_7 ),
        .Q(parity_fail_cnt_reg[28]));
  CARRY4 \parity_fail_cnt_reg[28]_i_1 
       (.CI(\parity_fail_cnt_reg[24]_i_1_n_0 ),
        .CO({\NLW_parity_fail_cnt_reg[28]_i_1_CO_UNCONNECTED [3],\parity_fail_cnt_reg[28]_i_1_n_1 ,\parity_fail_cnt_reg[28]_i_1_n_2 ,\parity_fail_cnt_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[28]_i_1_n_4 ,\parity_fail_cnt_reg[28]_i_1_n_5 ,\parity_fail_cnt_reg[28]_i_1_n_6 ,\parity_fail_cnt_reg[28]_i_1_n_7 }),
        .S({\parity_fail_cnt[28]_i_2_n_0 ,\parity_fail_cnt[28]_i_3_n_0 ,\parity_fail_cnt[28]_i_4_n_0 ,\parity_fail_cnt[28]_i_5_n_0 }));
  FDCE \parity_fail_cnt_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[28]_i_1_n_6 ),
        .Q(parity_fail_cnt_reg[29]));
  FDCE \parity_fail_cnt_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[0]_i_2_n_5 ),
        .Q(parity_fail_cnt_reg[2]));
  FDCE \parity_fail_cnt_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[28]_i_1_n_5 ),
        .Q(parity_fail_cnt_reg[30]));
  FDCE \parity_fail_cnt_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[28]_i_1_n_4 ),
        .Q(parity_fail_cnt_reg[31]));
  FDCE \parity_fail_cnt_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[0]_i_2_n_4 ),
        .Q(parity_fail_cnt_reg[3]));
  FDCE \parity_fail_cnt_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[4]_i_1_n_7 ),
        .Q(parity_fail_cnt_reg[4]));
  CARRY4 \parity_fail_cnt_reg[4]_i_1 
       (.CI(\parity_fail_cnt_reg[0]_i_2_n_0 ),
        .CO({\parity_fail_cnt_reg[4]_i_1_n_0 ,\parity_fail_cnt_reg[4]_i_1_n_1 ,\parity_fail_cnt_reg[4]_i_1_n_2 ,\parity_fail_cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[4]_i_1_n_4 ,\parity_fail_cnt_reg[4]_i_1_n_5 ,\parity_fail_cnt_reg[4]_i_1_n_6 ,\parity_fail_cnt_reg[4]_i_1_n_7 }),
        .S({\parity_fail_cnt[4]_i_2_n_0 ,\parity_fail_cnt[4]_i_3_n_0 ,\parity_fail_cnt[4]_i_4_n_0 ,\parity_fail_cnt[4]_i_5_n_0 }));
  FDCE \parity_fail_cnt_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[4]_i_1_n_6 ),
        .Q(parity_fail_cnt_reg[5]));
  FDCE \parity_fail_cnt_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[4]_i_1_n_5 ),
        .Q(parity_fail_cnt_reg[6]));
  FDCE \parity_fail_cnt_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[4]_i_1_n_4 ),
        .Q(parity_fail_cnt_reg[7]));
  FDCE \parity_fail_cnt_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[8]_i_1_n_7 ),
        .Q(parity_fail_cnt_reg[8]));
  CARRY4 \parity_fail_cnt_reg[8]_i_1 
       (.CI(\parity_fail_cnt_reg[4]_i_1_n_0 ),
        .CO({\parity_fail_cnt_reg[8]_i_1_n_0 ,\parity_fail_cnt_reg[8]_i_1_n_1 ,\parity_fail_cnt_reg[8]_i_1_n_2 ,\parity_fail_cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[8]_i_1_n_4 ,\parity_fail_cnt_reg[8]_i_1_n_5 ,\parity_fail_cnt_reg[8]_i_1_n_6 ,\parity_fail_cnt_reg[8]_i_1_n_7 }),
        .S({\parity_fail_cnt[8]_i_2_n_0 ,\parity_fail_cnt[8]_i_3_n_0 ,\parity_fail_cnt[8]_i_4_n_0 ,\parity_fail_cnt[8]_i_5_n_0 }));
  FDCE \parity_fail_cnt_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[8]_i_1_n_6 ),
        .Q(parity_fail_cnt_reg[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[0]_i_20 
       (.I0(rx_stopbit_fails),
        .I1(rx_parity_fails),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[0]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[0]),
        .O(\rd_data_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[10]_i_15 
       (.I0(stopbit_fail_cnt_reg[10]),
        .I1(parity_fail_cnt_reg[10]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[10]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[10]),
        .O(\rd_data[10]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[10]_i_9 
       (.I0(\rd_data[10]_i_15_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[6]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[6]),
        .O(\sector_rd_data[0]__0 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[11]_i_15 
       (.I0(stopbit_fail_cnt_reg[11]),
        .I1(parity_fail_cnt_reg[11]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[11]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[11]),
        .O(\rd_data[11]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[11]_i_9 
       (.I0(\rd_data[11]_i_15_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[7]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[7]),
        .O(\sector_rd_data[0]__0 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[12]_i_15 
       (.I0(stopbit_fail_cnt_reg[12]),
        .I1(parity_fail_cnt_reg[12]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[12]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[12]),
        .O(\rd_data[12]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[12]_i_9 
       (.I0(\rd_data[12]_i_15_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[8]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[8]),
        .O(\sector_rd_data[0]__0 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[13]_i_15 
       (.I0(stopbit_fail_cnt_reg[13]),
        .I1(parity_fail_cnt_reg[13]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[13]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[13]),
        .O(\rd_data[13]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[13]_i_9 
       (.I0(\rd_data[13]_i_15_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[9]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[9]),
        .O(\sector_rd_data[0]__0 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[14]_i_15 
       (.I0(stopbit_fail_cnt_reg[14]),
        .I1(parity_fail_cnt_reg[14]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[14]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[14]),
        .O(\rd_data[14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[14]_i_9 
       (.I0(\rd_data[14]_i_15_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[10]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[10]),
        .O(\sector_rd_data[0]__0 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[15]_i_15 
       (.I0(stopbit_fail_cnt_reg[15]),
        .I1(parity_fail_cnt_reg[15]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[15]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[15]),
        .O(\rd_data[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[15]_i_9 
       (.I0(\rd_data[15]_i_15_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[11]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[11]),
        .O(\sector_rd_data[0]__0 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[16]_i_15 
       (.I0(stopbit_fail_cnt_reg[16]),
        .I1(parity_fail_cnt_reg[16]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[16]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[16]),
        .O(\rd_data[16]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[16]_i_9 
       (.I0(\rd_data[16]_i_15_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[12]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[12]),
        .O(\sector_rd_data[0]__0 [16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[17]_i_15 
       (.I0(stopbit_fail_cnt_reg[17]),
        .I1(parity_fail_cnt_reg[17]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[17]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[17]),
        .O(\rd_data[17]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[17]_i_9 
       (.I0(\rd_data[17]_i_15_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[13]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[13]),
        .O(\sector_rd_data[0]__0 [17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[18]_i_15 
       (.I0(stopbit_fail_cnt_reg[18]),
        .I1(parity_fail_cnt_reg[18]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[18]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[18]),
        .O(\rd_data[18]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[18]_i_9 
       (.I0(\rd_data[18]_i_15_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[14]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[14]),
        .O(\sector_rd_data[0]__0 [18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[19]_i_15 
       (.I0(stopbit_fail_cnt_reg[19]),
        .I1(parity_fail_cnt_reg[19]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[19]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[19]),
        .O(\rd_data[19]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[19]_i_9 
       (.I0(\rd_data[19]_i_15_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[15]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[15]),
        .O(\sector_rd_data[0]__0 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[1]_i_20 
       (.I0(stopbit_fail_cnt_reg[1]),
        .I1(parity_fail_cnt_reg[1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[1]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[1]),
        .O(\rd_data_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[20]_i_15 
       (.I0(stopbit_fail_cnt_reg[20]),
        .I1(parity_fail_cnt_reg[20]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[20]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[20]),
        .O(\rd_data[20]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[20]_i_9 
       (.I0(\rd_data[20]_i_15_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[16]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[16]),
        .O(\sector_rd_data[0]__0 [20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[21]_i_15 
       (.I0(stopbit_fail_cnt_reg[21]),
        .I1(parity_fail_cnt_reg[21]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[21]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[21]),
        .O(\rd_data[21]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[21]_i_9 
       (.I0(\rd_data[21]_i_15_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[17]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[17]),
        .O(\sector_rd_data[0]__0 [21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[22]_i_15 
       (.I0(stopbit_fail_cnt_reg[22]),
        .I1(parity_fail_cnt_reg[22]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[22]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[22]),
        .O(\rd_data[22]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[22]_i_9 
       (.I0(\rd_data[22]_i_15_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[18]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[18]),
        .O(\sector_rd_data[0]__0 [22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[23]_i_15 
       (.I0(stopbit_fail_cnt_reg[23]),
        .I1(parity_fail_cnt_reg[23]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[23]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[23]),
        .O(\rd_data[23]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[23]_i_9 
       (.I0(\rd_data[23]_i_15_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[19]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[19]),
        .O(\sector_rd_data[0]__0 [23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[24]_i_15 
       (.I0(stopbit_fail_cnt_reg[24]),
        .I1(parity_fail_cnt_reg[24]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[24]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[24]),
        .O(\rd_data[24]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[24]_i_9 
       (.I0(\rd_data[24]_i_15_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[20]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[20]),
        .O(\sector_rd_data[0]__0 [24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[25]_i_15 
       (.I0(stopbit_fail_cnt_reg[25]),
        .I1(parity_fail_cnt_reg[25]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[25]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[25]),
        .O(\rd_data[25]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[25]_i_9 
       (.I0(\rd_data[25]_i_15_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[21]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[21]),
        .O(\sector_rd_data[0]__0 [25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[26]_i_15 
       (.I0(stopbit_fail_cnt_reg[26]),
        .I1(parity_fail_cnt_reg[26]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[26]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[26]),
        .O(\rd_data[26]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[26]_i_9 
       (.I0(\rd_data[26]_i_15_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[22]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[22]),
        .O(\sector_rd_data[0]__0 [26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[27]_i_15 
       (.I0(stopbit_fail_cnt_reg[27]),
        .I1(parity_fail_cnt_reg[27]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[27]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[27]),
        .O(\rd_data[27]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[27]_i_9 
       (.I0(\rd_data[27]_i_15_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[23]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[23]),
        .O(\sector_rd_data[0]__0 [27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[28]_i_15 
       (.I0(stopbit_fail_cnt_reg[28]),
        .I1(parity_fail_cnt_reg[28]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[28]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[28]),
        .O(\rd_data[28]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[28]_i_9 
       (.I0(\rd_data[28]_i_15_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[24]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[24]),
        .O(\sector_rd_data[0]__0 [28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[29]_i_15 
       (.I0(stopbit_fail_cnt_reg[29]),
        .I1(parity_fail_cnt_reg[29]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[29]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[29]),
        .O(\rd_data[29]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[29]_i_9 
       (.I0(\rd_data[29]_i_15_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[25]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[25]),
        .O(\sector_rd_data[0]__0 [29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[2]_i_20 
       (.I0(stopbit_fail_cnt_reg[2]),
        .I1(parity_fail_cnt_reg[2]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[2]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[2]),
        .O(\rd_data_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[30]_i_15 
       (.I0(stopbit_fail_cnt_reg[30]),
        .I1(parity_fail_cnt_reg[30]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[30]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[30]),
        .O(\rd_data[30]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[30]_i_9 
       (.I0(\rd_data[30]_i_15_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[26]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[26]),
        .O(\sector_rd_data[0]__0 [30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[31]_i_15 
       (.I0(stopbit_fail_cnt_reg[31]),
        .I1(parity_fail_cnt_reg[31]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[31]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[31]),
        .O(\rd_data[31]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[31]_i_9 
       (.I0(\rd_data[31]_i_15_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[27]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[27]),
        .O(\sector_rd_data[0]__0 [31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[3]_i_20 
       (.I0(stopbit_fail_cnt_reg[3]),
        .I1(parity_fail_cnt_reg[3]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[3]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[3]),
        .O(\rd_data_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[4]_i_15 
       (.I0(stopbit_fail_cnt_reg[4]),
        .I1(parity_fail_cnt_reg[4]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[4]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[4]),
        .O(\rd_data[4]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[4]_i_9 
       (.I0(\rd_data[4]_i_15_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[0]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[0]),
        .O(\sector_rd_data[0]__0 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[5]_i_15 
       (.I0(stopbit_fail_cnt_reg[5]),
        .I1(parity_fail_cnt_reg[5]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[5]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[5]),
        .O(\rd_data[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[5]_i_9 
       (.I0(\rd_data[5]_i_15_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[1]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[1]),
        .O(\sector_rd_data[0]__0 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[6]_i_15 
       (.I0(stopbit_fail_cnt_reg[6]),
        .I1(parity_fail_cnt_reg[6]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[6]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[6]),
        .O(\rd_data[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[6]_i_9 
       (.I0(\rd_data[6]_i_15_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[2]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[2]),
        .O(\sector_rd_data[0]__0 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[7]_i_15 
       (.I0(stopbit_fail_cnt_reg[7]),
        .I1(parity_fail_cnt_reg[7]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[7]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[7]),
        .O(\rd_data[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[7]_i_9 
       (.I0(\rd_data[7]_i_15_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[3]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[3]),
        .O(\sector_rd_data[0]__0 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[8]_i_15 
       (.I0(stopbit_fail_cnt_reg[8]),
        .I1(parity_fail_cnt_reg[8]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[8]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[8]),
        .O(\rd_data[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[8]_i_9 
       (.I0(\rd_data[8]_i_15_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[4]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[4]),
        .O(\sector_rd_data[0]__0 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[9]_i_15 
       (.I0(stopbit_fail_cnt_reg[9]),
        .I1(parity_fail_cnt_reg[9]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(rx_cnt_reg[9]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(tx_cnt_reg[9]),
        .O(\rd_data[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[9]_i_9 
       (.I0(\rd_data[9]_i_15_n_0 ),
        .I1(\rd_sector_addr_reg[2] [1]),
        .I2(\rd_sector_addr_reg[2] [0]),
        .I3(Q[5]),
        .I4(\rd_sector_addr_reg[0]_rep__0 ),
        .I5(DO[5]),
        .O(\sector_rd_data[0]__0 [9]));
  MUXF7 \rd_data_reg[10]_i_4 
       (.I0(\sector_rd_data[0]__0 [10]),
        .I1(\sector_rd_data[1]__0 [6]),
        .O(\rd_data_reg[10] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[11]_i_4 
       (.I0(\sector_rd_data[0]__0 [11]),
        .I1(\sector_rd_data[1]__0 [7]),
        .O(\rd_data_reg[11] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[12]_i_4 
       (.I0(\sector_rd_data[0]__0 [12]),
        .I1(\sector_rd_data[1]__0 [8]),
        .O(\rd_data_reg[12] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[13]_i_4 
       (.I0(\sector_rd_data[0]__0 [13]),
        .I1(\sector_rd_data[1]__0 [9]),
        .O(\rd_data_reg[13] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[14]_i_4 
       (.I0(\sector_rd_data[0]__0 [14]),
        .I1(\sector_rd_data[1]__0 [10]),
        .O(\rd_data_reg[14] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[15]_i_4 
       (.I0(\sector_rd_data[0]__0 [15]),
        .I1(\sector_rd_data[1]__0 [11]),
        .O(\rd_data_reg[15] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[16]_i_4 
       (.I0(\sector_rd_data[0]__0 [16]),
        .I1(\sector_rd_data[1]__0 [12]),
        .O(\rd_data_reg[16] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[17]_i_4 
       (.I0(\sector_rd_data[0]__0 [17]),
        .I1(\sector_rd_data[1]__0 [13]),
        .O(\rd_data_reg[17] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[18]_i_4 
       (.I0(\sector_rd_data[0]__0 [18]),
        .I1(\sector_rd_data[1]__0 [14]),
        .O(\rd_data_reg[18] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[19]_i_4 
       (.I0(\sector_rd_data[0]__0 [19]),
        .I1(\sector_rd_data[1]__0 [15]),
        .O(\rd_data_reg[19] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[20]_i_4 
       (.I0(\sector_rd_data[0]__0 [20]),
        .I1(\sector_rd_data[1]__0 [16]),
        .O(\rd_data_reg[20] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[21]_i_4 
       (.I0(\sector_rd_data[0]__0 [21]),
        .I1(\sector_rd_data[1]__0 [17]),
        .O(\rd_data_reg[21] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[22]_i_4 
       (.I0(\sector_rd_data[0]__0 [22]),
        .I1(\sector_rd_data[1]__0 [18]),
        .O(\rd_data_reg[22] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[23]_i_4 
       (.I0(\sector_rd_data[0]__0 [23]),
        .I1(\sector_rd_data[1]__0 [19]),
        .O(\rd_data_reg[23] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[24]_i_4 
       (.I0(\sector_rd_data[0]__0 [24]),
        .I1(\sector_rd_data[1]__0 [20]),
        .O(\rd_data_reg[24] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[25]_i_4 
       (.I0(\sector_rd_data[0]__0 [25]),
        .I1(\sector_rd_data[1]__0 [21]),
        .O(\rd_data_reg[25] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[26]_i_4 
       (.I0(\sector_rd_data[0]__0 [26]),
        .I1(\sector_rd_data[1]__0 [22]),
        .O(\rd_data_reg[26] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[27]_i_4 
       (.I0(\sector_rd_data[0]__0 [27]),
        .I1(\sector_rd_data[1]__0 [23]),
        .O(\rd_data_reg[27] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[28]_i_4 
       (.I0(\sector_rd_data[0]__0 [28]),
        .I1(\sector_rd_data[1]__0 [24]),
        .O(\rd_data_reg[28] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[29]_i_4 
       (.I0(\sector_rd_data[0]__0 [29]),
        .I1(\sector_rd_data[1]__0 [25]),
        .O(\rd_data_reg[29] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[30]_i_4 
       (.I0(\sector_rd_data[0]__0 [30]),
        .I1(\sector_rd_data[1]__0 [26]),
        .O(\rd_data_reg[30] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[31]_i_4 
       (.I0(\sector_rd_data[0]__0 [31]),
        .I1(\sector_rd_data[1]__0 [27]),
        .O(\rd_data_reg[31] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[4]_i_4 
       (.I0(\sector_rd_data[0]__0 [4]),
        .I1(\sector_rd_data[1]__0 [0]),
        .O(\rd_data_reg[4] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[5]_i_4 
       (.I0(\sector_rd_data[0]__0 [5]),
        .I1(\sector_rd_data[1]__0 [1]),
        .O(\rd_data_reg[5] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[6]_i_4 
       (.I0(\sector_rd_data[0]__0 [6]),
        .I1(\sector_rd_data[1]__0 [2]),
        .O(\rd_data_reg[6] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[7]_i_4 
       (.I0(\sector_rd_data[0]__0 [7]),
        .I1(\sector_rd_data[1]__0 [3]),
        .O(\rd_data_reg[7] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[8]_i_4 
       (.I0(\sector_rd_data[0]__0 [8]),
        .I1(\sector_rd_data[1]__0 [4]),
        .O(\rd_data_reg[8] ),
        .S(p_0_in));
  MUXF7 \rd_data_reg[9]_i_4 
       (.I0(\sector_rd_data[0]__0 [9]),
        .I1(\sector_rd_data[1]__0 [5]),
        .O(\rd_data_reg[9] ),
        .S(p_0_in));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[0]_i_2 
       (.I0(rx_cnt_reg[3]),
        .O(\rx_cnt[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[0]_i_3 
       (.I0(rx_cnt_reg[2]),
        .O(\rx_cnt[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[0]_i_4 
       (.I0(rx_cnt_reg[1]),
        .O(\rx_cnt[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rx_cnt[0]_i_5 
       (.I0(rx_cnt_reg[0]),
        .O(\rx_cnt[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[12]_i_2 
       (.I0(rx_cnt_reg[15]),
        .O(\rx_cnt[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[12]_i_3 
       (.I0(rx_cnt_reg[14]),
        .O(\rx_cnt[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[12]_i_4 
       (.I0(rx_cnt_reg[13]),
        .O(\rx_cnt[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[12]_i_5 
       (.I0(rx_cnt_reg[12]),
        .O(\rx_cnt[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[16]_i_2 
       (.I0(rx_cnt_reg[19]),
        .O(\rx_cnt[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[16]_i_3 
       (.I0(rx_cnt_reg[18]),
        .O(\rx_cnt[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[16]_i_4 
       (.I0(rx_cnt_reg[17]),
        .O(\rx_cnt[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[16]_i_5 
       (.I0(rx_cnt_reg[16]),
        .O(\rx_cnt[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[20]_i_2 
       (.I0(rx_cnt_reg[23]),
        .O(\rx_cnt[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[20]_i_3 
       (.I0(rx_cnt_reg[22]),
        .O(\rx_cnt[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[20]_i_4 
       (.I0(rx_cnt_reg[21]),
        .O(\rx_cnt[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[20]_i_5 
       (.I0(rx_cnt_reg[20]),
        .O(\rx_cnt[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[24]_i_2 
       (.I0(rx_cnt_reg[27]),
        .O(\rx_cnt[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[24]_i_3 
       (.I0(rx_cnt_reg[26]),
        .O(\rx_cnt[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[24]_i_4 
       (.I0(rx_cnt_reg[25]),
        .O(\rx_cnt[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[24]_i_5 
       (.I0(rx_cnt_reg[24]),
        .O(\rx_cnt[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[28]_i_2 
       (.I0(rx_cnt_reg[31]),
        .O(\rx_cnt[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[28]_i_3 
       (.I0(rx_cnt_reg[30]),
        .O(\rx_cnt[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[28]_i_4 
       (.I0(rx_cnt_reg[29]),
        .O(\rx_cnt[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[28]_i_5 
       (.I0(rx_cnt_reg[28]),
        .O(\rx_cnt[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[4]_i_2 
       (.I0(rx_cnt_reg[7]),
        .O(\rx_cnt[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[4]_i_3 
       (.I0(rx_cnt_reg[6]),
        .O(\rx_cnt[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[4]_i_4 
       (.I0(rx_cnt_reg[5]),
        .O(\rx_cnt[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[4]_i_5 
       (.I0(rx_cnt_reg[4]),
        .O(\rx_cnt[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[8]_i_2 
       (.I0(rx_cnt_reg[11]),
        .O(\rx_cnt[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[8]_i_3 
       (.I0(rx_cnt_reg[10]),
        .O(\rx_cnt[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[8]_i_4 
       (.I0(rx_cnt_reg[9]),
        .O(\rx_cnt[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[8]_i_5 
       (.I0(rx_cnt_reg[8]),
        .O(\rx_cnt[8]_i_5_n_0 ));
  FDCE \rx_cnt_reg[0] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[0]_i_1_n_7 ),
        .Q(rx_cnt_reg[0]));
  CARRY4 \rx_cnt_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\rx_cnt_reg[0]_i_1_n_0 ,\rx_cnt_reg[0]_i_1_n_1 ,\rx_cnt_reg[0]_i_1_n_2 ,\rx_cnt_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\rx_cnt_reg[0]_i_1_n_4 ,\rx_cnt_reg[0]_i_1_n_5 ,\rx_cnt_reg[0]_i_1_n_6 ,\rx_cnt_reg[0]_i_1_n_7 }),
        .S({\rx_cnt[0]_i_2_n_0 ,\rx_cnt[0]_i_3_n_0 ,\rx_cnt[0]_i_4_n_0 ,\rx_cnt[0]_i_5_n_0 }));
  FDCE \rx_cnt_reg[10] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[8]_i_1_n_5 ),
        .Q(rx_cnt_reg[10]));
  FDCE \rx_cnt_reg[11] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[8]_i_1_n_4 ),
        .Q(rx_cnt_reg[11]));
  FDCE \rx_cnt_reg[12] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[12]_i_1_n_7 ),
        .Q(rx_cnt_reg[12]));
  CARRY4 \rx_cnt_reg[12]_i_1 
       (.CI(\rx_cnt_reg[8]_i_1_n_0 ),
        .CO({\rx_cnt_reg[12]_i_1_n_0 ,\rx_cnt_reg[12]_i_1_n_1 ,\rx_cnt_reg[12]_i_1_n_2 ,\rx_cnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[12]_i_1_n_4 ,\rx_cnt_reg[12]_i_1_n_5 ,\rx_cnt_reg[12]_i_1_n_6 ,\rx_cnt_reg[12]_i_1_n_7 }),
        .S({\rx_cnt[12]_i_2_n_0 ,\rx_cnt[12]_i_3_n_0 ,\rx_cnt[12]_i_4_n_0 ,\rx_cnt[12]_i_5_n_0 }));
  FDCE \rx_cnt_reg[13] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[12]_i_1_n_6 ),
        .Q(rx_cnt_reg[13]));
  FDCE \rx_cnt_reg[14] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[12]_i_1_n_5 ),
        .Q(rx_cnt_reg[14]));
  FDCE \rx_cnt_reg[15] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[12]_i_1_n_4 ),
        .Q(rx_cnt_reg[15]));
  FDCE \rx_cnt_reg[16] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[16]_i_1_n_7 ),
        .Q(rx_cnt_reg[16]));
  CARRY4 \rx_cnt_reg[16]_i_1 
       (.CI(\rx_cnt_reg[12]_i_1_n_0 ),
        .CO({\rx_cnt_reg[16]_i_1_n_0 ,\rx_cnt_reg[16]_i_1_n_1 ,\rx_cnt_reg[16]_i_1_n_2 ,\rx_cnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[16]_i_1_n_4 ,\rx_cnt_reg[16]_i_1_n_5 ,\rx_cnt_reg[16]_i_1_n_6 ,\rx_cnt_reg[16]_i_1_n_7 }),
        .S({\rx_cnt[16]_i_2_n_0 ,\rx_cnt[16]_i_3_n_0 ,\rx_cnt[16]_i_4_n_0 ,\rx_cnt[16]_i_5_n_0 }));
  FDCE \rx_cnt_reg[17] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[16]_i_1_n_6 ),
        .Q(rx_cnt_reg[17]));
  FDCE \rx_cnt_reg[18] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[16]_i_1_n_5 ),
        .Q(rx_cnt_reg[18]));
  FDCE \rx_cnt_reg[19] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[16]_i_1_n_4 ),
        .Q(rx_cnt_reg[19]));
  FDCE \rx_cnt_reg[1] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[0]_i_1_n_6 ),
        .Q(rx_cnt_reg[1]));
  FDCE \rx_cnt_reg[20] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[20]_i_1_n_7 ),
        .Q(rx_cnt_reg[20]));
  CARRY4 \rx_cnt_reg[20]_i_1 
       (.CI(\rx_cnt_reg[16]_i_1_n_0 ),
        .CO({\rx_cnt_reg[20]_i_1_n_0 ,\rx_cnt_reg[20]_i_1_n_1 ,\rx_cnt_reg[20]_i_1_n_2 ,\rx_cnt_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[20]_i_1_n_4 ,\rx_cnt_reg[20]_i_1_n_5 ,\rx_cnt_reg[20]_i_1_n_6 ,\rx_cnt_reg[20]_i_1_n_7 }),
        .S({\rx_cnt[20]_i_2_n_0 ,\rx_cnt[20]_i_3_n_0 ,\rx_cnt[20]_i_4_n_0 ,\rx_cnt[20]_i_5_n_0 }));
  FDCE \rx_cnt_reg[21] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[20]_i_1_n_6 ),
        .Q(rx_cnt_reg[21]));
  FDCE \rx_cnt_reg[22] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[20]_i_1_n_5 ),
        .Q(rx_cnt_reg[22]));
  FDCE \rx_cnt_reg[23] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[20]_i_1_n_4 ),
        .Q(rx_cnt_reg[23]));
  FDCE \rx_cnt_reg[24] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[24]_i_1_n_7 ),
        .Q(rx_cnt_reg[24]));
  CARRY4 \rx_cnt_reg[24]_i_1 
       (.CI(\rx_cnt_reg[20]_i_1_n_0 ),
        .CO({\rx_cnt_reg[24]_i_1_n_0 ,\rx_cnt_reg[24]_i_1_n_1 ,\rx_cnt_reg[24]_i_1_n_2 ,\rx_cnt_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[24]_i_1_n_4 ,\rx_cnt_reg[24]_i_1_n_5 ,\rx_cnt_reg[24]_i_1_n_6 ,\rx_cnt_reg[24]_i_1_n_7 }),
        .S({\rx_cnt[24]_i_2_n_0 ,\rx_cnt[24]_i_3_n_0 ,\rx_cnt[24]_i_4_n_0 ,\rx_cnt[24]_i_5_n_0 }));
  FDCE \rx_cnt_reg[25] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[24]_i_1_n_6 ),
        .Q(rx_cnt_reg[25]));
  FDCE \rx_cnt_reg[26] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[24]_i_1_n_5 ),
        .Q(rx_cnt_reg[26]));
  FDCE \rx_cnt_reg[27] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[24]_i_1_n_4 ),
        .Q(rx_cnt_reg[27]));
  FDCE \rx_cnt_reg[28] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[28]_i_1_n_7 ),
        .Q(rx_cnt_reg[28]));
  CARRY4 \rx_cnt_reg[28]_i_1 
       (.CI(\rx_cnt_reg[24]_i_1_n_0 ),
        .CO({\NLW_rx_cnt_reg[28]_i_1_CO_UNCONNECTED [3],\rx_cnt_reg[28]_i_1_n_1 ,\rx_cnt_reg[28]_i_1_n_2 ,\rx_cnt_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[28]_i_1_n_4 ,\rx_cnt_reg[28]_i_1_n_5 ,\rx_cnt_reg[28]_i_1_n_6 ,\rx_cnt_reg[28]_i_1_n_7 }),
        .S({\rx_cnt[28]_i_2_n_0 ,\rx_cnt[28]_i_3_n_0 ,\rx_cnt[28]_i_4_n_0 ,\rx_cnt[28]_i_5_n_0 }));
  FDCE \rx_cnt_reg[29] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[28]_i_1_n_6 ),
        .Q(rx_cnt_reg[29]));
  FDCE \rx_cnt_reg[2] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[0]_i_1_n_5 ),
        .Q(rx_cnt_reg[2]));
  FDCE \rx_cnt_reg[30] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[28]_i_1_n_5 ),
        .Q(rx_cnt_reg[30]));
  FDCE \rx_cnt_reg[31] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[28]_i_1_n_4 ),
        .Q(rx_cnt_reg[31]));
  FDCE \rx_cnt_reg[3] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[0]_i_1_n_4 ),
        .Q(rx_cnt_reg[3]));
  FDCE \rx_cnt_reg[4] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[4]_i_1_n_7 ),
        .Q(rx_cnt_reg[4]));
  CARRY4 \rx_cnt_reg[4]_i_1 
       (.CI(\rx_cnt_reg[0]_i_1_n_0 ),
        .CO({\rx_cnt_reg[4]_i_1_n_0 ,\rx_cnt_reg[4]_i_1_n_1 ,\rx_cnt_reg[4]_i_1_n_2 ,\rx_cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[4]_i_1_n_4 ,\rx_cnt_reg[4]_i_1_n_5 ,\rx_cnt_reg[4]_i_1_n_6 ,\rx_cnt_reg[4]_i_1_n_7 }),
        .S({\rx_cnt[4]_i_2_n_0 ,\rx_cnt[4]_i_3_n_0 ,\rx_cnt[4]_i_4_n_0 ,\rx_cnt[4]_i_5_n_0 }));
  FDCE \rx_cnt_reg[5] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[4]_i_1_n_6 ),
        .Q(rx_cnt_reg[5]));
  FDCE \rx_cnt_reg[6] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[4]_i_1_n_5 ),
        .Q(rx_cnt_reg[6]));
  FDCE \rx_cnt_reg[7] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[4]_i_1_n_4 ),
        .Q(rx_cnt_reg[7]));
  FDCE \rx_cnt_reg[8] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[8]_i_1_n_7 ),
        .Q(rx_cnt_reg[8]));
  CARRY4 \rx_cnt_reg[8]_i_1 
       (.CI(\rx_cnt_reg[4]_i_1_n_0 ),
        .CO({\rx_cnt_reg[8]_i_1_n_0 ,\rx_cnt_reg[8]_i_1_n_1 ,\rx_cnt_reg[8]_i_1_n_2 ,\rx_cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[8]_i_1_n_4 ,\rx_cnt_reg[8]_i_1_n_5 ,\rx_cnt_reg[8]_i_1_n_6 ,\rx_cnt_reg[8]_i_1_n_7 }),
        .S({\rx_cnt[8]_i_2_n_0 ,\rx_cnt[8]_i_3_n_0 ,\rx_cnt[8]_i_4_n_0 ,\rx_cnt[8]_i_5_n_0 }));
  FDCE \rx_cnt_reg[9] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[8]_i_1_n_6 ),
        .Q(rx_cnt_reg[9]));
  LUT5 #(
    .INIT(32'h44444440)) 
    rx_err_i_1__4
       (.I0(\ctrl_reg_reg[0] ),
        .I1(s00_axi_aresetn),
        .I2(rx_parity_fails),
        .I3(rx_err),
        .I4(rx_stopbit_fails),
        .O(rx_err_reg));
  FDRE sclock_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(rclk_nxt),
        .Q(sclock_reg),
        .R(1'b0));
  FDCE \shift_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1_n_0),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(z1_sin_reg),
        .Q(\shift_reg_reg_n_0_[0] ));
  FDCE \shift_reg_reg[10] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1_n_0),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[8]),
        .Q(p_0_in_0[9]));
  FDCE \shift_reg_reg[11] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1_n_0),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[9]),
        .Q(p_0_in_0[10]));
  FDCE \shift_reg_reg[12] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1_n_0),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[10]),
        .Q(p_0_in_0[11]));
  FDCE \shift_reg_reg[13] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1_n_0),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[11]),
        .Q(p_0_in_0[12]));
  FDCE \shift_reg_reg[14] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1_n_0),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[12]),
        .Q(p_0_in_0[13]));
  FDCE \shift_reg_reg[15] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1_n_0),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[13]),
        .Q(p_0_in_0[14]));
  FDCE \shift_reg_reg[16] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1_n_0),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[14]),
        .Q(p_0_in_0[15]));
  FDCE \shift_reg_reg[17] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1_n_0),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[15]),
        .Q(p_0_in_0[16]));
  FDCE \shift_reg_reg[18] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1_n_0),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[16]),
        .Q(p_0_in_0[17]));
  FDCE \shift_reg_reg[19] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1_n_0),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[17]),
        .Q(p_0_in_0[18]));
  FDCE \shift_reg_reg[1] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1_n_0),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(\shift_reg_reg_n_0_[0] ),
        .Q(p_0_in_0[0]));
  FDCE \shift_reg_reg[20] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1_n_0),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[18]),
        .Q(p_0_in_0[19]));
  FDCE \shift_reg_reg[21] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1_n_0),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[19]),
        .Q(p_0_in_0[20]));
  FDCE \shift_reg_reg[22] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1_n_0),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[20]),
        .Q(p_0_in_0[21]));
  FDCE \shift_reg_reg[23] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1_n_0),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[21]),
        .Q(p_0_in_0[22]));
  FDCE \shift_reg_reg[24] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1_n_0),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[22]),
        .Q(p_0_in_0[23]));
  FDCE \shift_reg_reg[25] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1_n_0),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[23]),
        .Q(p_0_in_0[24]));
  FDCE \shift_reg_reg[26] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1_n_0),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[24]),
        .Q(p_0_in_0[25]));
  FDCE \shift_reg_reg[27] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1_n_0),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[25]),
        .Q(p_0_in_0[26]));
  FDCE \shift_reg_reg[28] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1_n_0),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[26]),
        .Q(p_0_in_0[27]));
  FDCE \shift_reg_reg[29] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1_n_0),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[27]),
        .Q(p_0_in_0[28]));
  FDCE \shift_reg_reg[2] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1_n_0),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[0]),
        .Q(p_0_in_0[1]));
  FDCE \shift_reg_reg[30] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1_n_0),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[28]),
        .Q(p_0_in_0[29]));
  FDCE \shift_reg_reg[31] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1_n_0),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[29]),
        .Q(p_0_in_0[30]));
  FDCE \shift_reg_reg[32] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1_n_0),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[30]),
        .Q(p_0_in_0[31]));
  FDCE \shift_reg_reg[33] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1_n_0),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[31]),
        .Q(p_0_in_0[32]));
  FDCE \shift_reg_reg[34] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1_n_0),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[32]),
        .Q(p_0_in_0[33]));
  FDCE \shift_reg_reg[3] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1_n_0),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[1]),
        .Q(p_0_in_0[2]));
  FDCE \shift_reg_reg[4] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1_n_0),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[2]),
        .Q(p_0_in_0[3]));
  FDCE \shift_reg_reg[5] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1_n_0),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[3]),
        .Q(p_0_in_0[4]));
  FDCE \shift_reg_reg[6] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1_n_0),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[4]),
        .Q(p_0_in_0[5]));
  FDCE \shift_reg_reg[7] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1_n_0),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[5]),
        .Q(p_0_in_0[6]));
  FDCE \shift_reg_reg[8] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1_n_0),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[6]),
        .Q(p_0_in_0[7]));
  FDCE \shift_reg_reg[9] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1_n_0),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(p_0_in_0[7]),
        .Q(p_0_in_0[8]));
  FDRE sin_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(resp_nxt),
        .Q(sin_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \state[0]_i_1__4 
       (.I0(\ctrl_reg_reg[0] ),
        .I1(s00_axi_aresetn),
        .I2(\state[0]_i_2_n_0 ),
        .O(\state[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFCFBFFFF0F3F0000)) 
    \state[0]_i_2 
       (.I0(\state[2]_i_3_n_0 ),
        .I1(state[1]),
        .I2(state[2]),
        .I3(sin_reg),
        .I4(z1_sin_reg_i_1_n_0),
        .I5(state[0]),
        .O(\state[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \state[1]_i_1__4 
       (.I0(\ctrl_reg_reg[0] ),
        .I1(s00_axi_aresetn),
        .I2(\state[1]_i_2_n_0 ),
        .O(\state[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFFFFF3C000000)) 
    \state[1]_i_2 
       (.I0(\state[2]_i_3_n_0 ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(sin_reg),
        .I4(z1_sin_reg_i_1_n_0),
        .I5(state[1]),
        .O(\state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[2]_i_10 
       (.I0(\bitcount_reg_n_0_[2] ),
        .I1(\bitcount_reg_n_0_[3] ),
        .I2(\bitcount_reg_n_0_[0] ),
        .I3(\bitcount_reg_n_0_[1] ),
        .O(\state[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[2]_i_11 
       (.I0(\bitcount_reg_n_0_[10] ),
        .I1(\bitcount_reg_n_0_[11] ),
        .I2(\bitcount_reg_n_0_[8] ),
        .I3(\bitcount_reg_n_0_[9] ),
        .O(\state[2]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \state[2]_i_1__4 
       (.I0(\ctrl_reg_reg[0] ),
        .I1(s00_axi_aresetn),
        .I2(\state[2]_i_2_n_0 ),
        .O(\state[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFFF10000000)) 
    \state[2]_i_2 
       (.I0(\state[2]_i_3_n_0 ),
        .I1(sin_reg),
        .I2(state[1]),
        .I3(state[0]),
        .I4(z1_sin_reg_i_1_n_0),
        .I5(state[2]),
        .O(\state[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[2]_i_3 
       (.I0(\state[2]_i_4_n_0 ),
        .I1(\state[2]_i_5_n_0 ),
        .I2(\state[2]_i_6_n_0 ),
        .I3(\state[2]_i_7_n_0 ),
        .O(\state[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[2]_i_4 
       (.I0(\bitcount_reg_n_0_[21] ),
        .I1(\bitcount_reg_n_0_[20] ),
        .I2(\bitcount_reg_n_0_[23] ),
        .I3(\bitcount_reg_n_0_[22] ),
        .I4(\state[2]_i_8_n_0 ),
        .O(\state[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[2]_i_5 
       (.I0(\bitcount_reg_n_0_[29] ),
        .I1(\bitcount_reg_n_0_[28] ),
        .I2(\bitcount_reg_n_0_[30] ),
        .I3(\bitcount_reg_n_0_[31] ),
        .I4(\state[2]_i_9_n_0 ),
        .O(\state[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[2]_i_6 
       (.I0(\bitcount_reg_n_0_[5] ),
        .I1(\bitcount_reg_n_0_[4] ),
        .I2(\bitcount_reg_n_0_[7] ),
        .I3(\bitcount_reg_n_0_[6] ),
        .I4(\state[2]_i_10_n_0 ),
        .O(\state[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[2]_i_7 
       (.I0(\bitcount_reg_n_0_[13] ),
        .I1(\bitcount_reg_n_0_[12] ),
        .I2(\bitcount_reg_n_0_[15] ),
        .I3(\bitcount_reg_n_0_[14] ),
        .I4(\state[2]_i_11_n_0 ),
        .O(\state[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[2]_i_8 
       (.I0(\bitcount_reg_n_0_[18] ),
        .I1(\bitcount_reg_n_0_[19] ),
        .I2(\bitcount_reg_n_0_[16] ),
        .I3(\bitcount_reg_n_0_[17] ),
        .O(\state[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[2]_i_9 
       (.I0(\bitcount_reg_n_0_[26] ),
        .I1(\bitcount_reg_n_0_[27] ),
        .I2(\bitcount_reg_n_0_[24] ),
        .I3(\bitcount_reg_n_0_[25] ),
        .O(\state[2]_i_9_n_0 ));
  FDRE \state_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\state[0]_i_1__4_n_0 ),
        .Q(state[0]),
        .R(1'b0));
  FDRE \state_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\state[1]_i_1__4_n_0 ),
        .Q(state[1]),
        .R(1'b0));
  FDRE \state_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\state[2]_i_1__4_n_0 ),
        .Q(state[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \stopbit_fail_cnt[0]_i_1 
       (.I0(z1_sin_reg_i_1_n_0),
        .I1(\stopbit_fail_cnt[0]_i_3_n_0 ),
        .I2(state[2]),
        .I3(\stopbit_fail_cnt[0]_i_4_n_0 ),
        .I4(\stopbit_fail_cnt[0]_i_5_n_0 ),
        .I5(\stopbit_fail_cnt[0]_i_6_n_0 ),
        .O(\stopbit_fail_cnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \stopbit_fail_cnt[0]_i_10 
       (.I0(rx_stopbit_fails),
        .O(\stopbit_fail_cnt[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stopbit_fail_cnt[0]_i_11 
       (.I0(\bitcount_reg_n_0_[27] ),
        .I1(\bitcount_reg_n_0_[28] ),
        .I2(\bitcount_reg_n_0_[25] ),
        .I3(\bitcount_reg_n_0_[26] ),
        .O(\stopbit_fail_cnt[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \stopbit_fail_cnt[0]_i_12 
       (.I0(\bitcount_reg_n_0_[22] ),
        .I1(\bitcount_reg_n_0_[21] ),
        .I2(\bitcount_reg_n_0_[24] ),
        .I3(\bitcount_reg_n_0_[23] ),
        .I4(\stopbit_fail_cnt[0]_i_15_n_0 ),
        .O(\stopbit_fail_cnt[0]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stopbit_fail_cnt[0]_i_13 
       (.I0(\bitcount_reg_n_0_[11] ),
        .I1(\bitcount_reg_n_0_[12] ),
        .I2(\bitcount_reg_n_0_[9] ),
        .I3(\bitcount_reg_n_0_[10] ),
        .O(\stopbit_fail_cnt[0]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \stopbit_fail_cnt[0]_i_14 
       (.I0(\bitcount_reg_n_0_[6] ),
        .I1(\bitcount_reg_n_0_[5] ),
        .I2(\bitcount_reg_n_0_[8] ),
        .I3(\bitcount_reg_n_0_[7] ),
        .I4(\stopbit_fail_cnt[0]_i_16_n_0 ),
        .O(\stopbit_fail_cnt[0]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stopbit_fail_cnt[0]_i_15 
       (.I0(\bitcount_reg_n_0_[19] ),
        .I1(\bitcount_reg_n_0_[20] ),
        .I2(\bitcount_reg_n_0_[17] ),
        .I3(\bitcount_reg_n_0_[18] ),
        .O(\stopbit_fail_cnt[0]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stopbit_fail_cnt[0]_i_16 
       (.I0(\bitcount_reg_n_0_[3] ),
        .I1(\bitcount_reg_n_0_[4] ),
        .I2(\bitcount_reg_n_0_[1] ),
        .I3(\bitcount_reg_n_0_[2] ),
        .O(\stopbit_fail_cnt[0]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \stopbit_fail_cnt[0]_i_3 
       (.I0(state[1]),
        .I1(state[0]),
        .O(\stopbit_fail_cnt[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \stopbit_fail_cnt[0]_i_4 
       (.I0(\stopbit_fail_cnt[0]_i_11_n_0 ),
        .I1(\bitcount_reg_n_0_[0] ),
        .I2(\bitcount_reg_n_0_[31] ),
        .I3(\bitcount_reg_n_0_[29] ),
        .I4(\bitcount_reg_n_0_[30] ),
        .I5(\stopbit_fail_cnt[0]_i_12_n_0 ),
        .O(\stopbit_fail_cnt[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \stopbit_fail_cnt[0]_i_5 
       (.I0(\stopbit_fail_cnt[0]_i_13_n_0 ),
        .I1(\bitcount_reg_n_0_[15] ),
        .I2(\bitcount_reg_n_0_[16] ),
        .I3(\bitcount_reg_n_0_[13] ),
        .I4(\bitcount_reg_n_0_[14] ),
        .I5(\stopbit_fail_cnt[0]_i_14_n_0 ),
        .O(\stopbit_fail_cnt[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFFCFCF)) 
    \stopbit_fail_cnt[0]_i_6 
       (.I0(\state[2]_i_3_n_0 ),
        .I1(state[1]),
        .I2(state[2]),
        .I3(sin_reg),
        .I4(z1_sin_reg_i_1_n_0),
        .I5(state[0]),
        .O(\stopbit_fail_cnt[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[0]_i_7 
       (.I0(stopbit_fail_cnt_reg[3]),
        .O(\stopbit_fail_cnt[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[0]_i_8 
       (.I0(stopbit_fail_cnt_reg[2]),
        .O(\stopbit_fail_cnt[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[0]_i_9 
       (.I0(stopbit_fail_cnt_reg[1]),
        .O(\stopbit_fail_cnt[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[12]_i_2 
       (.I0(stopbit_fail_cnt_reg[15]),
        .O(\stopbit_fail_cnt[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[12]_i_3 
       (.I0(stopbit_fail_cnt_reg[14]),
        .O(\stopbit_fail_cnt[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[12]_i_4 
       (.I0(stopbit_fail_cnt_reg[13]),
        .O(\stopbit_fail_cnt[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[12]_i_5 
       (.I0(stopbit_fail_cnt_reg[12]),
        .O(\stopbit_fail_cnt[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[16]_i_2 
       (.I0(stopbit_fail_cnt_reg[19]),
        .O(\stopbit_fail_cnt[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[16]_i_3 
       (.I0(stopbit_fail_cnt_reg[18]),
        .O(\stopbit_fail_cnt[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[16]_i_4 
       (.I0(stopbit_fail_cnt_reg[17]),
        .O(\stopbit_fail_cnt[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[16]_i_5 
       (.I0(stopbit_fail_cnt_reg[16]),
        .O(\stopbit_fail_cnt[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[20]_i_2 
       (.I0(stopbit_fail_cnt_reg[23]),
        .O(\stopbit_fail_cnt[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[20]_i_3 
       (.I0(stopbit_fail_cnt_reg[22]),
        .O(\stopbit_fail_cnt[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[20]_i_4 
       (.I0(stopbit_fail_cnt_reg[21]),
        .O(\stopbit_fail_cnt[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[20]_i_5 
       (.I0(stopbit_fail_cnt_reg[20]),
        .O(\stopbit_fail_cnt[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[24]_i_2 
       (.I0(stopbit_fail_cnt_reg[27]),
        .O(\stopbit_fail_cnt[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[24]_i_3 
       (.I0(stopbit_fail_cnt_reg[26]),
        .O(\stopbit_fail_cnt[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[24]_i_4 
       (.I0(stopbit_fail_cnt_reg[25]),
        .O(\stopbit_fail_cnt[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[24]_i_5 
       (.I0(stopbit_fail_cnt_reg[24]),
        .O(\stopbit_fail_cnt[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[28]_i_2 
       (.I0(stopbit_fail_cnt_reg[31]),
        .O(\stopbit_fail_cnt[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[28]_i_3 
       (.I0(stopbit_fail_cnt_reg[30]),
        .O(\stopbit_fail_cnt[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[28]_i_4 
       (.I0(stopbit_fail_cnt_reg[29]),
        .O(\stopbit_fail_cnt[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[28]_i_5 
       (.I0(stopbit_fail_cnt_reg[28]),
        .O(\stopbit_fail_cnt[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[4]_i_2 
       (.I0(stopbit_fail_cnt_reg[7]),
        .O(\stopbit_fail_cnt[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[4]_i_3 
       (.I0(stopbit_fail_cnt_reg[6]),
        .O(\stopbit_fail_cnt[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[4]_i_4 
       (.I0(stopbit_fail_cnt_reg[5]),
        .O(\stopbit_fail_cnt[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[4]_i_5 
       (.I0(stopbit_fail_cnt_reg[4]),
        .O(\stopbit_fail_cnt[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[8]_i_2 
       (.I0(stopbit_fail_cnt_reg[11]),
        .O(\stopbit_fail_cnt[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[8]_i_3 
       (.I0(stopbit_fail_cnt_reg[10]),
        .O(\stopbit_fail_cnt[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[8]_i_4 
       (.I0(stopbit_fail_cnt_reg[9]),
        .O(\stopbit_fail_cnt[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[8]_i_5 
       (.I0(stopbit_fail_cnt_reg[8]),
        .O(\stopbit_fail_cnt[8]_i_5_n_0 ));
  FDCE \stopbit_fail_cnt_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[0]_i_2_n_7 ),
        .Q(rx_stopbit_fails));
  CARRY4 \stopbit_fail_cnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\stopbit_fail_cnt_reg[0]_i_2_n_0 ,\stopbit_fail_cnt_reg[0]_i_2_n_1 ,\stopbit_fail_cnt_reg[0]_i_2_n_2 ,\stopbit_fail_cnt_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\stopbit_fail_cnt_reg[0]_i_2_n_4 ,\stopbit_fail_cnt_reg[0]_i_2_n_5 ,\stopbit_fail_cnt_reg[0]_i_2_n_6 ,\stopbit_fail_cnt_reg[0]_i_2_n_7 }),
        .S({\stopbit_fail_cnt[0]_i_7_n_0 ,\stopbit_fail_cnt[0]_i_8_n_0 ,\stopbit_fail_cnt[0]_i_9_n_0 ,\stopbit_fail_cnt[0]_i_10_n_0 }));
  FDCE \stopbit_fail_cnt_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[8]_i_1_n_5 ),
        .Q(stopbit_fail_cnt_reg[10]));
  FDCE \stopbit_fail_cnt_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[8]_i_1_n_4 ),
        .Q(stopbit_fail_cnt_reg[11]));
  FDCE \stopbit_fail_cnt_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[12]_i_1_n_7 ),
        .Q(stopbit_fail_cnt_reg[12]));
  CARRY4 \stopbit_fail_cnt_reg[12]_i_1 
       (.CI(\stopbit_fail_cnt_reg[8]_i_1_n_0 ),
        .CO({\stopbit_fail_cnt_reg[12]_i_1_n_0 ,\stopbit_fail_cnt_reg[12]_i_1_n_1 ,\stopbit_fail_cnt_reg[12]_i_1_n_2 ,\stopbit_fail_cnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[12]_i_1_n_4 ,\stopbit_fail_cnt_reg[12]_i_1_n_5 ,\stopbit_fail_cnt_reg[12]_i_1_n_6 ,\stopbit_fail_cnt_reg[12]_i_1_n_7 }),
        .S({\stopbit_fail_cnt[12]_i_2_n_0 ,\stopbit_fail_cnt[12]_i_3_n_0 ,\stopbit_fail_cnt[12]_i_4_n_0 ,\stopbit_fail_cnt[12]_i_5_n_0 }));
  FDCE \stopbit_fail_cnt_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[12]_i_1_n_6 ),
        .Q(stopbit_fail_cnt_reg[13]));
  FDCE \stopbit_fail_cnt_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[12]_i_1_n_5 ),
        .Q(stopbit_fail_cnt_reg[14]));
  FDCE \stopbit_fail_cnt_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[12]_i_1_n_4 ),
        .Q(stopbit_fail_cnt_reg[15]));
  FDCE \stopbit_fail_cnt_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[16]_i_1_n_7 ),
        .Q(stopbit_fail_cnt_reg[16]));
  CARRY4 \stopbit_fail_cnt_reg[16]_i_1 
       (.CI(\stopbit_fail_cnt_reg[12]_i_1_n_0 ),
        .CO({\stopbit_fail_cnt_reg[16]_i_1_n_0 ,\stopbit_fail_cnt_reg[16]_i_1_n_1 ,\stopbit_fail_cnt_reg[16]_i_1_n_2 ,\stopbit_fail_cnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[16]_i_1_n_4 ,\stopbit_fail_cnt_reg[16]_i_1_n_5 ,\stopbit_fail_cnt_reg[16]_i_1_n_6 ,\stopbit_fail_cnt_reg[16]_i_1_n_7 }),
        .S({\stopbit_fail_cnt[16]_i_2_n_0 ,\stopbit_fail_cnt[16]_i_3_n_0 ,\stopbit_fail_cnt[16]_i_4_n_0 ,\stopbit_fail_cnt[16]_i_5_n_0 }));
  FDCE \stopbit_fail_cnt_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[16]_i_1_n_6 ),
        .Q(stopbit_fail_cnt_reg[17]));
  FDCE \stopbit_fail_cnt_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[16]_i_1_n_5 ),
        .Q(stopbit_fail_cnt_reg[18]));
  FDCE \stopbit_fail_cnt_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[16]_i_1_n_4 ),
        .Q(stopbit_fail_cnt_reg[19]));
  FDCE \stopbit_fail_cnt_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[0]_i_2_n_6 ),
        .Q(stopbit_fail_cnt_reg[1]));
  FDCE \stopbit_fail_cnt_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[20]_i_1_n_7 ),
        .Q(stopbit_fail_cnt_reg[20]));
  CARRY4 \stopbit_fail_cnt_reg[20]_i_1 
       (.CI(\stopbit_fail_cnt_reg[16]_i_1_n_0 ),
        .CO({\stopbit_fail_cnt_reg[20]_i_1_n_0 ,\stopbit_fail_cnt_reg[20]_i_1_n_1 ,\stopbit_fail_cnt_reg[20]_i_1_n_2 ,\stopbit_fail_cnt_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[20]_i_1_n_4 ,\stopbit_fail_cnt_reg[20]_i_1_n_5 ,\stopbit_fail_cnt_reg[20]_i_1_n_6 ,\stopbit_fail_cnt_reg[20]_i_1_n_7 }),
        .S({\stopbit_fail_cnt[20]_i_2_n_0 ,\stopbit_fail_cnt[20]_i_3_n_0 ,\stopbit_fail_cnt[20]_i_4_n_0 ,\stopbit_fail_cnt[20]_i_5_n_0 }));
  FDCE \stopbit_fail_cnt_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[20]_i_1_n_6 ),
        .Q(stopbit_fail_cnt_reg[21]));
  FDCE \stopbit_fail_cnt_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[20]_i_1_n_5 ),
        .Q(stopbit_fail_cnt_reg[22]));
  FDCE \stopbit_fail_cnt_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[20]_i_1_n_4 ),
        .Q(stopbit_fail_cnt_reg[23]));
  FDCE \stopbit_fail_cnt_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[24]_i_1_n_7 ),
        .Q(stopbit_fail_cnt_reg[24]));
  CARRY4 \stopbit_fail_cnt_reg[24]_i_1 
       (.CI(\stopbit_fail_cnt_reg[20]_i_1_n_0 ),
        .CO({\stopbit_fail_cnt_reg[24]_i_1_n_0 ,\stopbit_fail_cnt_reg[24]_i_1_n_1 ,\stopbit_fail_cnt_reg[24]_i_1_n_2 ,\stopbit_fail_cnt_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[24]_i_1_n_4 ,\stopbit_fail_cnt_reg[24]_i_1_n_5 ,\stopbit_fail_cnt_reg[24]_i_1_n_6 ,\stopbit_fail_cnt_reg[24]_i_1_n_7 }),
        .S({\stopbit_fail_cnt[24]_i_2_n_0 ,\stopbit_fail_cnt[24]_i_3_n_0 ,\stopbit_fail_cnt[24]_i_4_n_0 ,\stopbit_fail_cnt[24]_i_5_n_0 }));
  FDCE \stopbit_fail_cnt_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[24]_i_1_n_6 ),
        .Q(stopbit_fail_cnt_reg[25]));
  FDCE \stopbit_fail_cnt_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[24]_i_1_n_5 ),
        .Q(stopbit_fail_cnt_reg[26]));
  FDCE \stopbit_fail_cnt_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[24]_i_1_n_4 ),
        .Q(stopbit_fail_cnt_reg[27]));
  FDCE \stopbit_fail_cnt_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[28]_i_1_n_7 ),
        .Q(stopbit_fail_cnt_reg[28]));
  CARRY4 \stopbit_fail_cnt_reg[28]_i_1 
       (.CI(\stopbit_fail_cnt_reg[24]_i_1_n_0 ),
        .CO({\NLW_stopbit_fail_cnt_reg[28]_i_1_CO_UNCONNECTED [3],\stopbit_fail_cnt_reg[28]_i_1_n_1 ,\stopbit_fail_cnt_reg[28]_i_1_n_2 ,\stopbit_fail_cnt_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[28]_i_1_n_4 ,\stopbit_fail_cnt_reg[28]_i_1_n_5 ,\stopbit_fail_cnt_reg[28]_i_1_n_6 ,\stopbit_fail_cnt_reg[28]_i_1_n_7 }),
        .S({\stopbit_fail_cnt[28]_i_2_n_0 ,\stopbit_fail_cnt[28]_i_3_n_0 ,\stopbit_fail_cnt[28]_i_4_n_0 ,\stopbit_fail_cnt[28]_i_5_n_0 }));
  FDCE \stopbit_fail_cnt_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[28]_i_1_n_6 ),
        .Q(stopbit_fail_cnt_reg[29]));
  FDCE \stopbit_fail_cnt_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[0]_i_2_n_5 ),
        .Q(stopbit_fail_cnt_reg[2]));
  FDCE \stopbit_fail_cnt_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[28]_i_1_n_5 ),
        .Q(stopbit_fail_cnt_reg[30]));
  FDCE \stopbit_fail_cnt_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[28]_i_1_n_4 ),
        .Q(stopbit_fail_cnt_reg[31]));
  FDCE \stopbit_fail_cnt_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[0]_i_2_n_4 ),
        .Q(stopbit_fail_cnt_reg[3]));
  FDCE \stopbit_fail_cnt_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[4]_i_1_n_7 ),
        .Q(stopbit_fail_cnt_reg[4]));
  CARRY4 \stopbit_fail_cnt_reg[4]_i_1 
       (.CI(\stopbit_fail_cnt_reg[0]_i_2_n_0 ),
        .CO({\stopbit_fail_cnt_reg[4]_i_1_n_0 ,\stopbit_fail_cnt_reg[4]_i_1_n_1 ,\stopbit_fail_cnt_reg[4]_i_1_n_2 ,\stopbit_fail_cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[4]_i_1_n_4 ,\stopbit_fail_cnt_reg[4]_i_1_n_5 ,\stopbit_fail_cnt_reg[4]_i_1_n_6 ,\stopbit_fail_cnt_reg[4]_i_1_n_7 }),
        .S({\stopbit_fail_cnt[4]_i_2_n_0 ,\stopbit_fail_cnt[4]_i_3_n_0 ,\stopbit_fail_cnt[4]_i_4_n_0 ,\stopbit_fail_cnt[4]_i_5_n_0 }));
  FDCE \stopbit_fail_cnt_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[4]_i_1_n_6 ),
        .Q(stopbit_fail_cnt_reg[5]));
  FDCE \stopbit_fail_cnt_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[4]_i_1_n_5 ),
        .Q(stopbit_fail_cnt_reg[6]));
  FDCE \stopbit_fail_cnt_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[4]_i_1_n_4 ),
        .Q(stopbit_fail_cnt_reg[7]));
  FDCE \stopbit_fail_cnt_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[8]_i_1_n_7 ),
        .Q(stopbit_fail_cnt_reg[8]));
  CARRY4 \stopbit_fail_cnt_reg[8]_i_1 
       (.CI(\stopbit_fail_cnt_reg[4]_i_1_n_0 ),
        .CO({\stopbit_fail_cnt_reg[8]_i_1_n_0 ,\stopbit_fail_cnt_reg[8]_i_1_n_1 ,\stopbit_fail_cnt_reg[8]_i_1_n_2 ,\stopbit_fail_cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[8]_i_1_n_4 ,\stopbit_fail_cnt_reg[8]_i_1_n_5 ,\stopbit_fail_cnt_reg[8]_i_1_n_6 ,\stopbit_fail_cnt_reg[8]_i_1_n_7 }),
        .S({\stopbit_fail_cnt[8]_i_2_n_0 ,\stopbit_fail_cnt[8]_i_3_n_0 ,\stopbit_fail_cnt[8]_i_4_n_0 ,\stopbit_fail_cnt[8]_i_5_n_0 }));
  FDCE \stopbit_fail_cnt_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[8]_i_1_n_6 ),
        .Q(stopbit_fail_cnt_reg[9]));
  FDRE z1_sclock_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sclock_reg),
        .Q(z1_sclock_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    z1_sin_reg_i_1
       (.I0(z1_sclock_reg),
        .I1(sclock_reg),
        .O(z1_sin_reg_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    z1_sin_reg_i_2__1
       (.I0(\ctrl_reg_reg[0] ),
        .I1(s00_axi_aresetn),
        .O(z1_sin_reg_i_2__1_n_0));
  FDCE z1_sin_reg_reg
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1_n_0),
        .CLR(z1_sin_reg_i_2__1_n_0),
        .D(sin_reg),
        .Q(z1_sin_reg));
endmodule

(* ORIG_REF_NAME = "deserialize" *) 
module block_design_pfs_daughtercard_0_0_deserialize_7
   (rx_fifo_wr,
    AR,
    rx_err_reg,
    D,
    \rd_data_reg[0] ,
    \rd_data_reg[1] ,
    \rd_data_reg[2] ,
    \rd_data_reg[3] ,
    \status_reg_reg[2] ,
    rclk_nxt,
    s00_axi_aclk,
    resp_nxt,
    \ctrl_reg_reg[0] ,
    s00_axi_aresetn,
    rx_err,
    \rd_sector_sel_reg[0] ,
    \rd_sector_sel_reg[0]_0 ,
    timer_reg,
    p_0_in,
    \rd_sector_sel_reg[0]_1 ,
    \rd_sector_sel_reg[0]_2 ,
    \rd_sector_sel_reg[0]_3 ,
    \rd_sector_sel_reg[0]_4 ,
    \rd_sector_sel_reg[0]_5 ,
    \rd_sector_sel_reg[0]_6 ,
    \rd_sector_sel_reg[0]_7 ,
    \rd_sector_sel_reg[0]_8 ,
    \rd_sector_sel_reg[0]_9 ,
    \rd_sector_sel_reg[0]_10 ,
    \rd_sector_sel_reg[0]_11 ,
    \rd_sector_sel_reg[0]_12 ,
    \rd_sector_sel_reg[0]_13 ,
    \rd_sector_sel_reg[0]_14 ,
    \rd_sector_sel_reg[0]_15 ,
    \rd_sector_sel_reg[0]_16 ,
    \rd_sector_sel_reg[0]_17 ,
    \rd_sector_sel_reg[0]_18 ,
    \rd_sector_sel_reg[0]_19 ,
    \rd_sector_sel_reg[0]_20 ,
    \rd_sector_sel_reg[0]_21 ,
    \rd_sector_sel_reg[0]_22 ,
    \rd_sector_sel_reg[0]_23 ,
    \rd_sector_sel_reg[0]_24 ,
    \rd_sector_sel_reg[0]_25 ,
    \rd_sector_sel_reg[0]_26 ,
    \rd_sector_sel_reg[0]_27 ,
    \rd_sector_sel_reg[0]_28 ,
    \rd_sector_sel_reg[0]_29 ,
    \rd_sector_sel_reg[0]_30 ,
    \rd_sector_sel_reg[0]_31 ,
    \rd_sector_sel_reg[0]_32 ,
    \rd_sector_sel_reg[0]_33 ,
    \rd_sector_sel_reg[0]_34 ,
    \rd_sector_sel_reg[0]_35 ,
    \rd_sector_sel_reg[0]_36 ,
    \rd_sector_sel_reg[0]_37 ,
    \rd_sector_sel_reg[0]_38 ,
    \rd_sector_sel_reg[0]_39 ,
    \rd_sector_sel_reg[0]_40 ,
    \rd_sector_sel_reg[0]_41 ,
    \rd_sector_sel_reg[0]_42 ,
    \rd_sector_sel_reg[0]_43 ,
    \rd_sector_sel_reg[0]_44 ,
    \rd_sector_sel_reg[0]_45 ,
    \rd_sector_sel_reg[0]_46 ,
    \rd_sector_sel_reg[0]_47 ,
    \rd_sector_sel_reg[0]_48 ,
    \rd_sector_sel_reg[0]_49 ,
    \rd_sector_sel_reg[0]_50 ,
    \rd_sector_sel_reg[0]_51 ,
    \rd_sector_sel_reg[0]_52 ,
    \rd_sector_sel_reg[0]_53 ,
    \rd_sector_sel_reg[0]_54 ,
    \rd_sector_addr_reg[2] ,
    tx_cnt_reg,
    \sector_rd_data[5]__0 ,
    Q,
    DO);
  output rx_fifo_wr;
  output [0:0]AR;
  output rx_err_reg;
  output [27:0]D;
  output \rd_data_reg[0] ;
  output \rd_data_reg[1] ;
  output \rd_data_reg[2] ;
  output \rd_data_reg[3] ;
  output [33:0]\status_reg_reg[2] ;
  input [0:0]rclk_nxt;
  input s00_axi_aclk;
  input [0:0]resp_nxt;
  input \ctrl_reg_reg[0] ;
  input s00_axi_aresetn;
  input [0:0]rx_err;
  input \rd_sector_sel_reg[0] ;
  input \rd_sector_sel_reg[0]_0 ;
  input [27:0]timer_reg;
  input [2:0]p_0_in;
  input \rd_sector_sel_reg[0]_1 ;
  input \rd_sector_sel_reg[0]_2 ;
  input \rd_sector_sel_reg[0]_3 ;
  input \rd_sector_sel_reg[0]_4 ;
  input \rd_sector_sel_reg[0]_5 ;
  input \rd_sector_sel_reg[0]_6 ;
  input \rd_sector_sel_reg[0]_7 ;
  input \rd_sector_sel_reg[0]_8 ;
  input \rd_sector_sel_reg[0]_9 ;
  input \rd_sector_sel_reg[0]_10 ;
  input \rd_sector_sel_reg[0]_11 ;
  input \rd_sector_sel_reg[0]_12 ;
  input \rd_sector_sel_reg[0]_13 ;
  input \rd_sector_sel_reg[0]_14 ;
  input \rd_sector_sel_reg[0]_15 ;
  input \rd_sector_sel_reg[0]_16 ;
  input \rd_sector_sel_reg[0]_17 ;
  input \rd_sector_sel_reg[0]_18 ;
  input \rd_sector_sel_reg[0]_19 ;
  input \rd_sector_sel_reg[0]_20 ;
  input \rd_sector_sel_reg[0]_21 ;
  input \rd_sector_sel_reg[0]_22 ;
  input \rd_sector_sel_reg[0]_23 ;
  input \rd_sector_sel_reg[0]_24 ;
  input \rd_sector_sel_reg[0]_25 ;
  input \rd_sector_sel_reg[0]_26 ;
  input \rd_sector_sel_reg[0]_27 ;
  input \rd_sector_sel_reg[0]_28 ;
  input \rd_sector_sel_reg[0]_29 ;
  input \rd_sector_sel_reg[0]_30 ;
  input \rd_sector_sel_reg[0]_31 ;
  input \rd_sector_sel_reg[0]_32 ;
  input \rd_sector_sel_reg[0]_33 ;
  input \rd_sector_sel_reg[0]_34 ;
  input \rd_sector_sel_reg[0]_35 ;
  input \rd_sector_sel_reg[0]_36 ;
  input \rd_sector_sel_reg[0]_37 ;
  input \rd_sector_sel_reg[0]_38 ;
  input \rd_sector_sel_reg[0]_39 ;
  input \rd_sector_sel_reg[0]_40 ;
  input \rd_sector_sel_reg[0]_41 ;
  input \rd_sector_sel_reg[0]_42 ;
  input \rd_sector_sel_reg[0]_43 ;
  input \rd_sector_sel_reg[0]_44 ;
  input \rd_sector_sel_reg[0]_45 ;
  input \rd_sector_sel_reg[0]_46 ;
  input \rd_sector_sel_reg[0]_47 ;
  input \rd_sector_sel_reg[0]_48 ;
  input \rd_sector_sel_reg[0]_49 ;
  input \rd_sector_sel_reg[0]_50 ;
  input \rd_sector_sel_reg[0]_51 ;
  input \rd_sector_sel_reg[0]_52 ;
  input \rd_sector_sel_reg[0]_53 ;
  input \rd_sector_sel_reg[0]_54 ;
  input [2:0]\rd_sector_addr_reg[2] ;
  input [31:0]tx_cnt_reg;
  input [27:0]\sector_rd_data[5]__0 ;
  input [27:0]Q;
  input [27:0]DO;

  wire [0:0]AR;
  wire [27:0]D;
  wire [27:0]DO;
  wire [27:0]Q;
  wire bitcount;
  wire bitcount0_carry__0_i_1__3_n_0;
  wire bitcount0_carry__0_i_2__3_n_0;
  wire bitcount0_carry__0_i_3__3_n_0;
  wire bitcount0_carry__0_i_4__3_n_0;
  wire bitcount0_carry__0_n_0;
  wire bitcount0_carry__0_n_1;
  wire bitcount0_carry__0_n_2;
  wire bitcount0_carry__0_n_3;
  wire bitcount0_carry__0_n_4;
  wire bitcount0_carry__0_n_5;
  wire bitcount0_carry__0_n_6;
  wire bitcount0_carry__0_n_7;
  wire bitcount0_carry__1_i_1__3_n_0;
  wire bitcount0_carry__1_i_2__3_n_0;
  wire bitcount0_carry__1_i_3__3_n_0;
  wire bitcount0_carry__1_i_4__3_n_0;
  wire bitcount0_carry__1_n_0;
  wire bitcount0_carry__1_n_1;
  wire bitcount0_carry__1_n_2;
  wire bitcount0_carry__1_n_3;
  wire bitcount0_carry__1_n_4;
  wire bitcount0_carry__1_n_5;
  wire bitcount0_carry__1_n_6;
  wire bitcount0_carry__1_n_7;
  wire bitcount0_carry__2_i_1__3_n_0;
  wire bitcount0_carry__2_i_2__3_n_0;
  wire bitcount0_carry__2_i_3__3_n_0;
  wire bitcount0_carry__2_i_4__3_n_0;
  wire bitcount0_carry__2_n_0;
  wire bitcount0_carry__2_n_1;
  wire bitcount0_carry__2_n_2;
  wire bitcount0_carry__2_n_3;
  wire bitcount0_carry__2_n_4;
  wire bitcount0_carry__2_n_5;
  wire bitcount0_carry__2_n_6;
  wire bitcount0_carry__2_n_7;
  wire bitcount0_carry__3_i_1__3_n_0;
  wire bitcount0_carry__3_i_2__3_n_0;
  wire bitcount0_carry__3_i_3__3_n_0;
  wire bitcount0_carry__3_i_4__3_n_0;
  wire bitcount0_carry__3_n_0;
  wire bitcount0_carry__3_n_1;
  wire bitcount0_carry__3_n_2;
  wire bitcount0_carry__3_n_3;
  wire bitcount0_carry__3_n_4;
  wire bitcount0_carry__3_n_5;
  wire bitcount0_carry__3_n_6;
  wire bitcount0_carry__3_n_7;
  wire bitcount0_carry__4_i_1__3_n_0;
  wire bitcount0_carry__4_i_2__3_n_0;
  wire bitcount0_carry__4_i_3__3_n_0;
  wire bitcount0_carry__4_i_4__3_n_0;
  wire bitcount0_carry__4_n_0;
  wire bitcount0_carry__4_n_1;
  wire bitcount0_carry__4_n_2;
  wire bitcount0_carry__4_n_3;
  wire bitcount0_carry__4_n_4;
  wire bitcount0_carry__4_n_5;
  wire bitcount0_carry__4_n_6;
  wire bitcount0_carry__4_n_7;
  wire bitcount0_carry__5_i_1__3_n_0;
  wire bitcount0_carry__5_i_2__3_n_0;
  wire bitcount0_carry__5_i_3__3_n_0;
  wire bitcount0_carry__5_i_4__3_n_0;
  wire bitcount0_carry__5_n_0;
  wire bitcount0_carry__5_n_1;
  wire bitcount0_carry__5_n_2;
  wire bitcount0_carry__5_n_3;
  wire bitcount0_carry__5_n_4;
  wire bitcount0_carry__5_n_5;
  wire bitcount0_carry__5_n_6;
  wire bitcount0_carry__5_n_7;
  wire bitcount0_carry__6_i_1__3_n_0;
  wire bitcount0_carry__6_i_2__3_n_0;
  wire bitcount0_carry__6_i_3__3_n_0;
  wire bitcount0_carry__6_n_2;
  wire bitcount0_carry__6_n_3;
  wire bitcount0_carry__6_n_5;
  wire bitcount0_carry__6_n_6;
  wire bitcount0_carry__6_n_7;
  wire bitcount0_carry_i_1__3_n_0;
  wire bitcount0_carry_i_2__3_n_0;
  wire bitcount0_carry_i_3__3_n_0;
  wire bitcount0_carry_i_4__3_n_0;
  wire bitcount0_carry_n_0;
  wire bitcount0_carry_n_1;
  wire bitcount0_carry_n_2;
  wire bitcount0_carry_n_3;
  wire bitcount0_carry_n_4;
  wire bitcount0_carry_n_5;
  wire bitcount0_carry_n_6;
  wire bitcount0_carry_n_7;
  wire \bitcount[0]_i_1__3_n_0 ;
  wire \bitcount[10]_i_1__3_n_0 ;
  wire \bitcount[11]_i_1__3_n_0 ;
  wire \bitcount[12]_i_1__3_n_0 ;
  wire \bitcount[13]_i_1__3_n_0 ;
  wire \bitcount[14]_i_1__3_n_0 ;
  wire \bitcount[15]_i_1__3_n_0 ;
  wire \bitcount[16]_i_1__3_n_0 ;
  wire \bitcount[17]_i_1__3_n_0 ;
  wire \bitcount[18]_i_1__3_n_0 ;
  wire \bitcount[19]_i_1__3_n_0 ;
  wire \bitcount[1]_i_1__3_n_0 ;
  wire \bitcount[20]_i_1__3_n_0 ;
  wire \bitcount[21]_i_1__3_n_0 ;
  wire \bitcount[22]_i_1__3_n_0 ;
  wire \bitcount[23]_i_1__3_n_0 ;
  wire \bitcount[24]_i_1__3_n_0 ;
  wire \bitcount[25]_i_1__3_n_0 ;
  wire \bitcount[26]_i_1__3_n_0 ;
  wire \bitcount[27]_i_1__3_n_0 ;
  wire \bitcount[28]_i_1__3_n_0 ;
  wire \bitcount[29]_i_1__3_n_0 ;
  wire \bitcount[2]_i_1__9_n_0 ;
  wire \bitcount[30]_i_1__3_n_0 ;
  wire \bitcount[31]_i_2__3_n_0 ;
  wire \bitcount[3]_i_1__3_n_0 ;
  wire \bitcount[4]_i_1__3_n_0 ;
  wire \bitcount[5]_i_1__3_n_0 ;
  wire \bitcount[6]_i_1__3_n_0 ;
  wire \bitcount[7]_i_1__3_n_0 ;
  wire \bitcount[8]_i_1__3_n_0 ;
  wire \bitcount[9]_i_1__3_n_0 ;
  wire \bitcount_reg_n_0_[0] ;
  wire \bitcount_reg_n_0_[10] ;
  wire \bitcount_reg_n_0_[11] ;
  wire \bitcount_reg_n_0_[12] ;
  wire \bitcount_reg_n_0_[13] ;
  wire \bitcount_reg_n_0_[14] ;
  wire \bitcount_reg_n_0_[15] ;
  wire \bitcount_reg_n_0_[16] ;
  wire \bitcount_reg_n_0_[17] ;
  wire \bitcount_reg_n_0_[18] ;
  wire \bitcount_reg_n_0_[19] ;
  wire \bitcount_reg_n_0_[1] ;
  wire \bitcount_reg_n_0_[20] ;
  wire \bitcount_reg_n_0_[21] ;
  wire \bitcount_reg_n_0_[22] ;
  wire \bitcount_reg_n_0_[23] ;
  wire \bitcount_reg_n_0_[24] ;
  wire \bitcount_reg_n_0_[25] ;
  wire \bitcount_reg_n_0_[26] ;
  wire \bitcount_reg_n_0_[27] ;
  wire \bitcount_reg_n_0_[28] ;
  wire \bitcount_reg_n_0_[29] ;
  wire \bitcount_reg_n_0_[2] ;
  wire \bitcount_reg_n_0_[30] ;
  wire \bitcount_reg_n_0_[31] ;
  wire \bitcount_reg_n_0_[3] ;
  wire \bitcount_reg_n_0_[4] ;
  wire \bitcount_reg_n_0_[5] ;
  wire \bitcount_reg_n_0_[6] ;
  wire \bitcount_reg_n_0_[7] ;
  wire \bitcount_reg_n_0_[8] ;
  wire \bitcount_reg_n_0_[9] ;
  wire \ctrl_reg_reg[0] ;
  wire dout_rdy1_out;
  wire dout_rdy_i_10__3_n_0;
  wire dout_rdy_i_2__3_n_0;
  wire dout_rdy_i_3__3_n_0;
  wire dout_rdy_i_4__3_n_0;
  wire dout_rdy_i_5__3_n_0;
  wire dout_rdy_i_6__3_n_0;
  wire dout_rdy_i_7__3_n_0;
  wire dout_rdy_i_8__3_n_0;
  wire dout_rdy_i_9__3_n_0;
  wire [2:0]p_0_in;
  wire [33:0]p_0_in_0;
  wire \parity_fail_cnt[0]_i_1__3_n_0 ;
  wire \parity_fail_cnt[0]_i_3__3_n_0 ;
  wire \parity_fail_cnt[0]_i_4__3_n_0 ;
  wire \parity_fail_cnt[0]_i_5__3_n_0 ;
  wire \parity_fail_cnt[0]_i_6__3_n_0 ;
  wire \parity_fail_cnt[12]_i_2__3_n_0 ;
  wire \parity_fail_cnt[12]_i_3__3_n_0 ;
  wire \parity_fail_cnt[12]_i_4__3_n_0 ;
  wire \parity_fail_cnt[12]_i_5__3_n_0 ;
  wire \parity_fail_cnt[16]_i_2__3_n_0 ;
  wire \parity_fail_cnt[16]_i_3__3_n_0 ;
  wire \parity_fail_cnt[16]_i_4__3_n_0 ;
  wire \parity_fail_cnt[16]_i_5__3_n_0 ;
  wire \parity_fail_cnt[20]_i_2__3_n_0 ;
  wire \parity_fail_cnt[20]_i_3__3_n_0 ;
  wire \parity_fail_cnt[20]_i_4__3_n_0 ;
  wire \parity_fail_cnt[20]_i_5__3_n_0 ;
  wire \parity_fail_cnt[24]_i_2__3_n_0 ;
  wire \parity_fail_cnt[24]_i_3__3_n_0 ;
  wire \parity_fail_cnt[24]_i_4__3_n_0 ;
  wire \parity_fail_cnt[24]_i_5__3_n_0 ;
  wire \parity_fail_cnt[28]_i_2__3_n_0 ;
  wire \parity_fail_cnt[28]_i_3__3_n_0 ;
  wire \parity_fail_cnt[28]_i_4__3_n_0 ;
  wire \parity_fail_cnt[28]_i_5__3_n_0 ;
  wire \parity_fail_cnt[4]_i_2__3_n_0 ;
  wire \parity_fail_cnt[4]_i_3__3_n_0 ;
  wire \parity_fail_cnt[4]_i_4__3_n_0 ;
  wire \parity_fail_cnt[4]_i_5__3_n_0 ;
  wire \parity_fail_cnt[8]_i_2__3_n_0 ;
  wire \parity_fail_cnt[8]_i_3__3_n_0 ;
  wire \parity_fail_cnt[8]_i_4__3_n_0 ;
  wire \parity_fail_cnt[8]_i_5__3_n_0 ;
  wire [31:1]parity_fail_cnt_reg;
  wire \parity_fail_cnt_reg[0]_i_2__3_n_0 ;
  wire \parity_fail_cnt_reg[0]_i_2__3_n_1 ;
  wire \parity_fail_cnt_reg[0]_i_2__3_n_2 ;
  wire \parity_fail_cnt_reg[0]_i_2__3_n_3 ;
  wire \parity_fail_cnt_reg[0]_i_2__3_n_4 ;
  wire \parity_fail_cnt_reg[0]_i_2__3_n_5 ;
  wire \parity_fail_cnt_reg[0]_i_2__3_n_6 ;
  wire \parity_fail_cnt_reg[0]_i_2__3_n_7 ;
  wire \parity_fail_cnt_reg[12]_i_1__3_n_0 ;
  wire \parity_fail_cnt_reg[12]_i_1__3_n_1 ;
  wire \parity_fail_cnt_reg[12]_i_1__3_n_2 ;
  wire \parity_fail_cnt_reg[12]_i_1__3_n_3 ;
  wire \parity_fail_cnt_reg[12]_i_1__3_n_4 ;
  wire \parity_fail_cnt_reg[12]_i_1__3_n_5 ;
  wire \parity_fail_cnt_reg[12]_i_1__3_n_6 ;
  wire \parity_fail_cnt_reg[12]_i_1__3_n_7 ;
  wire \parity_fail_cnt_reg[16]_i_1__3_n_0 ;
  wire \parity_fail_cnt_reg[16]_i_1__3_n_1 ;
  wire \parity_fail_cnt_reg[16]_i_1__3_n_2 ;
  wire \parity_fail_cnt_reg[16]_i_1__3_n_3 ;
  wire \parity_fail_cnt_reg[16]_i_1__3_n_4 ;
  wire \parity_fail_cnt_reg[16]_i_1__3_n_5 ;
  wire \parity_fail_cnt_reg[16]_i_1__3_n_6 ;
  wire \parity_fail_cnt_reg[16]_i_1__3_n_7 ;
  wire \parity_fail_cnt_reg[20]_i_1__3_n_0 ;
  wire \parity_fail_cnt_reg[20]_i_1__3_n_1 ;
  wire \parity_fail_cnt_reg[20]_i_1__3_n_2 ;
  wire \parity_fail_cnt_reg[20]_i_1__3_n_3 ;
  wire \parity_fail_cnt_reg[20]_i_1__3_n_4 ;
  wire \parity_fail_cnt_reg[20]_i_1__3_n_5 ;
  wire \parity_fail_cnt_reg[20]_i_1__3_n_6 ;
  wire \parity_fail_cnt_reg[20]_i_1__3_n_7 ;
  wire \parity_fail_cnt_reg[24]_i_1__3_n_0 ;
  wire \parity_fail_cnt_reg[24]_i_1__3_n_1 ;
  wire \parity_fail_cnt_reg[24]_i_1__3_n_2 ;
  wire \parity_fail_cnt_reg[24]_i_1__3_n_3 ;
  wire \parity_fail_cnt_reg[24]_i_1__3_n_4 ;
  wire \parity_fail_cnt_reg[24]_i_1__3_n_5 ;
  wire \parity_fail_cnt_reg[24]_i_1__3_n_6 ;
  wire \parity_fail_cnt_reg[24]_i_1__3_n_7 ;
  wire \parity_fail_cnt_reg[28]_i_1__3_n_1 ;
  wire \parity_fail_cnt_reg[28]_i_1__3_n_2 ;
  wire \parity_fail_cnt_reg[28]_i_1__3_n_3 ;
  wire \parity_fail_cnt_reg[28]_i_1__3_n_4 ;
  wire \parity_fail_cnt_reg[28]_i_1__3_n_5 ;
  wire \parity_fail_cnt_reg[28]_i_1__3_n_6 ;
  wire \parity_fail_cnt_reg[28]_i_1__3_n_7 ;
  wire \parity_fail_cnt_reg[4]_i_1__3_n_0 ;
  wire \parity_fail_cnt_reg[4]_i_1__3_n_1 ;
  wire \parity_fail_cnt_reg[4]_i_1__3_n_2 ;
  wire \parity_fail_cnt_reg[4]_i_1__3_n_3 ;
  wire \parity_fail_cnt_reg[4]_i_1__3_n_4 ;
  wire \parity_fail_cnt_reg[4]_i_1__3_n_5 ;
  wire \parity_fail_cnt_reg[4]_i_1__3_n_6 ;
  wire \parity_fail_cnt_reg[4]_i_1__3_n_7 ;
  wire \parity_fail_cnt_reg[8]_i_1__3_n_0 ;
  wire \parity_fail_cnt_reg[8]_i_1__3_n_1 ;
  wire \parity_fail_cnt_reg[8]_i_1__3_n_2 ;
  wire \parity_fail_cnt_reg[8]_i_1__3_n_3 ;
  wire \parity_fail_cnt_reg[8]_i_1__3_n_4 ;
  wire \parity_fail_cnt_reg[8]_i_1__3_n_5 ;
  wire \parity_fail_cnt_reg[8]_i_1__3_n_6 ;
  wire \parity_fail_cnt_reg[8]_i_1__3_n_7 ;
  wire [0:0]rclk_nxt;
  wire \rd_data[10]_i_11_n_0 ;
  wire \rd_data[11]_i_11_n_0 ;
  wire \rd_data[12]_i_11_n_0 ;
  wire \rd_data[13]_i_11_n_0 ;
  wire \rd_data[14]_i_11_n_0 ;
  wire \rd_data[15]_i_11_n_0 ;
  wire \rd_data[16]_i_11_n_0 ;
  wire \rd_data[17]_i_11_n_0 ;
  wire \rd_data[18]_i_11_n_0 ;
  wire \rd_data[19]_i_11_n_0 ;
  wire \rd_data[20]_i_11_n_0 ;
  wire \rd_data[21]_i_11_n_0 ;
  wire \rd_data[22]_i_11_n_0 ;
  wire \rd_data[23]_i_11_n_0 ;
  wire \rd_data[24]_i_11_n_0 ;
  wire \rd_data[25]_i_11_n_0 ;
  wire \rd_data[26]_i_11_n_0 ;
  wire \rd_data[27]_i_11_n_0 ;
  wire \rd_data[28]_i_11_n_0 ;
  wire \rd_data[29]_i_11_n_0 ;
  wire \rd_data[30]_i_11_n_0 ;
  wire \rd_data[31]_i_11_n_0 ;
  wire \rd_data[4]_i_11_n_0 ;
  wire \rd_data[5]_i_11_n_0 ;
  wire \rd_data[6]_i_11_n_0 ;
  wire \rd_data[7]_i_11_n_0 ;
  wire \rd_data[8]_i_11_n_0 ;
  wire \rd_data[9]_i_11_n_0 ;
  wire \rd_data_reg[0] ;
  wire \rd_data_reg[10]_i_2_n_0 ;
  wire \rd_data_reg[11]_i_2_n_0 ;
  wire \rd_data_reg[12]_i_2_n_0 ;
  wire \rd_data_reg[13]_i_2_n_0 ;
  wire \rd_data_reg[14]_i_2_n_0 ;
  wire \rd_data_reg[15]_i_2_n_0 ;
  wire \rd_data_reg[16]_i_2_n_0 ;
  wire \rd_data_reg[17]_i_2_n_0 ;
  wire \rd_data_reg[18]_i_2_n_0 ;
  wire \rd_data_reg[19]_i_2_n_0 ;
  wire \rd_data_reg[1] ;
  wire \rd_data_reg[20]_i_2_n_0 ;
  wire \rd_data_reg[21]_i_2_n_0 ;
  wire \rd_data_reg[22]_i_2_n_0 ;
  wire \rd_data_reg[23]_i_2_n_0 ;
  wire \rd_data_reg[24]_i_2_n_0 ;
  wire \rd_data_reg[25]_i_2_n_0 ;
  wire \rd_data_reg[26]_i_2_n_0 ;
  wire \rd_data_reg[27]_i_2_n_0 ;
  wire \rd_data_reg[28]_i_2_n_0 ;
  wire \rd_data_reg[29]_i_2_n_0 ;
  wire \rd_data_reg[2] ;
  wire \rd_data_reg[30]_i_2_n_0 ;
  wire \rd_data_reg[31]_i_2_n_0 ;
  wire \rd_data_reg[3] ;
  wire \rd_data_reg[4]_i_2_n_0 ;
  wire \rd_data_reg[5]_i_2_n_0 ;
  wire \rd_data_reg[6]_i_2_n_0 ;
  wire \rd_data_reg[7]_i_2_n_0 ;
  wire \rd_data_reg[8]_i_2_n_0 ;
  wire \rd_data_reg[9]_i_2_n_0 ;
  wire [2:0]\rd_sector_addr_reg[2] ;
  wire \rd_sector_sel_reg[0] ;
  wire \rd_sector_sel_reg[0]_0 ;
  wire \rd_sector_sel_reg[0]_1 ;
  wire \rd_sector_sel_reg[0]_10 ;
  wire \rd_sector_sel_reg[0]_11 ;
  wire \rd_sector_sel_reg[0]_12 ;
  wire \rd_sector_sel_reg[0]_13 ;
  wire \rd_sector_sel_reg[0]_14 ;
  wire \rd_sector_sel_reg[0]_15 ;
  wire \rd_sector_sel_reg[0]_16 ;
  wire \rd_sector_sel_reg[0]_17 ;
  wire \rd_sector_sel_reg[0]_18 ;
  wire \rd_sector_sel_reg[0]_19 ;
  wire \rd_sector_sel_reg[0]_2 ;
  wire \rd_sector_sel_reg[0]_20 ;
  wire \rd_sector_sel_reg[0]_21 ;
  wire \rd_sector_sel_reg[0]_22 ;
  wire \rd_sector_sel_reg[0]_23 ;
  wire \rd_sector_sel_reg[0]_24 ;
  wire \rd_sector_sel_reg[0]_25 ;
  wire \rd_sector_sel_reg[0]_26 ;
  wire \rd_sector_sel_reg[0]_27 ;
  wire \rd_sector_sel_reg[0]_28 ;
  wire \rd_sector_sel_reg[0]_29 ;
  wire \rd_sector_sel_reg[0]_3 ;
  wire \rd_sector_sel_reg[0]_30 ;
  wire \rd_sector_sel_reg[0]_31 ;
  wire \rd_sector_sel_reg[0]_32 ;
  wire \rd_sector_sel_reg[0]_33 ;
  wire \rd_sector_sel_reg[0]_34 ;
  wire \rd_sector_sel_reg[0]_35 ;
  wire \rd_sector_sel_reg[0]_36 ;
  wire \rd_sector_sel_reg[0]_37 ;
  wire \rd_sector_sel_reg[0]_38 ;
  wire \rd_sector_sel_reg[0]_39 ;
  wire \rd_sector_sel_reg[0]_4 ;
  wire \rd_sector_sel_reg[0]_40 ;
  wire \rd_sector_sel_reg[0]_41 ;
  wire \rd_sector_sel_reg[0]_42 ;
  wire \rd_sector_sel_reg[0]_43 ;
  wire \rd_sector_sel_reg[0]_44 ;
  wire \rd_sector_sel_reg[0]_45 ;
  wire \rd_sector_sel_reg[0]_46 ;
  wire \rd_sector_sel_reg[0]_47 ;
  wire \rd_sector_sel_reg[0]_48 ;
  wire \rd_sector_sel_reg[0]_49 ;
  wire \rd_sector_sel_reg[0]_5 ;
  wire \rd_sector_sel_reg[0]_50 ;
  wire \rd_sector_sel_reg[0]_51 ;
  wire \rd_sector_sel_reg[0]_52 ;
  wire \rd_sector_sel_reg[0]_53 ;
  wire \rd_sector_sel_reg[0]_54 ;
  wire \rd_sector_sel_reg[0]_6 ;
  wire \rd_sector_sel_reg[0]_7 ;
  wire \rd_sector_sel_reg[0]_8 ;
  wire \rd_sector_sel_reg[0]_9 ;
  wire [0:0]resp_nxt;
  wire \rx_cnt[0]_i_2__3_n_0 ;
  wire \rx_cnt[0]_i_3__3_n_0 ;
  wire \rx_cnt[0]_i_4__3_n_0 ;
  wire \rx_cnt[0]_i_5__3_n_0 ;
  wire \rx_cnt[12]_i_2__3_n_0 ;
  wire \rx_cnt[12]_i_3__3_n_0 ;
  wire \rx_cnt[12]_i_4__3_n_0 ;
  wire \rx_cnt[12]_i_5__3_n_0 ;
  wire \rx_cnt[16]_i_2__3_n_0 ;
  wire \rx_cnt[16]_i_3__3_n_0 ;
  wire \rx_cnt[16]_i_4__3_n_0 ;
  wire \rx_cnt[16]_i_5__3_n_0 ;
  wire \rx_cnt[20]_i_2__3_n_0 ;
  wire \rx_cnt[20]_i_3__3_n_0 ;
  wire \rx_cnt[20]_i_4__3_n_0 ;
  wire \rx_cnt[20]_i_5__3_n_0 ;
  wire \rx_cnt[24]_i_2__3_n_0 ;
  wire \rx_cnt[24]_i_3__3_n_0 ;
  wire \rx_cnt[24]_i_4__3_n_0 ;
  wire \rx_cnt[24]_i_5__3_n_0 ;
  wire \rx_cnt[28]_i_2__3_n_0 ;
  wire \rx_cnt[28]_i_3__3_n_0 ;
  wire \rx_cnt[28]_i_4__3_n_0 ;
  wire \rx_cnt[28]_i_5__3_n_0 ;
  wire \rx_cnt[4]_i_2__3_n_0 ;
  wire \rx_cnt[4]_i_3__3_n_0 ;
  wire \rx_cnt[4]_i_4__3_n_0 ;
  wire \rx_cnt[4]_i_5__3_n_0 ;
  wire \rx_cnt[8]_i_2__3_n_0 ;
  wire \rx_cnt[8]_i_3__3_n_0 ;
  wire \rx_cnt[8]_i_4__3_n_0 ;
  wire \rx_cnt[8]_i_5__3_n_0 ;
  wire [31:0]rx_cnt_reg;
  wire \rx_cnt_reg[0]_i_1__3_n_0 ;
  wire \rx_cnt_reg[0]_i_1__3_n_1 ;
  wire \rx_cnt_reg[0]_i_1__3_n_2 ;
  wire \rx_cnt_reg[0]_i_1__3_n_3 ;
  wire \rx_cnt_reg[0]_i_1__3_n_4 ;
  wire \rx_cnt_reg[0]_i_1__3_n_5 ;
  wire \rx_cnt_reg[0]_i_1__3_n_6 ;
  wire \rx_cnt_reg[0]_i_1__3_n_7 ;
  wire \rx_cnt_reg[12]_i_1__3_n_0 ;
  wire \rx_cnt_reg[12]_i_1__3_n_1 ;
  wire \rx_cnt_reg[12]_i_1__3_n_2 ;
  wire \rx_cnt_reg[12]_i_1__3_n_3 ;
  wire \rx_cnt_reg[12]_i_1__3_n_4 ;
  wire \rx_cnt_reg[12]_i_1__3_n_5 ;
  wire \rx_cnt_reg[12]_i_1__3_n_6 ;
  wire \rx_cnt_reg[12]_i_1__3_n_7 ;
  wire \rx_cnt_reg[16]_i_1__3_n_0 ;
  wire \rx_cnt_reg[16]_i_1__3_n_1 ;
  wire \rx_cnt_reg[16]_i_1__3_n_2 ;
  wire \rx_cnt_reg[16]_i_1__3_n_3 ;
  wire \rx_cnt_reg[16]_i_1__3_n_4 ;
  wire \rx_cnt_reg[16]_i_1__3_n_5 ;
  wire \rx_cnt_reg[16]_i_1__3_n_6 ;
  wire \rx_cnt_reg[16]_i_1__3_n_7 ;
  wire \rx_cnt_reg[20]_i_1__3_n_0 ;
  wire \rx_cnt_reg[20]_i_1__3_n_1 ;
  wire \rx_cnt_reg[20]_i_1__3_n_2 ;
  wire \rx_cnt_reg[20]_i_1__3_n_3 ;
  wire \rx_cnt_reg[20]_i_1__3_n_4 ;
  wire \rx_cnt_reg[20]_i_1__3_n_5 ;
  wire \rx_cnt_reg[20]_i_1__3_n_6 ;
  wire \rx_cnt_reg[20]_i_1__3_n_7 ;
  wire \rx_cnt_reg[24]_i_1__3_n_0 ;
  wire \rx_cnt_reg[24]_i_1__3_n_1 ;
  wire \rx_cnt_reg[24]_i_1__3_n_2 ;
  wire \rx_cnt_reg[24]_i_1__3_n_3 ;
  wire \rx_cnt_reg[24]_i_1__3_n_4 ;
  wire \rx_cnt_reg[24]_i_1__3_n_5 ;
  wire \rx_cnt_reg[24]_i_1__3_n_6 ;
  wire \rx_cnt_reg[24]_i_1__3_n_7 ;
  wire \rx_cnt_reg[28]_i_1__3_n_1 ;
  wire \rx_cnt_reg[28]_i_1__3_n_2 ;
  wire \rx_cnt_reg[28]_i_1__3_n_3 ;
  wire \rx_cnt_reg[28]_i_1__3_n_4 ;
  wire \rx_cnt_reg[28]_i_1__3_n_5 ;
  wire \rx_cnt_reg[28]_i_1__3_n_6 ;
  wire \rx_cnt_reg[28]_i_1__3_n_7 ;
  wire \rx_cnt_reg[4]_i_1__3_n_0 ;
  wire \rx_cnt_reg[4]_i_1__3_n_1 ;
  wire \rx_cnt_reg[4]_i_1__3_n_2 ;
  wire \rx_cnt_reg[4]_i_1__3_n_3 ;
  wire \rx_cnt_reg[4]_i_1__3_n_4 ;
  wire \rx_cnt_reg[4]_i_1__3_n_5 ;
  wire \rx_cnt_reg[4]_i_1__3_n_6 ;
  wire \rx_cnt_reg[4]_i_1__3_n_7 ;
  wire \rx_cnt_reg[8]_i_1__3_n_0 ;
  wire \rx_cnt_reg[8]_i_1__3_n_1 ;
  wire \rx_cnt_reg[8]_i_1__3_n_2 ;
  wire \rx_cnt_reg[8]_i_1__3_n_3 ;
  wire \rx_cnt_reg[8]_i_1__3_n_4 ;
  wire \rx_cnt_reg[8]_i_1__3_n_5 ;
  wire \rx_cnt_reg[8]_i_1__3_n_6 ;
  wire \rx_cnt_reg[8]_i_1__3_n_7 ;
  wire [0:0]rx_err;
  wire rx_err_reg;
  wire rx_fifo_wr;
  wire [0:0]rx_parity_fails;
  wire [0:0]rx_stopbit_fails;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire sclock_reg;
  wire [31:4]\sector_rd_data[4]__0 ;
  wire [27:0]\sector_rd_data[5]__0 ;
  wire \shift_reg_reg_n_0_[0] ;
  wire sin_reg;
  wire [2:0]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[0]_i_2__3_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire \state[1]_i_2__3_n_0 ;
  wire \state[2]_i_10__3_n_0 ;
  wire \state[2]_i_11__3_n_0 ;
  wire \state[2]_i_1__0_n_0 ;
  wire \state[2]_i_2__3_n_0 ;
  wire \state[2]_i_3__3_n_0 ;
  wire \state[2]_i_4__3_n_0 ;
  wire \state[2]_i_5__3_n_0 ;
  wire \state[2]_i_6__3_n_0 ;
  wire \state[2]_i_7__3_n_0 ;
  wire \state[2]_i_8__3_n_0 ;
  wire \state[2]_i_9__3_n_0 ;
  wire [33:0]\status_reg_reg[2] ;
  wire \stopbit_fail_cnt[0]_i_10__3_n_0 ;
  wire \stopbit_fail_cnt[0]_i_11__3_n_0 ;
  wire \stopbit_fail_cnt[0]_i_12__3_n_0 ;
  wire \stopbit_fail_cnt[0]_i_13__3_n_0 ;
  wire \stopbit_fail_cnt[0]_i_14__3_n_0 ;
  wire \stopbit_fail_cnt[0]_i_15__3_n_0 ;
  wire \stopbit_fail_cnt[0]_i_16__3_n_0 ;
  wire \stopbit_fail_cnt[0]_i_1__3_n_0 ;
  wire \stopbit_fail_cnt[0]_i_3__3_n_0 ;
  wire \stopbit_fail_cnt[0]_i_4__3_n_0 ;
  wire \stopbit_fail_cnt[0]_i_5__3_n_0 ;
  wire \stopbit_fail_cnt[0]_i_6__3_n_0 ;
  wire \stopbit_fail_cnt[0]_i_7__3_n_0 ;
  wire \stopbit_fail_cnt[0]_i_8__3_n_0 ;
  wire \stopbit_fail_cnt[0]_i_9__3_n_0 ;
  wire \stopbit_fail_cnt[12]_i_2__3_n_0 ;
  wire \stopbit_fail_cnt[12]_i_3__3_n_0 ;
  wire \stopbit_fail_cnt[12]_i_4__3_n_0 ;
  wire \stopbit_fail_cnt[12]_i_5__3_n_0 ;
  wire \stopbit_fail_cnt[16]_i_2__3_n_0 ;
  wire \stopbit_fail_cnt[16]_i_3__3_n_0 ;
  wire \stopbit_fail_cnt[16]_i_4__3_n_0 ;
  wire \stopbit_fail_cnt[16]_i_5__3_n_0 ;
  wire \stopbit_fail_cnt[20]_i_2__3_n_0 ;
  wire \stopbit_fail_cnt[20]_i_3__3_n_0 ;
  wire \stopbit_fail_cnt[20]_i_4__3_n_0 ;
  wire \stopbit_fail_cnt[20]_i_5__3_n_0 ;
  wire \stopbit_fail_cnt[24]_i_2__3_n_0 ;
  wire \stopbit_fail_cnt[24]_i_3__3_n_0 ;
  wire \stopbit_fail_cnt[24]_i_4__3_n_0 ;
  wire \stopbit_fail_cnt[24]_i_5__3_n_0 ;
  wire \stopbit_fail_cnt[28]_i_2__3_n_0 ;
  wire \stopbit_fail_cnt[28]_i_3__3_n_0 ;
  wire \stopbit_fail_cnt[28]_i_4__3_n_0 ;
  wire \stopbit_fail_cnt[28]_i_5__3_n_0 ;
  wire \stopbit_fail_cnt[4]_i_2__3_n_0 ;
  wire \stopbit_fail_cnt[4]_i_3__3_n_0 ;
  wire \stopbit_fail_cnt[4]_i_4__3_n_0 ;
  wire \stopbit_fail_cnt[4]_i_5__3_n_0 ;
  wire \stopbit_fail_cnt[8]_i_2__3_n_0 ;
  wire \stopbit_fail_cnt[8]_i_3__3_n_0 ;
  wire \stopbit_fail_cnt[8]_i_4__3_n_0 ;
  wire \stopbit_fail_cnt[8]_i_5__3_n_0 ;
  wire [31:1]stopbit_fail_cnt_reg;
  wire \stopbit_fail_cnt_reg[0]_i_2__3_n_0 ;
  wire \stopbit_fail_cnt_reg[0]_i_2__3_n_1 ;
  wire \stopbit_fail_cnt_reg[0]_i_2__3_n_2 ;
  wire \stopbit_fail_cnt_reg[0]_i_2__3_n_3 ;
  wire \stopbit_fail_cnt_reg[0]_i_2__3_n_4 ;
  wire \stopbit_fail_cnt_reg[0]_i_2__3_n_5 ;
  wire \stopbit_fail_cnt_reg[0]_i_2__3_n_6 ;
  wire \stopbit_fail_cnt_reg[0]_i_2__3_n_7 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__3_n_0 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__3_n_1 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__3_n_2 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__3_n_3 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__3_n_4 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__3_n_5 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__3_n_6 ;
  wire \stopbit_fail_cnt_reg[12]_i_1__3_n_7 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__3_n_0 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__3_n_1 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__3_n_2 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__3_n_3 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__3_n_4 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__3_n_5 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__3_n_6 ;
  wire \stopbit_fail_cnt_reg[16]_i_1__3_n_7 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__3_n_0 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__3_n_1 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__3_n_2 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__3_n_3 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__3_n_4 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__3_n_5 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__3_n_6 ;
  wire \stopbit_fail_cnt_reg[20]_i_1__3_n_7 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__3_n_0 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__3_n_1 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__3_n_2 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__3_n_3 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__3_n_4 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__3_n_5 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__3_n_6 ;
  wire \stopbit_fail_cnt_reg[24]_i_1__3_n_7 ;
  wire \stopbit_fail_cnt_reg[28]_i_1__3_n_1 ;
  wire \stopbit_fail_cnt_reg[28]_i_1__3_n_2 ;
  wire \stopbit_fail_cnt_reg[28]_i_1__3_n_3 ;
  wire \stopbit_fail_cnt_reg[28]_i_1__3_n_4 ;
  wire \stopbit_fail_cnt_reg[28]_i_1__3_n_5 ;
  wire \stopbit_fail_cnt_reg[28]_i_1__3_n_6 ;
  wire \stopbit_fail_cnt_reg[28]_i_1__3_n_7 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__3_n_0 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__3_n_1 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__3_n_2 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__3_n_3 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__3_n_4 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__3_n_5 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__3_n_6 ;
  wire \stopbit_fail_cnt_reg[4]_i_1__3_n_7 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__3_n_0 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__3_n_1 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__3_n_2 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__3_n_3 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__3_n_4 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__3_n_5 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__3_n_6 ;
  wire \stopbit_fail_cnt_reg[8]_i_1__3_n_7 ;
  wire [27:0]timer_reg;
  wire [31:0]tx_cnt_reg;
  wire z1_sclock_reg;
  wire z1_sin_reg;
  wire z1_sin_reg_i_1__3_n_0;
  wire z1_sin_reg_i_2_n_0;
  wire [3:2]NLW_bitcount0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_bitcount0_carry__6_O_UNCONNECTED;
  wire [3:3]\NLW_parity_fail_cnt_reg[28]_i_1__3_CO_UNCONNECTED ;
  wire [3:3]\NLW_rx_cnt_reg[28]_i_1__3_CO_UNCONNECTED ;
  wire [3:3]\NLW_stopbit_fail_cnt_reg[28]_i_1__3_CO_UNCONNECTED ;

  CARRY4 bitcount0_carry
       (.CI(1'b0),
        .CO({bitcount0_carry_n_0,bitcount0_carry_n_1,bitcount0_carry_n_2,bitcount0_carry_n_3}),
        .CYINIT(\bitcount_reg_n_0_[0] ),
        .DI({\bitcount_reg_n_0_[4] ,\bitcount_reg_n_0_[3] ,\bitcount_reg_n_0_[2] ,\bitcount_reg_n_0_[1] }),
        .O({bitcount0_carry_n_4,bitcount0_carry_n_5,bitcount0_carry_n_6,bitcount0_carry_n_7}),
        .S({bitcount0_carry_i_1__3_n_0,bitcount0_carry_i_2__3_n_0,bitcount0_carry_i_3__3_n_0,bitcount0_carry_i_4__3_n_0}));
  CARRY4 bitcount0_carry__0
       (.CI(bitcount0_carry_n_0),
        .CO({bitcount0_carry__0_n_0,bitcount0_carry__0_n_1,bitcount0_carry__0_n_2,bitcount0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\bitcount_reg_n_0_[8] ,\bitcount_reg_n_0_[7] ,\bitcount_reg_n_0_[6] ,\bitcount_reg_n_0_[5] }),
        .O({bitcount0_carry__0_n_4,bitcount0_carry__0_n_5,bitcount0_carry__0_n_6,bitcount0_carry__0_n_7}),
        .S({bitcount0_carry__0_i_1__3_n_0,bitcount0_carry__0_i_2__3_n_0,bitcount0_carry__0_i_3__3_n_0,bitcount0_carry__0_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_1__3
       (.I0(\bitcount_reg_n_0_[8] ),
        .O(bitcount0_carry__0_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_2__3
       (.I0(\bitcount_reg_n_0_[7] ),
        .O(bitcount0_carry__0_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_3__3
       (.I0(\bitcount_reg_n_0_[6] ),
        .O(bitcount0_carry__0_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_4__3
       (.I0(\bitcount_reg_n_0_[5] ),
        .O(bitcount0_carry__0_i_4__3_n_0));
  CARRY4 bitcount0_carry__1
       (.CI(bitcount0_carry__0_n_0),
        .CO({bitcount0_carry__1_n_0,bitcount0_carry__1_n_1,bitcount0_carry__1_n_2,bitcount0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\bitcount_reg_n_0_[12] ,\bitcount_reg_n_0_[11] ,\bitcount_reg_n_0_[10] ,\bitcount_reg_n_0_[9] }),
        .O({bitcount0_carry__1_n_4,bitcount0_carry__1_n_5,bitcount0_carry__1_n_6,bitcount0_carry__1_n_7}),
        .S({bitcount0_carry__1_i_1__3_n_0,bitcount0_carry__1_i_2__3_n_0,bitcount0_carry__1_i_3__3_n_0,bitcount0_carry__1_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_1__3
       (.I0(\bitcount_reg_n_0_[12] ),
        .O(bitcount0_carry__1_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_2__3
       (.I0(\bitcount_reg_n_0_[11] ),
        .O(bitcount0_carry__1_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_3__3
       (.I0(\bitcount_reg_n_0_[10] ),
        .O(bitcount0_carry__1_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_4__3
       (.I0(\bitcount_reg_n_0_[9] ),
        .O(bitcount0_carry__1_i_4__3_n_0));
  CARRY4 bitcount0_carry__2
       (.CI(bitcount0_carry__1_n_0),
        .CO({bitcount0_carry__2_n_0,bitcount0_carry__2_n_1,bitcount0_carry__2_n_2,bitcount0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\bitcount_reg_n_0_[16] ,\bitcount_reg_n_0_[15] ,\bitcount_reg_n_0_[14] ,\bitcount_reg_n_0_[13] }),
        .O({bitcount0_carry__2_n_4,bitcount0_carry__2_n_5,bitcount0_carry__2_n_6,bitcount0_carry__2_n_7}),
        .S({bitcount0_carry__2_i_1__3_n_0,bitcount0_carry__2_i_2__3_n_0,bitcount0_carry__2_i_3__3_n_0,bitcount0_carry__2_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_1__3
       (.I0(\bitcount_reg_n_0_[16] ),
        .O(bitcount0_carry__2_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_2__3
       (.I0(\bitcount_reg_n_0_[15] ),
        .O(bitcount0_carry__2_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_3__3
       (.I0(\bitcount_reg_n_0_[14] ),
        .O(bitcount0_carry__2_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_4__3
       (.I0(\bitcount_reg_n_0_[13] ),
        .O(bitcount0_carry__2_i_4__3_n_0));
  CARRY4 bitcount0_carry__3
       (.CI(bitcount0_carry__2_n_0),
        .CO({bitcount0_carry__3_n_0,bitcount0_carry__3_n_1,bitcount0_carry__3_n_2,bitcount0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\bitcount_reg_n_0_[20] ,\bitcount_reg_n_0_[19] ,\bitcount_reg_n_0_[18] ,\bitcount_reg_n_0_[17] }),
        .O({bitcount0_carry__3_n_4,bitcount0_carry__3_n_5,bitcount0_carry__3_n_6,bitcount0_carry__3_n_7}),
        .S({bitcount0_carry__3_i_1__3_n_0,bitcount0_carry__3_i_2__3_n_0,bitcount0_carry__3_i_3__3_n_0,bitcount0_carry__3_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_1__3
       (.I0(\bitcount_reg_n_0_[20] ),
        .O(bitcount0_carry__3_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_2__3
       (.I0(\bitcount_reg_n_0_[19] ),
        .O(bitcount0_carry__3_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_3__3
       (.I0(\bitcount_reg_n_0_[18] ),
        .O(bitcount0_carry__3_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_4__3
       (.I0(\bitcount_reg_n_0_[17] ),
        .O(bitcount0_carry__3_i_4__3_n_0));
  CARRY4 bitcount0_carry__4
       (.CI(bitcount0_carry__3_n_0),
        .CO({bitcount0_carry__4_n_0,bitcount0_carry__4_n_1,bitcount0_carry__4_n_2,bitcount0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({\bitcount_reg_n_0_[24] ,\bitcount_reg_n_0_[23] ,\bitcount_reg_n_0_[22] ,\bitcount_reg_n_0_[21] }),
        .O({bitcount0_carry__4_n_4,bitcount0_carry__4_n_5,bitcount0_carry__4_n_6,bitcount0_carry__4_n_7}),
        .S({bitcount0_carry__4_i_1__3_n_0,bitcount0_carry__4_i_2__3_n_0,bitcount0_carry__4_i_3__3_n_0,bitcount0_carry__4_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_1__3
       (.I0(\bitcount_reg_n_0_[24] ),
        .O(bitcount0_carry__4_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_2__3
       (.I0(\bitcount_reg_n_0_[23] ),
        .O(bitcount0_carry__4_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_3__3
       (.I0(\bitcount_reg_n_0_[22] ),
        .O(bitcount0_carry__4_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_4__3
       (.I0(\bitcount_reg_n_0_[21] ),
        .O(bitcount0_carry__4_i_4__3_n_0));
  CARRY4 bitcount0_carry__5
       (.CI(bitcount0_carry__4_n_0),
        .CO({bitcount0_carry__5_n_0,bitcount0_carry__5_n_1,bitcount0_carry__5_n_2,bitcount0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({\bitcount_reg_n_0_[28] ,\bitcount_reg_n_0_[27] ,\bitcount_reg_n_0_[26] ,\bitcount_reg_n_0_[25] }),
        .O({bitcount0_carry__5_n_4,bitcount0_carry__5_n_5,bitcount0_carry__5_n_6,bitcount0_carry__5_n_7}),
        .S({bitcount0_carry__5_i_1__3_n_0,bitcount0_carry__5_i_2__3_n_0,bitcount0_carry__5_i_3__3_n_0,bitcount0_carry__5_i_4__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_1__3
       (.I0(\bitcount_reg_n_0_[28] ),
        .O(bitcount0_carry__5_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_2__3
       (.I0(\bitcount_reg_n_0_[27] ),
        .O(bitcount0_carry__5_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_3__3
       (.I0(\bitcount_reg_n_0_[26] ),
        .O(bitcount0_carry__5_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_4__3
       (.I0(\bitcount_reg_n_0_[25] ),
        .O(bitcount0_carry__5_i_4__3_n_0));
  CARRY4 bitcount0_carry__6
       (.CI(bitcount0_carry__5_n_0),
        .CO({NLW_bitcount0_carry__6_CO_UNCONNECTED[3:2],bitcount0_carry__6_n_2,bitcount0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\bitcount_reg_n_0_[30] ,\bitcount_reg_n_0_[29] }),
        .O({NLW_bitcount0_carry__6_O_UNCONNECTED[3],bitcount0_carry__6_n_5,bitcount0_carry__6_n_6,bitcount0_carry__6_n_7}),
        .S({1'b0,bitcount0_carry__6_i_1__3_n_0,bitcount0_carry__6_i_2__3_n_0,bitcount0_carry__6_i_3__3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__6_i_1__3
       (.I0(\bitcount_reg_n_0_[31] ),
        .O(bitcount0_carry__6_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__6_i_2__3
       (.I0(\bitcount_reg_n_0_[30] ),
        .O(bitcount0_carry__6_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__6_i_3__3
       (.I0(\bitcount_reg_n_0_[29] ),
        .O(bitcount0_carry__6_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_1__3
       (.I0(\bitcount_reg_n_0_[4] ),
        .O(bitcount0_carry_i_1__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_2__3
       (.I0(\bitcount_reg_n_0_[3] ),
        .O(bitcount0_carry_i_2__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_3__3
       (.I0(\bitcount_reg_n_0_[2] ),
        .O(bitcount0_carry_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_4__3
       (.I0(\bitcount_reg_n_0_[1] ),
        .O(bitcount0_carry_i_4__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bitcount[0]_i_1__3 
       (.I0(state[0]),
        .I1(\bitcount_reg_n_0_[0] ),
        .O(\bitcount[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[10]_i_1__3 
       (.I0(state[0]),
        .I1(bitcount0_carry__1_n_6),
        .O(\bitcount[10]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[11]_i_1__3 
       (.I0(state[0]),
        .I1(bitcount0_carry__1_n_5),
        .O(\bitcount[11]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[12]_i_1__3 
       (.I0(state[0]),
        .I1(bitcount0_carry__1_n_4),
        .O(\bitcount[12]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[13]_i_1__3 
       (.I0(state[0]),
        .I1(bitcount0_carry__2_n_7),
        .O(\bitcount[13]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[14]_i_1__3 
       (.I0(state[0]),
        .I1(bitcount0_carry__2_n_6),
        .O(\bitcount[14]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[15]_i_1__3 
       (.I0(state[0]),
        .I1(bitcount0_carry__2_n_5),
        .O(\bitcount[15]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[16]_i_1__3 
       (.I0(state[0]),
        .I1(bitcount0_carry__2_n_4),
        .O(\bitcount[16]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[17]_i_1__3 
       (.I0(state[0]),
        .I1(bitcount0_carry__3_n_7),
        .O(\bitcount[17]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[18]_i_1__3 
       (.I0(state[0]),
        .I1(bitcount0_carry__3_n_6),
        .O(\bitcount[18]_i_1__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[19]_i_1__3 
       (.I0(state[0]),
        .I1(bitcount0_carry__3_n_5),
        .O(\bitcount[19]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bitcount[1]_i_1__3 
       (.I0(bitcount0_carry_n_7),
        .I1(state[0]),
        .O(\bitcount[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[20]_i_1__3 
       (.I0(state[0]),
        .I1(bitcount0_carry__3_n_4),
        .O(\bitcount[20]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[21]_i_1__3 
       (.I0(state[0]),
        .I1(bitcount0_carry__4_n_7),
        .O(\bitcount[21]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[22]_i_1__3 
       (.I0(state[0]),
        .I1(bitcount0_carry__4_n_6),
        .O(\bitcount[22]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[23]_i_1__3 
       (.I0(state[0]),
        .I1(bitcount0_carry__4_n_5),
        .O(\bitcount[23]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[24]_i_1__3 
       (.I0(state[0]),
        .I1(bitcount0_carry__4_n_4),
        .O(\bitcount[24]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[25]_i_1__3 
       (.I0(state[0]),
        .I1(bitcount0_carry__5_n_7),
        .O(\bitcount[25]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[26]_i_1__3 
       (.I0(state[0]),
        .I1(bitcount0_carry__5_n_6),
        .O(\bitcount[26]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[27]_i_1__3 
       (.I0(state[0]),
        .I1(bitcount0_carry__5_n_5),
        .O(\bitcount[27]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[28]_i_1__3 
       (.I0(state[0]),
        .I1(bitcount0_carry__5_n_4),
        .O(\bitcount[28]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[29]_i_1__3 
       (.I0(state[0]),
        .I1(bitcount0_carry__6_n_7),
        .O(\bitcount[29]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[2]_i_1__9 
       (.I0(state[0]),
        .I1(bitcount0_carry_n_6),
        .O(\bitcount[2]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[30]_i_1__3 
       (.I0(state[0]),
        .I1(bitcount0_carry__6_n_6),
        .O(\bitcount[30]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \bitcount[31]_i_1__3 
       (.I0(sclock_reg),
        .I1(z1_sclock_reg),
        .I2(state[2]),
        .I3(state[1]),
        .O(bitcount));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[31]_i_2__3 
       (.I0(state[0]),
        .I1(bitcount0_carry__6_n_5),
        .O(\bitcount[31]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[3]_i_1__3 
       (.I0(state[0]),
        .I1(bitcount0_carry_n_5),
        .O(\bitcount[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[4]_i_1__3 
       (.I0(state[0]),
        .I1(bitcount0_carry_n_4),
        .O(\bitcount[4]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bitcount[5]_i_1__3 
       (.I0(bitcount0_carry__0_n_7),
        .I1(state[0]),
        .O(\bitcount[5]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[6]_i_1__3 
       (.I0(state[0]),
        .I1(bitcount0_carry__0_n_6),
        .O(\bitcount[6]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[7]_i_1__3 
       (.I0(state[0]),
        .I1(bitcount0_carry__0_n_5),
        .O(\bitcount[7]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[8]_i_1__3 
       (.I0(state[0]),
        .I1(bitcount0_carry__0_n_4),
        .O(\bitcount[8]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[9]_i_1__3 
       (.I0(state[0]),
        .I1(bitcount0_carry__1_n_7),
        .O(\bitcount[9]_i_1__3_n_0 ));
  FDCE \bitcount_reg[0] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[0]_i_1__3_n_0 ),
        .Q(\bitcount_reg_n_0_[0] ));
  FDCE \bitcount_reg[10] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[10]_i_1__3_n_0 ),
        .Q(\bitcount_reg_n_0_[10] ));
  FDCE \bitcount_reg[11] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[11]_i_1__3_n_0 ),
        .Q(\bitcount_reg_n_0_[11] ));
  FDCE \bitcount_reg[12] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[12]_i_1__3_n_0 ),
        .Q(\bitcount_reg_n_0_[12] ));
  FDCE \bitcount_reg[13] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[13]_i_1__3_n_0 ),
        .Q(\bitcount_reg_n_0_[13] ));
  FDCE \bitcount_reg[14] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[14]_i_1__3_n_0 ),
        .Q(\bitcount_reg_n_0_[14] ));
  FDCE \bitcount_reg[15] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[15]_i_1__3_n_0 ),
        .Q(\bitcount_reg_n_0_[15] ));
  FDCE \bitcount_reg[16] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[16]_i_1__3_n_0 ),
        .Q(\bitcount_reg_n_0_[16] ));
  FDCE \bitcount_reg[17] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[17]_i_1__3_n_0 ),
        .Q(\bitcount_reg_n_0_[17] ));
  FDCE \bitcount_reg[18] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[18]_i_1__3_n_0 ),
        .Q(\bitcount_reg_n_0_[18] ));
  FDCE \bitcount_reg[19] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[19]_i_1__3_n_0 ),
        .Q(\bitcount_reg_n_0_[19] ));
  FDCE \bitcount_reg[1] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[1]_i_1__3_n_0 ),
        .Q(\bitcount_reg_n_0_[1] ));
  FDCE \bitcount_reg[20] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[20]_i_1__3_n_0 ),
        .Q(\bitcount_reg_n_0_[20] ));
  FDCE \bitcount_reg[21] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[21]_i_1__3_n_0 ),
        .Q(\bitcount_reg_n_0_[21] ));
  FDCE \bitcount_reg[22] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[22]_i_1__3_n_0 ),
        .Q(\bitcount_reg_n_0_[22] ));
  FDCE \bitcount_reg[23] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[23]_i_1__3_n_0 ),
        .Q(\bitcount_reg_n_0_[23] ));
  FDCE \bitcount_reg[24] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[24]_i_1__3_n_0 ),
        .Q(\bitcount_reg_n_0_[24] ));
  FDCE \bitcount_reg[25] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[25]_i_1__3_n_0 ),
        .Q(\bitcount_reg_n_0_[25] ));
  FDCE \bitcount_reg[26] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[26]_i_1__3_n_0 ),
        .Q(\bitcount_reg_n_0_[26] ));
  FDCE \bitcount_reg[27] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[27]_i_1__3_n_0 ),
        .Q(\bitcount_reg_n_0_[27] ));
  FDCE \bitcount_reg[28] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[28]_i_1__3_n_0 ),
        .Q(\bitcount_reg_n_0_[28] ));
  FDCE \bitcount_reg[29] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[29]_i_1__3_n_0 ),
        .Q(\bitcount_reg_n_0_[29] ));
  FDCE \bitcount_reg[2] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[2]_i_1__9_n_0 ),
        .Q(\bitcount_reg_n_0_[2] ));
  FDCE \bitcount_reg[30] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[30]_i_1__3_n_0 ),
        .Q(\bitcount_reg_n_0_[30] ));
  FDCE \bitcount_reg[31] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[31]_i_2__3_n_0 ),
        .Q(\bitcount_reg_n_0_[31] ));
  FDCE \bitcount_reg[3] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[3]_i_1__3_n_0 ),
        .Q(\bitcount_reg_n_0_[3] ));
  FDCE \bitcount_reg[4] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[4]_i_1__3_n_0 ),
        .Q(\bitcount_reg_n_0_[4] ));
  FDCE \bitcount_reg[5] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[5]_i_1__3_n_0 ),
        .Q(\bitcount_reg_n_0_[5] ));
  FDCE \bitcount_reg[6] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[6]_i_1__3_n_0 ),
        .Q(\bitcount_reg_n_0_[6] ));
  FDCE \bitcount_reg[7] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[7]_i_1__3_n_0 ),
        .Q(\bitcount_reg_n_0_[7] ));
  FDCE \bitcount_reg[8] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[8]_i_1__3_n_0 ),
        .Q(\bitcount_reg_n_0_[8] ));
  FDCE \bitcount_reg[9] 
       (.C(s00_axi_aclk),
        .CE(bitcount),
        .CLR(AR),
        .D(\bitcount[9]_i_1__3_n_0 ),
        .Q(\bitcount_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_10__3
       (.I0(p_0_in_0[18]),
        .I1(p_0_in_0[16]),
        .I2(p_0_in_0[17]),
        .I3(p_0_in_0[20]),
        .I4(p_0_in_0[19]),
        .O(dout_rdy_i_10__3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    dout_rdy_i_1__3
       (.I0(sclock_reg),
        .I1(z1_sclock_reg),
        .I2(dout_rdy_i_2__3_n_0),
        .I3(state[2]),
        .I4(state[1]),
        .I5(state[0]),
        .O(dout_rdy1_out));
  LUT4 #(
    .INIT(16'h6996)) 
    dout_rdy_i_2__3
       (.I0(dout_rdy_i_3__3_n_0),
        .I1(dout_rdy_i_4__3_n_0),
        .I2(dout_rdy_i_5__3_n_0),
        .I3(dout_rdy_i_6__3_n_0),
        .O(dout_rdy_i_2__3_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_3__3
       (.I0(p_0_in_0[10]),
        .I1(p_0_in_0[11]),
        .I2(p_0_in_0[8]),
        .I3(p_0_in_0[9]),
        .I4(dout_rdy_i_7__3_n_0),
        .O(dout_rdy_i_3__3_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_4__3
       (.I0(dout_rdy_i_8__3_n_0),
        .I1(p_0_in_0[6]),
        .I2(p_0_in_0[7]),
        .I3(p_0_in_0[4]),
        .I4(p_0_in_0[5]),
        .O(dout_rdy_i_4__3_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_5__3
       (.I0(dout_rdy_i_9__3_n_0),
        .I1(p_0_in_0[32]),
        .I2(p_0_in_0[33]),
        .I3(p_0_in_0[30]),
        .I4(p_0_in_0[31]),
        .O(dout_rdy_i_5__3_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_6__3
       (.I0(dout_rdy_i_10__3_n_0),
        .I1(p_0_in_0[23]),
        .I2(p_0_in_0[24]),
        .I3(p_0_in_0[21]),
        .I4(p_0_in_0[22]),
        .O(dout_rdy_i_6__3_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    dout_rdy_i_7__3
       (.I0(p_0_in_0[13]),
        .I1(p_0_in_0[12]),
        .I2(p_0_in_0[15]),
        .I3(p_0_in_0[14]),
        .O(dout_rdy_i_7__3_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_8__3
       (.I0(p_0_in_0[1]),
        .I1(\shift_reg_reg_n_0_[0] ),
        .I2(p_0_in_0[0]),
        .I3(p_0_in_0[3]),
        .I4(p_0_in_0[2]),
        .O(dout_rdy_i_8__3_n_0));
  LUT5 #(
    .INIT(32'h96696996)) 
    dout_rdy_i_9__3
       (.I0(p_0_in_0[27]),
        .I1(p_0_in_0[25]),
        .I2(p_0_in_0[26]),
        .I3(p_0_in_0[29]),
        .I4(p_0_in_0[28]),
        .O(dout_rdy_i_9__3_n_0));
  FDCE dout_rdy_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .CLR(AR),
        .D(dout_rdy1_out),
        .Q(rx_fifo_wr));
  FDCE \dout_reg[0] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[0]),
        .Q(\status_reg_reg[2] [0]));
  FDCE \dout_reg[10] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[10]),
        .Q(\status_reg_reg[2] [10]));
  FDCE \dout_reg[11] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[11]),
        .Q(\status_reg_reg[2] [11]));
  FDCE \dout_reg[12] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[12]),
        .Q(\status_reg_reg[2] [12]));
  FDCE \dout_reg[13] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[13]),
        .Q(\status_reg_reg[2] [13]));
  FDCE \dout_reg[14] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[14]),
        .Q(\status_reg_reg[2] [14]));
  FDCE \dout_reg[15] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[15]),
        .Q(\status_reg_reg[2] [15]));
  FDCE \dout_reg[16] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[16]),
        .Q(\status_reg_reg[2] [16]));
  FDCE \dout_reg[17] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[17]),
        .Q(\status_reg_reg[2] [17]));
  FDCE \dout_reg[18] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[18]),
        .Q(\status_reg_reg[2] [18]));
  FDCE \dout_reg[19] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[19]),
        .Q(\status_reg_reg[2] [19]));
  FDCE \dout_reg[1] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[1]),
        .Q(\status_reg_reg[2] [1]));
  FDCE \dout_reg[20] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[20]),
        .Q(\status_reg_reg[2] [20]));
  FDCE \dout_reg[21] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[21]),
        .Q(\status_reg_reg[2] [21]));
  FDCE \dout_reg[22] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[22]),
        .Q(\status_reg_reg[2] [22]));
  FDCE \dout_reg[23] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[23]),
        .Q(\status_reg_reg[2] [23]));
  FDCE \dout_reg[24] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[24]),
        .Q(\status_reg_reg[2] [24]));
  FDCE \dout_reg[25] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[25]),
        .Q(\status_reg_reg[2] [25]));
  FDCE \dout_reg[26] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[26]),
        .Q(\status_reg_reg[2] [26]));
  FDCE \dout_reg[27] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[27]),
        .Q(\status_reg_reg[2] [27]));
  FDCE \dout_reg[28] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[28]),
        .Q(\status_reg_reg[2] [28]));
  FDCE \dout_reg[29] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[29]),
        .Q(\status_reg_reg[2] [29]));
  FDCE \dout_reg[2] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[2]),
        .Q(\status_reg_reg[2] [2]));
  FDCE \dout_reg[30] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[30]),
        .Q(\status_reg_reg[2] [30]));
  FDCE \dout_reg[31] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[31]),
        .Q(\status_reg_reg[2] [31]));
  FDCE \dout_reg[32] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[32]),
        .Q(\status_reg_reg[2] [32]));
  FDCE \dout_reg[33] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[33]),
        .Q(\status_reg_reg[2] [33]));
  FDCE \dout_reg[3] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[3]),
        .Q(\status_reg_reg[2] [3]));
  FDCE \dout_reg[4] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[4]),
        .Q(\status_reg_reg[2] [4]));
  FDCE \dout_reg[5] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[5]),
        .Q(\status_reg_reg[2] [5]));
  FDCE \dout_reg[6] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[6]),
        .Q(\status_reg_reg[2] [6]));
  FDCE \dout_reg[7] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[7]),
        .Q(\status_reg_reg[2] [7]));
  FDCE \dout_reg[8] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[8]),
        .Q(\status_reg_reg[2] [8]));
  FDCE \dout_reg[9] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[9]),
        .Q(\status_reg_reg[2] [9]));
  LUT2 #(
    .INIT(4'hB)) 
    \genblk5_0.fifo_36_bl.fifo_36_bl_i_2__0 
       (.I0(\ctrl_reg_reg[0] ),
        .I1(s00_axi_aresetn),
        .O(AR));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \parity_fail_cnt[0]_i_1__3 
       (.I0(sclock_reg),
        .I1(z1_sclock_reg),
        .I2(state[2]),
        .I3(dout_rdy_i_2__3_n_0),
        .I4(state[1]),
        .I5(state[0]),
        .O(\parity_fail_cnt[0]_i_1__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[0]_i_3__3 
       (.I0(parity_fail_cnt_reg[3]),
        .O(\parity_fail_cnt[0]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[0]_i_4__3 
       (.I0(parity_fail_cnt_reg[2]),
        .O(\parity_fail_cnt[0]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[0]_i_5__3 
       (.I0(parity_fail_cnt_reg[1]),
        .O(\parity_fail_cnt[0]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \parity_fail_cnt[0]_i_6__3 
       (.I0(rx_parity_fails),
        .O(\parity_fail_cnt[0]_i_6__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[12]_i_2__3 
       (.I0(parity_fail_cnt_reg[15]),
        .O(\parity_fail_cnt[12]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[12]_i_3__3 
       (.I0(parity_fail_cnt_reg[14]),
        .O(\parity_fail_cnt[12]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[12]_i_4__3 
       (.I0(parity_fail_cnt_reg[13]),
        .O(\parity_fail_cnt[12]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[12]_i_5__3 
       (.I0(parity_fail_cnt_reg[12]),
        .O(\parity_fail_cnt[12]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[16]_i_2__3 
       (.I0(parity_fail_cnt_reg[19]),
        .O(\parity_fail_cnt[16]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[16]_i_3__3 
       (.I0(parity_fail_cnt_reg[18]),
        .O(\parity_fail_cnt[16]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[16]_i_4__3 
       (.I0(parity_fail_cnt_reg[17]),
        .O(\parity_fail_cnt[16]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[16]_i_5__3 
       (.I0(parity_fail_cnt_reg[16]),
        .O(\parity_fail_cnt[16]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[20]_i_2__3 
       (.I0(parity_fail_cnt_reg[23]),
        .O(\parity_fail_cnt[20]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[20]_i_3__3 
       (.I0(parity_fail_cnt_reg[22]),
        .O(\parity_fail_cnt[20]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[20]_i_4__3 
       (.I0(parity_fail_cnt_reg[21]),
        .O(\parity_fail_cnt[20]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[20]_i_5__3 
       (.I0(parity_fail_cnt_reg[20]),
        .O(\parity_fail_cnt[20]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[24]_i_2__3 
       (.I0(parity_fail_cnt_reg[27]),
        .O(\parity_fail_cnt[24]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[24]_i_3__3 
       (.I0(parity_fail_cnt_reg[26]),
        .O(\parity_fail_cnt[24]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[24]_i_4__3 
       (.I0(parity_fail_cnt_reg[25]),
        .O(\parity_fail_cnt[24]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[24]_i_5__3 
       (.I0(parity_fail_cnt_reg[24]),
        .O(\parity_fail_cnt[24]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[28]_i_2__3 
       (.I0(parity_fail_cnt_reg[31]),
        .O(\parity_fail_cnt[28]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[28]_i_3__3 
       (.I0(parity_fail_cnt_reg[30]),
        .O(\parity_fail_cnt[28]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[28]_i_4__3 
       (.I0(parity_fail_cnt_reg[29]),
        .O(\parity_fail_cnt[28]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[28]_i_5__3 
       (.I0(parity_fail_cnt_reg[28]),
        .O(\parity_fail_cnt[28]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[4]_i_2__3 
       (.I0(parity_fail_cnt_reg[7]),
        .O(\parity_fail_cnt[4]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[4]_i_3__3 
       (.I0(parity_fail_cnt_reg[6]),
        .O(\parity_fail_cnt[4]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[4]_i_4__3 
       (.I0(parity_fail_cnt_reg[5]),
        .O(\parity_fail_cnt[4]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[4]_i_5__3 
       (.I0(parity_fail_cnt_reg[4]),
        .O(\parity_fail_cnt[4]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[8]_i_2__3 
       (.I0(parity_fail_cnt_reg[11]),
        .O(\parity_fail_cnt[8]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[8]_i_3__3 
       (.I0(parity_fail_cnt_reg[10]),
        .O(\parity_fail_cnt[8]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[8]_i_4__3 
       (.I0(parity_fail_cnt_reg[9]),
        .O(\parity_fail_cnt[8]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \parity_fail_cnt[8]_i_5__3 
       (.I0(parity_fail_cnt_reg[8]),
        .O(\parity_fail_cnt[8]_i_5__3_n_0 ));
  FDCE \parity_fail_cnt_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[0]_i_2__3_n_7 ),
        .Q(rx_parity_fails));
  CARRY4 \parity_fail_cnt_reg[0]_i_2__3 
       (.CI(1'b0),
        .CO({\parity_fail_cnt_reg[0]_i_2__3_n_0 ,\parity_fail_cnt_reg[0]_i_2__3_n_1 ,\parity_fail_cnt_reg[0]_i_2__3_n_2 ,\parity_fail_cnt_reg[0]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\parity_fail_cnt_reg[0]_i_2__3_n_4 ,\parity_fail_cnt_reg[0]_i_2__3_n_5 ,\parity_fail_cnt_reg[0]_i_2__3_n_6 ,\parity_fail_cnt_reg[0]_i_2__3_n_7 }),
        .S({\parity_fail_cnt[0]_i_3__3_n_0 ,\parity_fail_cnt[0]_i_4__3_n_0 ,\parity_fail_cnt[0]_i_5__3_n_0 ,\parity_fail_cnt[0]_i_6__3_n_0 }));
  FDCE \parity_fail_cnt_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[8]_i_1__3_n_5 ),
        .Q(parity_fail_cnt_reg[10]));
  FDCE \parity_fail_cnt_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[8]_i_1__3_n_4 ),
        .Q(parity_fail_cnt_reg[11]));
  FDCE \parity_fail_cnt_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[12]_i_1__3_n_7 ),
        .Q(parity_fail_cnt_reg[12]));
  CARRY4 \parity_fail_cnt_reg[12]_i_1__3 
       (.CI(\parity_fail_cnt_reg[8]_i_1__3_n_0 ),
        .CO({\parity_fail_cnt_reg[12]_i_1__3_n_0 ,\parity_fail_cnt_reg[12]_i_1__3_n_1 ,\parity_fail_cnt_reg[12]_i_1__3_n_2 ,\parity_fail_cnt_reg[12]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[12]_i_1__3_n_4 ,\parity_fail_cnt_reg[12]_i_1__3_n_5 ,\parity_fail_cnt_reg[12]_i_1__3_n_6 ,\parity_fail_cnt_reg[12]_i_1__3_n_7 }),
        .S({\parity_fail_cnt[12]_i_2__3_n_0 ,\parity_fail_cnt[12]_i_3__3_n_0 ,\parity_fail_cnt[12]_i_4__3_n_0 ,\parity_fail_cnt[12]_i_5__3_n_0 }));
  FDCE \parity_fail_cnt_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[12]_i_1__3_n_6 ),
        .Q(parity_fail_cnt_reg[13]));
  FDCE \parity_fail_cnt_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[12]_i_1__3_n_5 ),
        .Q(parity_fail_cnt_reg[14]));
  FDCE \parity_fail_cnt_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[12]_i_1__3_n_4 ),
        .Q(parity_fail_cnt_reg[15]));
  FDCE \parity_fail_cnt_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[16]_i_1__3_n_7 ),
        .Q(parity_fail_cnt_reg[16]));
  CARRY4 \parity_fail_cnt_reg[16]_i_1__3 
       (.CI(\parity_fail_cnt_reg[12]_i_1__3_n_0 ),
        .CO({\parity_fail_cnt_reg[16]_i_1__3_n_0 ,\parity_fail_cnt_reg[16]_i_1__3_n_1 ,\parity_fail_cnt_reg[16]_i_1__3_n_2 ,\parity_fail_cnt_reg[16]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[16]_i_1__3_n_4 ,\parity_fail_cnt_reg[16]_i_1__3_n_5 ,\parity_fail_cnt_reg[16]_i_1__3_n_6 ,\parity_fail_cnt_reg[16]_i_1__3_n_7 }),
        .S({\parity_fail_cnt[16]_i_2__3_n_0 ,\parity_fail_cnt[16]_i_3__3_n_0 ,\parity_fail_cnt[16]_i_4__3_n_0 ,\parity_fail_cnt[16]_i_5__3_n_0 }));
  FDCE \parity_fail_cnt_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[16]_i_1__3_n_6 ),
        .Q(parity_fail_cnt_reg[17]));
  FDCE \parity_fail_cnt_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[16]_i_1__3_n_5 ),
        .Q(parity_fail_cnt_reg[18]));
  FDCE \parity_fail_cnt_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[16]_i_1__3_n_4 ),
        .Q(parity_fail_cnt_reg[19]));
  FDCE \parity_fail_cnt_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[0]_i_2__3_n_6 ),
        .Q(parity_fail_cnt_reg[1]));
  FDCE \parity_fail_cnt_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[20]_i_1__3_n_7 ),
        .Q(parity_fail_cnt_reg[20]));
  CARRY4 \parity_fail_cnt_reg[20]_i_1__3 
       (.CI(\parity_fail_cnt_reg[16]_i_1__3_n_0 ),
        .CO({\parity_fail_cnt_reg[20]_i_1__3_n_0 ,\parity_fail_cnt_reg[20]_i_1__3_n_1 ,\parity_fail_cnt_reg[20]_i_1__3_n_2 ,\parity_fail_cnt_reg[20]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[20]_i_1__3_n_4 ,\parity_fail_cnt_reg[20]_i_1__3_n_5 ,\parity_fail_cnt_reg[20]_i_1__3_n_6 ,\parity_fail_cnt_reg[20]_i_1__3_n_7 }),
        .S({\parity_fail_cnt[20]_i_2__3_n_0 ,\parity_fail_cnt[20]_i_3__3_n_0 ,\parity_fail_cnt[20]_i_4__3_n_0 ,\parity_fail_cnt[20]_i_5__3_n_0 }));
  FDCE \parity_fail_cnt_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[20]_i_1__3_n_6 ),
        .Q(parity_fail_cnt_reg[21]));
  FDCE \parity_fail_cnt_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[20]_i_1__3_n_5 ),
        .Q(parity_fail_cnt_reg[22]));
  FDCE \parity_fail_cnt_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[20]_i_1__3_n_4 ),
        .Q(parity_fail_cnt_reg[23]));
  FDCE \parity_fail_cnt_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[24]_i_1__3_n_7 ),
        .Q(parity_fail_cnt_reg[24]));
  CARRY4 \parity_fail_cnt_reg[24]_i_1__3 
       (.CI(\parity_fail_cnt_reg[20]_i_1__3_n_0 ),
        .CO({\parity_fail_cnt_reg[24]_i_1__3_n_0 ,\parity_fail_cnt_reg[24]_i_1__3_n_1 ,\parity_fail_cnt_reg[24]_i_1__3_n_2 ,\parity_fail_cnt_reg[24]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[24]_i_1__3_n_4 ,\parity_fail_cnt_reg[24]_i_1__3_n_5 ,\parity_fail_cnt_reg[24]_i_1__3_n_6 ,\parity_fail_cnt_reg[24]_i_1__3_n_7 }),
        .S({\parity_fail_cnt[24]_i_2__3_n_0 ,\parity_fail_cnt[24]_i_3__3_n_0 ,\parity_fail_cnt[24]_i_4__3_n_0 ,\parity_fail_cnt[24]_i_5__3_n_0 }));
  FDCE \parity_fail_cnt_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[24]_i_1__3_n_6 ),
        .Q(parity_fail_cnt_reg[25]));
  FDCE \parity_fail_cnt_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[24]_i_1__3_n_5 ),
        .Q(parity_fail_cnt_reg[26]));
  FDCE \parity_fail_cnt_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[24]_i_1__3_n_4 ),
        .Q(parity_fail_cnt_reg[27]));
  FDCE \parity_fail_cnt_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[28]_i_1__3_n_7 ),
        .Q(parity_fail_cnt_reg[28]));
  CARRY4 \parity_fail_cnt_reg[28]_i_1__3 
       (.CI(\parity_fail_cnt_reg[24]_i_1__3_n_0 ),
        .CO({\NLW_parity_fail_cnt_reg[28]_i_1__3_CO_UNCONNECTED [3],\parity_fail_cnt_reg[28]_i_1__3_n_1 ,\parity_fail_cnt_reg[28]_i_1__3_n_2 ,\parity_fail_cnt_reg[28]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[28]_i_1__3_n_4 ,\parity_fail_cnt_reg[28]_i_1__3_n_5 ,\parity_fail_cnt_reg[28]_i_1__3_n_6 ,\parity_fail_cnt_reg[28]_i_1__3_n_7 }),
        .S({\parity_fail_cnt[28]_i_2__3_n_0 ,\parity_fail_cnt[28]_i_3__3_n_0 ,\parity_fail_cnt[28]_i_4__3_n_0 ,\parity_fail_cnt[28]_i_5__3_n_0 }));
  FDCE \parity_fail_cnt_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[28]_i_1__3_n_6 ),
        .Q(parity_fail_cnt_reg[29]));
  FDCE \parity_fail_cnt_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[0]_i_2__3_n_5 ),
        .Q(parity_fail_cnt_reg[2]));
  FDCE \parity_fail_cnt_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[28]_i_1__3_n_5 ),
        .Q(parity_fail_cnt_reg[30]));
  FDCE \parity_fail_cnt_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[28]_i_1__3_n_4 ),
        .Q(parity_fail_cnt_reg[31]));
  FDCE \parity_fail_cnt_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[0]_i_2__3_n_4 ),
        .Q(parity_fail_cnt_reg[3]));
  FDCE \parity_fail_cnt_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[4]_i_1__3_n_7 ),
        .Q(parity_fail_cnt_reg[4]));
  CARRY4 \parity_fail_cnt_reg[4]_i_1__3 
       (.CI(\parity_fail_cnt_reg[0]_i_2__3_n_0 ),
        .CO({\parity_fail_cnt_reg[4]_i_1__3_n_0 ,\parity_fail_cnt_reg[4]_i_1__3_n_1 ,\parity_fail_cnt_reg[4]_i_1__3_n_2 ,\parity_fail_cnt_reg[4]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[4]_i_1__3_n_4 ,\parity_fail_cnt_reg[4]_i_1__3_n_5 ,\parity_fail_cnt_reg[4]_i_1__3_n_6 ,\parity_fail_cnt_reg[4]_i_1__3_n_7 }),
        .S({\parity_fail_cnt[4]_i_2__3_n_0 ,\parity_fail_cnt[4]_i_3__3_n_0 ,\parity_fail_cnt[4]_i_4__3_n_0 ,\parity_fail_cnt[4]_i_5__3_n_0 }));
  FDCE \parity_fail_cnt_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[4]_i_1__3_n_6 ),
        .Q(parity_fail_cnt_reg[5]));
  FDCE \parity_fail_cnt_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[4]_i_1__3_n_5 ),
        .Q(parity_fail_cnt_reg[6]));
  FDCE \parity_fail_cnt_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[4]_i_1__3_n_4 ),
        .Q(parity_fail_cnt_reg[7]));
  FDCE \parity_fail_cnt_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[8]_i_1__3_n_7 ),
        .Q(parity_fail_cnt_reg[8]));
  CARRY4 \parity_fail_cnt_reg[8]_i_1__3 
       (.CI(\parity_fail_cnt_reg[4]_i_1__3_n_0 ),
        .CO({\parity_fail_cnt_reg[8]_i_1__3_n_0 ,\parity_fail_cnt_reg[8]_i_1__3_n_1 ,\parity_fail_cnt_reg[8]_i_1__3_n_2 ,\parity_fail_cnt_reg[8]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\parity_fail_cnt_reg[8]_i_1__3_n_4 ,\parity_fail_cnt_reg[8]_i_1__3_n_5 ,\parity_fail_cnt_reg[8]_i_1__3_n_6 ,\parity_fail_cnt_reg[8]_i_1__3_n_7 }),
        .S({\parity_fail_cnt[8]_i_2__3_n_0 ,\parity_fail_cnt[8]_i_3__3_n_0 ,\parity_fail_cnt[8]_i_4__3_n_0 ,\parity_fail_cnt[8]_i_5__3_n_0 }));
  FDCE \parity_fail_cnt_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\parity_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\parity_fail_cnt_reg[8]_i_1__3_n_6 ),
        .Q(parity_fail_cnt_reg[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[0]_i_12 
       (.I0(rx_stopbit_fails),
        .I1(rx_parity_fails),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[0]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[0]),
        .O(\rd_data_reg[0] ));
  LUT6 #(
    .INIT(64'hFF00CCCCAAAAF0F0)) 
    \rd_data[10]_i_1 
       (.I0(\rd_data_reg[10]_i_2_n_0 ),
        .I1(\rd_sector_sel_reg[0]_11 ),
        .I2(\rd_sector_sel_reg[0]_12 ),
        .I3(timer_reg[6]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[10]_i_11 
       (.I0(stopbit_fail_cnt_reg[10]),
        .I1(parity_fail_cnt_reg[10]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[10]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[10]),
        .O(\rd_data[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[10]_i_5 
       (.I0(\rd_data[10]_i_11_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[6]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[6]),
        .O(\sector_rd_data[4]__0 [10]));
  LUT6 #(
    .INIT(64'hFF00CCCCAAAAF0F0)) 
    \rd_data[11]_i_1 
       (.I0(\rd_data_reg[11]_i_2_n_0 ),
        .I1(\rd_sector_sel_reg[0]_13 ),
        .I2(\rd_sector_sel_reg[0]_14 ),
        .I3(timer_reg[7]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[11]_i_11 
       (.I0(stopbit_fail_cnt_reg[11]),
        .I1(parity_fail_cnt_reg[11]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[11]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[11]),
        .O(\rd_data[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[11]_i_5 
       (.I0(\rd_data[11]_i_11_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[7]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[7]),
        .O(\sector_rd_data[4]__0 [11]));
  LUT6 #(
    .INIT(64'hFF00CCCCAAAAF0F0)) 
    \rd_data[12]_i_1 
       (.I0(\rd_data_reg[12]_i_2_n_0 ),
        .I1(\rd_sector_sel_reg[0]_15 ),
        .I2(\rd_sector_sel_reg[0]_16 ),
        .I3(timer_reg[8]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[12]_i_11 
       (.I0(stopbit_fail_cnt_reg[12]),
        .I1(parity_fail_cnt_reg[12]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[12]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[12]),
        .O(\rd_data[12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[12]_i_5 
       (.I0(\rd_data[12]_i_11_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[8]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[8]),
        .O(\sector_rd_data[4]__0 [12]));
  LUT6 #(
    .INIT(64'hFF00CCCCAAAAF0F0)) 
    \rd_data[13]_i_1 
       (.I0(\rd_data_reg[13]_i_2_n_0 ),
        .I1(\rd_sector_sel_reg[0]_17 ),
        .I2(\rd_sector_sel_reg[0]_18 ),
        .I3(timer_reg[9]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[13]_i_11 
       (.I0(stopbit_fail_cnt_reg[13]),
        .I1(parity_fail_cnt_reg[13]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[13]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[13]),
        .O(\rd_data[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[13]_i_5 
       (.I0(\rd_data[13]_i_11_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[9]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[9]),
        .O(\sector_rd_data[4]__0 [13]));
  LUT6 #(
    .INIT(64'hFF00CCCCAAAAF0F0)) 
    \rd_data[14]_i_1 
       (.I0(\rd_data_reg[14]_i_2_n_0 ),
        .I1(\rd_sector_sel_reg[0]_19 ),
        .I2(\rd_sector_sel_reg[0]_20 ),
        .I3(timer_reg[10]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[14]_i_11 
       (.I0(stopbit_fail_cnt_reg[14]),
        .I1(parity_fail_cnt_reg[14]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[14]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[14]),
        .O(\rd_data[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[14]_i_5 
       (.I0(\rd_data[14]_i_11_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[10]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[10]),
        .O(\sector_rd_data[4]__0 [14]));
  LUT6 #(
    .INIT(64'hFF00CCCCAAAAF0F0)) 
    \rd_data[15]_i_1 
       (.I0(\rd_data_reg[15]_i_2_n_0 ),
        .I1(\rd_sector_sel_reg[0]_21 ),
        .I2(\rd_sector_sel_reg[0]_22 ),
        .I3(timer_reg[11]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[15]_i_11 
       (.I0(stopbit_fail_cnt_reg[15]),
        .I1(parity_fail_cnt_reg[15]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[15]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[15]),
        .O(\rd_data[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[15]_i_5 
       (.I0(\rd_data[15]_i_11_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[11]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[11]),
        .O(\sector_rd_data[4]__0 [15]));
  LUT6 #(
    .INIT(64'hFF00CCCCAAAAF0F0)) 
    \rd_data[16]_i_1 
       (.I0(\rd_data_reg[16]_i_2_n_0 ),
        .I1(\rd_sector_sel_reg[0]_23 ),
        .I2(\rd_sector_sel_reg[0]_24 ),
        .I3(timer_reg[12]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[16]_i_11 
       (.I0(stopbit_fail_cnt_reg[16]),
        .I1(parity_fail_cnt_reg[16]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[16]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[16]),
        .O(\rd_data[16]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[16]_i_5 
       (.I0(\rd_data[16]_i_11_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[12]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[12]),
        .O(\sector_rd_data[4]__0 [16]));
  LUT6 #(
    .INIT(64'hFF00CCCCAAAAF0F0)) 
    \rd_data[17]_i_1 
       (.I0(\rd_data_reg[17]_i_2_n_0 ),
        .I1(\rd_sector_sel_reg[0]_25 ),
        .I2(\rd_sector_sel_reg[0]_26 ),
        .I3(timer_reg[13]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[17]_i_11 
       (.I0(stopbit_fail_cnt_reg[17]),
        .I1(parity_fail_cnt_reg[17]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[17]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[17]),
        .O(\rd_data[17]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[17]_i_5 
       (.I0(\rd_data[17]_i_11_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[13]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[13]),
        .O(\sector_rd_data[4]__0 [17]));
  LUT6 #(
    .INIT(64'hFF00CCCCAAAAF0F0)) 
    \rd_data[18]_i_1 
       (.I0(\rd_data_reg[18]_i_2_n_0 ),
        .I1(\rd_sector_sel_reg[0]_27 ),
        .I2(\rd_sector_sel_reg[0]_28 ),
        .I3(timer_reg[14]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[18]_i_11 
       (.I0(stopbit_fail_cnt_reg[18]),
        .I1(parity_fail_cnt_reg[18]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[18]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[18]),
        .O(\rd_data[18]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[18]_i_5 
       (.I0(\rd_data[18]_i_11_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[14]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[14]),
        .O(\sector_rd_data[4]__0 [18]));
  LUT6 #(
    .INIT(64'hFF00CCCCAAAAF0F0)) 
    \rd_data[19]_i_1 
       (.I0(\rd_data_reg[19]_i_2_n_0 ),
        .I1(\rd_sector_sel_reg[0]_29 ),
        .I2(\rd_sector_sel_reg[0]_30 ),
        .I3(timer_reg[15]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[19]_i_11 
       (.I0(stopbit_fail_cnt_reg[19]),
        .I1(parity_fail_cnt_reg[19]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[19]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[19]),
        .O(\rd_data[19]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[19]_i_5 
       (.I0(\rd_data[19]_i_11_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[15]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[15]),
        .O(\sector_rd_data[4]__0 [19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[1]_i_12 
       (.I0(stopbit_fail_cnt_reg[1]),
        .I1(parity_fail_cnt_reg[1]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[1]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[1]),
        .O(\rd_data_reg[1] ));
  LUT6 #(
    .INIT(64'hFF00CCCCAAAAF0F0)) 
    \rd_data[20]_i_1 
       (.I0(\rd_data_reg[20]_i_2_n_0 ),
        .I1(\rd_sector_sel_reg[0]_31 ),
        .I2(\rd_sector_sel_reg[0]_32 ),
        .I3(timer_reg[16]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[20]_i_11 
       (.I0(stopbit_fail_cnt_reg[20]),
        .I1(parity_fail_cnt_reg[20]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[20]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[20]),
        .O(\rd_data[20]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[20]_i_5 
       (.I0(\rd_data[20]_i_11_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[16]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[16]),
        .O(\sector_rd_data[4]__0 [20]));
  LUT6 #(
    .INIT(64'hFF00CCCCAAAAF0F0)) 
    \rd_data[21]_i_1 
       (.I0(\rd_data_reg[21]_i_2_n_0 ),
        .I1(\rd_sector_sel_reg[0]_33 ),
        .I2(\rd_sector_sel_reg[0]_34 ),
        .I3(timer_reg[17]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[21]_i_11 
       (.I0(stopbit_fail_cnt_reg[21]),
        .I1(parity_fail_cnt_reg[21]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[21]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[21]),
        .O(\rd_data[21]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[21]_i_5 
       (.I0(\rd_data[21]_i_11_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[17]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[17]),
        .O(\sector_rd_data[4]__0 [21]));
  LUT6 #(
    .INIT(64'hFF00CCCCAAAAF0F0)) 
    \rd_data[22]_i_1 
       (.I0(\rd_data_reg[22]_i_2_n_0 ),
        .I1(\rd_sector_sel_reg[0]_35 ),
        .I2(\rd_sector_sel_reg[0]_36 ),
        .I3(timer_reg[18]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[22]_i_11 
       (.I0(stopbit_fail_cnt_reg[22]),
        .I1(parity_fail_cnt_reg[22]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[22]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[22]),
        .O(\rd_data[22]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[22]_i_5 
       (.I0(\rd_data[22]_i_11_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[18]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[18]),
        .O(\sector_rd_data[4]__0 [22]));
  LUT6 #(
    .INIT(64'hFF00CCCCAAAAF0F0)) 
    \rd_data[23]_i_1 
       (.I0(\rd_data_reg[23]_i_2_n_0 ),
        .I1(\rd_sector_sel_reg[0]_37 ),
        .I2(\rd_sector_sel_reg[0]_38 ),
        .I3(timer_reg[19]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[23]_i_11 
       (.I0(stopbit_fail_cnt_reg[23]),
        .I1(parity_fail_cnt_reg[23]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[23]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[23]),
        .O(\rd_data[23]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[23]_i_5 
       (.I0(\rd_data[23]_i_11_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[19]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[19]),
        .O(\sector_rd_data[4]__0 [23]));
  LUT6 #(
    .INIT(64'hFF00CCCCAAAAF0F0)) 
    \rd_data[24]_i_1 
       (.I0(\rd_data_reg[24]_i_2_n_0 ),
        .I1(\rd_sector_sel_reg[0]_39 ),
        .I2(\rd_sector_sel_reg[0]_40 ),
        .I3(timer_reg[20]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[24]_i_11 
       (.I0(stopbit_fail_cnt_reg[24]),
        .I1(parity_fail_cnt_reg[24]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[24]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[24]),
        .O(\rd_data[24]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[24]_i_5 
       (.I0(\rd_data[24]_i_11_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[20]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[20]),
        .O(\sector_rd_data[4]__0 [24]));
  LUT6 #(
    .INIT(64'hFF00CCCCAAAAF0F0)) 
    \rd_data[25]_i_1 
       (.I0(\rd_data_reg[25]_i_2_n_0 ),
        .I1(\rd_sector_sel_reg[0]_41 ),
        .I2(\rd_sector_sel_reg[0]_42 ),
        .I3(timer_reg[21]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[25]_i_11 
       (.I0(stopbit_fail_cnt_reg[25]),
        .I1(parity_fail_cnt_reg[25]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[25]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[25]),
        .O(\rd_data[25]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[25]_i_5 
       (.I0(\rd_data[25]_i_11_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[21]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[21]),
        .O(\sector_rd_data[4]__0 [25]));
  LUT6 #(
    .INIT(64'hFF00CCCCAAAAF0F0)) 
    \rd_data[26]_i_1 
       (.I0(\rd_data_reg[26]_i_2_n_0 ),
        .I1(\rd_sector_sel_reg[0]_43 ),
        .I2(\rd_sector_sel_reg[0]_44 ),
        .I3(timer_reg[22]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[26]_i_11 
       (.I0(stopbit_fail_cnt_reg[26]),
        .I1(parity_fail_cnt_reg[26]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[26]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[26]),
        .O(\rd_data[26]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[26]_i_5 
       (.I0(\rd_data[26]_i_11_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[22]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[22]),
        .O(\sector_rd_data[4]__0 [26]));
  LUT6 #(
    .INIT(64'hFF00CCCCAAAAF0F0)) 
    \rd_data[27]_i_1 
       (.I0(\rd_data_reg[27]_i_2_n_0 ),
        .I1(\rd_sector_sel_reg[0]_45 ),
        .I2(\rd_sector_sel_reg[0]_46 ),
        .I3(timer_reg[23]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[27]_i_11 
       (.I0(stopbit_fail_cnt_reg[27]),
        .I1(parity_fail_cnt_reg[27]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[27]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[27]),
        .O(\rd_data[27]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[27]_i_5 
       (.I0(\rd_data[27]_i_11_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[23]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[23]),
        .O(\sector_rd_data[4]__0 [27]));
  LUT6 #(
    .INIT(64'hFF00CCCCAAAAF0F0)) 
    \rd_data[28]_i_1 
       (.I0(\rd_data_reg[28]_i_2_n_0 ),
        .I1(\rd_sector_sel_reg[0]_47 ),
        .I2(\rd_sector_sel_reg[0]_48 ),
        .I3(timer_reg[24]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[28]_i_11 
       (.I0(stopbit_fail_cnt_reg[28]),
        .I1(parity_fail_cnt_reg[28]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[28]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[28]),
        .O(\rd_data[28]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[28]_i_5 
       (.I0(\rd_data[28]_i_11_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[24]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[24]),
        .O(\sector_rd_data[4]__0 [28]));
  LUT6 #(
    .INIT(64'hFF00CCCCAAAAF0F0)) 
    \rd_data[29]_i_1 
       (.I0(\rd_data_reg[29]_i_2_n_0 ),
        .I1(\rd_sector_sel_reg[0]_49 ),
        .I2(\rd_sector_sel_reg[0]_50 ),
        .I3(timer_reg[25]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[29]_i_11 
       (.I0(stopbit_fail_cnt_reg[29]),
        .I1(parity_fail_cnt_reg[29]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[29]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[29]),
        .O(\rd_data[29]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[29]_i_5 
       (.I0(\rd_data[29]_i_11_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[25]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[25]),
        .O(\sector_rd_data[4]__0 [29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[2]_i_12 
       (.I0(stopbit_fail_cnt_reg[2]),
        .I1(parity_fail_cnt_reg[2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[2]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[2]),
        .O(\rd_data_reg[2] ));
  LUT6 #(
    .INIT(64'hFF00CCCCAAAAF0F0)) 
    \rd_data[30]_i_1 
       (.I0(\rd_data_reg[30]_i_2_n_0 ),
        .I1(\rd_sector_sel_reg[0]_51 ),
        .I2(\rd_sector_sel_reg[0]_52 ),
        .I3(timer_reg[26]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[30]_i_11 
       (.I0(stopbit_fail_cnt_reg[30]),
        .I1(parity_fail_cnt_reg[30]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[30]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[30]),
        .O(\rd_data[30]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[30]_i_5 
       (.I0(\rd_data[30]_i_11_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[26]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[26]),
        .O(\sector_rd_data[4]__0 [30]));
  LUT6 #(
    .INIT(64'hFF00CCCCAAAAF0F0)) 
    \rd_data[31]_i_1 
       (.I0(\rd_data_reg[31]_i_2_n_0 ),
        .I1(\rd_sector_sel_reg[0]_53 ),
        .I2(\rd_sector_sel_reg[0]_54 ),
        .I3(timer_reg[27]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[31]_i_11 
       (.I0(stopbit_fail_cnt_reg[31]),
        .I1(parity_fail_cnt_reg[31]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[31]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[31]),
        .O(\rd_data[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[31]_i_5 
       (.I0(\rd_data[31]_i_11_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[27]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[27]),
        .O(\sector_rd_data[4]__0 [31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[3]_i_12 
       (.I0(stopbit_fail_cnt_reg[3]),
        .I1(parity_fail_cnt_reg[3]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[3]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[3]),
        .O(\rd_data_reg[3] ));
  LUT6 #(
    .INIT(64'hFF00CCCCAAAAF0F0)) 
    \rd_data[4]_i_1 
       (.I0(\rd_data_reg[4]_i_2_n_0 ),
        .I1(\rd_sector_sel_reg[0] ),
        .I2(\rd_sector_sel_reg[0]_0 ),
        .I3(timer_reg[0]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[4]_i_11 
       (.I0(stopbit_fail_cnt_reg[4]),
        .I1(parity_fail_cnt_reg[4]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[4]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[4]),
        .O(\rd_data[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[4]_i_5 
       (.I0(\rd_data[4]_i_11_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[0]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[0]),
        .O(\sector_rd_data[4]__0 [4]));
  LUT6 #(
    .INIT(64'hFF00CCCCAAAAF0F0)) 
    \rd_data[5]_i_1 
       (.I0(\rd_data_reg[5]_i_2_n_0 ),
        .I1(\rd_sector_sel_reg[0]_1 ),
        .I2(\rd_sector_sel_reg[0]_2 ),
        .I3(timer_reg[1]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[5]_i_11 
       (.I0(stopbit_fail_cnt_reg[5]),
        .I1(parity_fail_cnt_reg[5]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[5]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[5]),
        .O(\rd_data[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[5]_i_5 
       (.I0(\rd_data[5]_i_11_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[1]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[1]),
        .O(\sector_rd_data[4]__0 [5]));
  LUT6 #(
    .INIT(64'hFF00CCCCAAAAF0F0)) 
    \rd_data[6]_i_1 
       (.I0(\rd_data_reg[6]_i_2_n_0 ),
        .I1(\rd_sector_sel_reg[0]_3 ),
        .I2(\rd_sector_sel_reg[0]_4 ),
        .I3(timer_reg[2]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[6]_i_11 
       (.I0(stopbit_fail_cnt_reg[6]),
        .I1(parity_fail_cnt_reg[6]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[6]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[6]),
        .O(\rd_data[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[6]_i_5 
       (.I0(\rd_data[6]_i_11_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[2]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[2]),
        .O(\sector_rd_data[4]__0 [6]));
  LUT6 #(
    .INIT(64'hFF00CCCCAAAAF0F0)) 
    \rd_data[7]_i_1 
       (.I0(\rd_data_reg[7]_i_2_n_0 ),
        .I1(\rd_sector_sel_reg[0]_5 ),
        .I2(\rd_sector_sel_reg[0]_6 ),
        .I3(timer_reg[3]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[7]_i_11 
       (.I0(stopbit_fail_cnt_reg[7]),
        .I1(parity_fail_cnt_reg[7]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[7]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[7]),
        .O(\rd_data[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[7]_i_5 
       (.I0(\rd_data[7]_i_11_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[3]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[3]),
        .O(\sector_rd_data[4]__0 [7]));
  LUT6 #(
    .INIT(64'hFF00CCCCAAAAF0F0)) 
    \rd_data[8]_i_1 
       (.I0(\rd_data_reg[8]_i_2_n_0 ),
        .I1(\rd_sector_sel_reg[0]_7 ),
        .I2(\rd_sector_sel_reg[0]_8 ),
        .I3(timer_reg[4]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[8]_i_11 
       (.I0(stopbit_fail_cnt_reg[8]),
        .I1(parity_fail_cnt_reg[8]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[8]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[8]),
        .O(\rd_data[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[8]_i_5 
       (.I0(\rd_data[8]_i_11_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[4]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[4]),
        .O(\sector_rd_data[4]__0 [8]));
  LUT6 #(
    .INIT(64'hFF00CCCCAAAAF0F0)) 
    \rd_data[9]_i_1 
       (.I0(\rd_data_reg[9]_i_2_n_0 ),
        .I1(\rd_sector_sel_reg[0]_9 ),
        .I2(\rd_sector_sel_reg[0]_10 ),
        .I3(timer_reg[5]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rd_data[9]_i_11 
       (.I0(stopbit_fail_cnt_reg[9]),
        .I1(parity_fail_cnt_reg[9]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(rx_cnt_reg[9]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(tx_cnt_reg[9]),
        .O(\rd_data[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \rd_data[9]_i_5 
       (.I0(\rd_data[9]_i_11_n_0 ),
        .I1(\rd_sector_addr_reg[2] [2]),
        .I2(\rd_sector_addr_reg[2] [1]),
        .I3(Q[5]),
        .I4(\rd_sector_addr_reg[2] [0]),
        .I5(DO[5]),
        .O(\sector_rd_data[4]__0 [9]));
  MUXF7 \rd_data_reg[10]_i_2 
       (.I0(\sector_rd_data[4]__0 [10]),
        .I1(\sector_rd_data[5]__0 [6]),
        .O(\rd_data_reg[10]_i_2_n_0 ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[11]_i_2 
       (.I0(\sector_rd_data[4]__0 [11]),
        .I1(\sector_rd_data[5]__0 [7]),
        .O(\rd_data_reg[11]_i_2_n_0 ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[12]_i_2 
       (.I0(\sector_rd_data[4]__0 [12]),
        .I1(\sector_rd_data[5]__0 [8]),
        .O(\rd_data_reg[12]_i_2_n_0 ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[13]_i_2 
       (.I0(\sector_rd_data[4]__0 [13]),
        .I1(\sector_rd_data[5]__0 [9]),
        .O(\rd_data_reg[13]_i_2_n_0 ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[14]_i_2 
       (.I0(\sector_rd_data[4]__0 [14]),
        .I1(\sector_rd_data[5]__0 [10]),
        .O(\rd_data_reg[14]_i_2_n_0 ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[15]_i_2 
       (.I0(\sector_rd_data[4]__0 [15]),
        .I1(\sector_rd_data[5]__0 [11]),
        .O(\rd_data_reg[15]_i_2_n_0 ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[16]_i_2 
       (.I0(\sector_rd_data[4]__0 [16]),
        .I1(\sector_rd_data[5]__0 [12]),
        .O(\rd_data_reg[16]_i_2_n_0 ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[17]_i_2 
       (.I0(\sector_rd_data[4]__0 [17]),
        .I1(\sector_rd_data[5]__0 [13]),
        .O(\rd_data_reg[17]_i_2_n_0 ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[18]_i_2 
       (.I0(\sector_rd_data[4]__0 [18]),
        .I1(\sector_rd_data[5]__0 [14]),
        .O(\rd_data_reg[18]_i_2_n_0 ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[19]_i_2 
       (.I0(\sector_rd_data[4]__0 [19]),
        .I1(\sector_rd_data[5]__0 [15]),
        .O(\rd_data_reg[19]_i_2_n_0 ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[20]_i_2 
       (.I0(\sector_rd_data[4]__0 [20]),
        .I1(\sector_rd_data[5]__0 [16]),
        .O(\rd_data_reg[20]_i_2_n_0 ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[21]_i_2 
       (.I0(\sector_rd_data[4]__0 [21]),
        .I1(\sector_rd_data[5]__0 [17]),
        .O(\rd_data_reg[21]_i_2_n_0 ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[22]_i_2 
       (.I0(\sector_rd_data[4]__0 [22]),
        .I1(\sector_rd_data[5]__0 [18]),
        .O(\rd_data_reg[22]_i_2_n_0 ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[23]_i_2 
       (.I0(\sector_rd_data[4]__0 [23]),
        .I1(\sector_rd_data[5]__0 [19]),
        .O(\rd_data_reg[23]_i_2_n_0 ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[24]_i_2 
       (.I0(\sector_rd_data[4]__0 [24]),
        .I1(\sector_rd_data[5]__0 [20]),
        .O(\rd_data_reg[24]_i_2_n_0 ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[25]_i_2 
       (.I0(\sector_rd_data[4]__0 [25]),
        .I1(\sector_rd_data[5]__0 [21]),
        .O(\rd_data_reg[25]_i_2_n_0 ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[26]_i_2 
       (.I0(\sector_rd_data[4]__0 [26]),
        .I1(\sector_rd_data[5]__0 [22]),
        .O(\rd_data_reg[26]_i_2_n_0 ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[27]_i_2 
       (.I0(\sector_rd_data[4]__0 [27]),
        .I1(\sector_rd_data[5]__0 [23]),
        .O(\rd_data_reg[27]_i_2_n_0 ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[28]_i_2 
       (.I0(\sector_rd_data[4]__0 [28]),
        .I1(\sector_rd_data[5]__0 [24]),
        .O(\rd_data_reg[28]_i_2_n_0 ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[29]_i_2 
       (.I0(\sector_rd_data[4]__0 [29]),
        .I1(\sector_rd_data[5]__0 [25]),
        .O(\rd_data_reg[29]_i_2_n_0 ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[30]_i_2 
       (.I0(\sector_rd_data[4]__0 [30]),
        .I1(\sector_rd_data[5]__0 [26]),
        .O(\rd_data_reg[30]_i_2_n_0 ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[31]_i_2 
       (.I0(\sector_rd_data[4]__0 [31]),
        .I1(\sector_rd_data[5]__0 [27]),
        .O(\rd_data_reg[31]_i_2_n_0 ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[4]_i_2 
       (.I0(\sector_rd_data[4]__0 [4]),
        .I1(\sector_rd_data[5]__0 [0]),
        .O(\rd_data_reg[4]_i_2_n_0 ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[5]_i_2 
       (.I0(\sector_rd_data[4]__0 [5]),
        .I1(\sector_rd_data[5]__0 [1]),
        .O(\rd_data_reg[5]_i_2_n_0 ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[6]_i_2 
       (.I0(\sector_rd_data[4]__0 [6]),
        .I1(\sector_rd_data[5]__0 [2]),
        .O(\rd_data_reg[6]_i_2_n_0 ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[7]_i_2 
       (.I0(\sector_rd_data[4]__0 [7]),
        .I1(\sector_rd_data[5]__0 [3]),
        .O(\rd_data_reg[7]_i_2_n_0 ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[8]_i_2 
       (.I0(\sector_rd_data[4]__0 [8]),
        .I1(\sector_rd_data[5]__0 [4]),
        .O(\rd_data_reg[8]_i_2_n_0 ),
        .S(p_0_in[0]));
  MUXF7 \rd_data_reg[9]_i_2 
       (.I0(\sector_rd_data[4]__0 [9]),
        .I1(\sector_rd_data[5]__0 [5]),
        .O(\rd_data_reg[9]_i_2_n_0 ),
        .S(p_0_in[0]));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[0]_i_2__3 
       (.I0(rx_cnt_reg[3]),
        .O(\rx_cnt[0]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[0]_i_3__3 
       (.I0(rx_cnt_reg[2]),
        .O(\rx_cnt[0]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[0]_i_4__3 
       (.I0(rx_cnt_reg[1]),
        .O(\rx_cnt[0]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rx_cnt[0]_i_5__3 
       (.I0(rx_cnt_reg[0]),
        .O(\rx_cnt[0]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[12]_i_2__3 
       (.I0(rx_cnt_reg[15]),
        .O(\rx_cnt[12]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[12]_i_3__3 
       (.I0(rx_cnt_reg[14]),
        .O(\rx_cnt[12]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[12]_i_4__3 
       (.I0(rx_cnt_reg[13]),
        .O(\rx_cnt[12]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[12]_i_5__3 
       (.I0(rx_cnt_reg[12]),
        .O(\rx_cnt[12]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[16]_i_2__3 
       (.I0(rx_cnt_reg[19]),
        .O(\rx_cnt[16]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[16]_i_3__3 
       (.I0(rx_cnt_reg[18]),
        .O(\rx_cnt[16]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[16]_i_4__3 
       (.I0(rx_cnt_reg[17]),
        .O(\rx_cnt[16]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[16]_i_5__3 
       (.I0(rx_cnt_reg[16]),
        .O(\rx_cnt[16]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[20]_i_2__3 
       (.I0(rx_cnt_reg[23]),
        .O(\rx_cnt[20]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[20]_i_3__3 
       (.I0(rx_cnt_reg[22]),
        .O(\rx_cnt[20]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[20]_i_4__3 
       (.I0(rx_cnt_reg[21]),
        .O(\rx_cnt[20]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[20]_i_5__3 
       (.I0(rx_cnt_reg[20]),
        .O(\rx_cnt[20]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[24]_i_2__3 
       (.I0(rx_cnt_reg[27]),
        .O(\rx_cnt[24]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[24]_i_3__3 
       (.I0(rx_cnt_reg[26]),
        .O(\rx_cnt[24]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[24]_i_4__3 
       (.I0(rx_cnt_reg[25]),
        .O(\rx_cnt[24]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[24]_i_5__3 
       (.I0(rx_cnt_reg[24]),
        .O(\rx_cnt[24]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[28]_i_2__3 
       (.I0(rx_cnt_reg[31]),
        .O(\rx_cnt[28]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[28]_i_3__3 
       (.I0(rx_cnt_reg[30]),
        .O(\rx_cnt[28]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[28]_i_4__3 
       (.I0(rx_cnt_reg[29]),
        .O(\rx_cnt[28]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[28]_i_5__3 
       (.I0(rx_cnt_reg[28]),
        .O(\rx_cnt[28]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[4]_i_2__3 
       (.I0(rx_cnt_reg[7]),
        .O(\rx_cnt[4]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[4]_i_3__3 
       (.I0(rx_cnt_reg[6]),
        .O(\rx_cnt[4]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[4]_i_4__3 
       (.I0(rx_cnt_reg[5]),
        .O(\rx_cnt[4]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[4]_i_5__3 
       (.I0(rx_cnt_reg[4]),
        .O(\rx_cnt[4]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[8]_i_2__3 
       (.I0(rx_cnt_reg[11]),
        .O(\rx_cnt[8]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[8]_i_3__3 
       (.I0(rx_cnt_reg[10]),
        .O(\rx_cnt[8]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[8]_i_4__3 
       (.I0(rx_cnt_reg[9]),
        .O(\rx_cnt[8]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \rx_cnt[8]_i_5__3 
       (.I0(rx_cnt_reg[8]),
        .O(\rx_cnt[8]_i_5__3_n_0 ));
  FDCE \rx_cnt_reg[0] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[0]_i_1__3_n_7 ),
        .Q(rx_cnt_reg[0]));
  CARRY4 \rx_cnt_reg[0]_i_1__3 
       (.CI(1'b0),
        .CO({\rx_cnt_reg[0]_i_1__3_n_0 ,\rx_cnt_reg[0]_i_1__3_n_1 ,\rx_cnt_reg[0]_i_1__3_n_2 ,\rx_cnt_reg[0]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\rx_cnt_reg[0]_i_1__3_n_4 ,\rx_cnt_reg[0]_i_1__3_n_5 ,\rx_cnt_reg[0]_i_1__3_n_6 ,\rx_cnt_reg[0]_i_1__3_n_7 }),
        .S({\rx_cnt[0]_i_2__3_n_0 ,\rx_cnt[0]_i_3__3_n_0 ,\rx_cnt[0]_i_4__3_n_0 ,\rx_cnt[0]_i_5__3_n_0 }));
  FDCE \rx_cnt_reg[10] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[8]_i_1__3_n_5 ),
        .Q(rx_cnt_reg[10]));
  FDCE \rx_cnt_reg[11] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[8]_i_1__3_n_4 ),
        .Q(rx_cnt_reg[11]));
  FDCE \rx_cnt_reg[12] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[12]_i_1__3_n_7 ),
        .Q(rx_cnt_reg[12]));
  CARRY4 \rx_cnt_reg[12]_i_1__3 
       (.CI(\rx_cnt_reg[8]_i_1__3_n_0 ),
        .CO({\rx_cnt_reg[12]_i_1__3_n_0 ,\rx_cnt_reg[12]_i_1__3_n_1 ,\rx_cnt_reg[12]_i_1__3_n_2 ,\rx_cnt_reg[12]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[12]_i_1__3_n_4 ,\rx_cnt_reg[12]_i_1__3_n_5 ,\rx_cnt_reg[12]_i_1__3_n_6 ,\rx_cnt_reg[12]_i_1__3_n_7 }),
        .S({\rx_cnt[12]_i_2__3_n_0 ,\rx_cnt[12]_i_3__3_n_0 ,\rx_cnt[12]_i_4__3_n_0 ,\rx_cnt[12]_i_5__3_n_0 }));
  FDCE \rx_cnt_reg[13] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[12]_i_1__3_n_6 ),
        .Q(rx_cnt_reg[13]));
  FDCE \rx_cnt_reg[14] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[12]_i_1__3_n_5 ),
        .Q(rx_cnt_reg[14]));
  FDCE \rx_cnt_reg[15] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[12]_i_1__3_n_4 ),
        .Q(rx_cnt_reg[15]));
  FDCE \rx_cnt_reg[16] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[16]_i_1__3_n_7 ),
        .Q(rx_cnt_reg[16]));
  CARRY4 \rx_cnt_reg[16]_i_1__3 
       (.CI(\rx_cnt_reg[12]_i_1__3_n_0 ),
        .CO({\rx_cnt_reg[16]_i_1__3_n_0 ,\rx_cnt_reg[16]_i_1__3_n_1 ,\rx_cnt_reg[16]_i_1__3_n_2 ,\rx_cnt_reg[16]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[16]_i_1__3_n_4 ,\rx_cnt_reg[16]_i_1__3_n_5 ,\rx_cnt_reg[16]_i_1__3_n_6 ,\rx_cnt_reg[16]_i_1__3_n_7 }),
        .S({\rx_cnt[16]_i_2__3_n_0 ,\rx_cnt[16]_i_3__3_n_0 ,\rx_cnt[16]_i_4__3_n_0 ,\rx_cnt[16]_i_5__3_n_0 }));
  FDCE \rx_cnt_reg[17] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[16]_i_1__3_n_6 ),
        .Q(rx_cnt_reg[17]));
  FDCE \rx_cnt_reg[18] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[16]_i_1__3_n_5 ),
        .Q(rx_cnt_reg[18]));
  FDCE \rx_cnt_reg[19] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[16]_i_1__3_n_4 ),
        .Q(rx_cnt_reg[19]));
  FDCE \rx_cnt_reg[1] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[0]_i_1__3_n_6 ),
        .Q(rx_cnt_reg[1]));
  FDCE \rx_cnt_reg[20] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[20]_i_1__3_n_7 ),
        .Q(rx_cnt_reg[20]));
  CARRY4 \rx_cnt_reg[20]_i_1__3 
       (.CI(\rx_cnt_reg[16]_i_1__3_n_0 ),
        .CO({\rx_cnt_reg[20]_i_1__3_n_0 ,\rx_cnt_reg[20]_i_1__3_n_1 ,\rx_cnt_reg[20]_i_1__3_n_2 ,\rx_cnt_reg[20]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[20]_i_1__3_n_4 ,\rx_cnt_reg[20]_i_1__3_n_5 ,\rx_cnt_reg[20]_i_1__3_n_6 ,\rx_cnt_reg[20]_i_1__3_n_7 }),
        .S({\rx_cnt[20]_i_2__3_n_0 ,\rx_cnt[20]_i_3__3_n_0 ,\rx_cnt[20]_i_4__3_n_0 ,\rx_cnt[20]_i_5__3_n_0 }));
  FDCE \rx_cnt_reg[21] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[20]_i_1__3_n_6 ),
        .Q(rx_cnt_reg[21]));
  FDCE \rx_cnt_reg[22] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[20]_i_1__3_n_5 ),
        .Q(rx_cnt_reg[22]));
  FDCE \rx_cnt_reg[23] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[20]_i_1__3_n_4 ),
        .Q(rx_cnt_reg[23]));
  FDCE \rx_cnt_reg[24] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[24]_i_1__3_n_7 ),
        .Q(rx_cnt_reg[24]));
  CARRY4 \rx_cnt_reg[24]_i_1__3 
       (.CI(\rx_cnt_reg[20]_i_1__3_n_0 ),
        .CO({\rx_cnt_reg[24]_i_1__3_n_0 ,\rx_cnt_reg[24]_i_1__3_n_1 ,\rx_cnt_reg[24]_i_1__3_n_2 ,\rx_cnt_reg[24]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[24]_i_1__3_n_4 ,\rx_cnt_reg[24]_i_1__3_n_5 ,\rx_cnt_reg[24]_i_1__3_n_6 ,\rx_cnt_reg[24]_i_1__3_n_7 }),
        .S({\rx_cnt[24]_i_2__3_n_0 ,\rx_cnt[24]_i_3__3_n_0 ,\rx_cnt[24]_i_4__3_n_0 ,\rx_cnt[24]_i_5__3_n_0 }));
  FDCE \rx_cnt_reg[25] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[24]_i_1__3_n_6 ),
        .Q(rx_cnt_reg[25]));
  FDCE \rx_cnt_reg[26] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[24]_i_1__3_n_5 ),
        .Q(rx_cnt_reg[26]));
  FDCE \rx_cnt_reg[27] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[24]_i_1__3_n_4 ),
        .Q(rx_cnt_reg[27]));
  FDCE \rx_cnt_reg[28] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[28]_i_1__3_n_7 ),
        .Q(rx_cnt_reg[28]));
  CARRY4 \rx_cnt_reg[28]_i_1__3 
       (.CI(\rx_cnt_reg[24]_i_1__3_n_0 ),
        .CO({\NLW_rx_cnt_reg[28]_i_1__3_CO_UNCONNECTED [3],\rx_cnt_reg[28]_i_1__3_n_1 ,\rx_cnt_reg[28]_i_1__3_n_2 ,\rx_cnt_reg[28]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[28]_i_1__3_n_4 ,\rx_cnt_reg[28]_i_1__3_n_5 ,\rx_cnt_reg[28]_i_1__3_n_6 ,\rx_cnt_reg[28]_i_1__3_n_7 }),
        .S({\rx_cnt[28]_i_2__3_n_0 ,\rx_cnt[28]_i_3__3_n_0 ,\rx_cnt[28]_i_4__3_n_0 ,\rx_cnt[28]_i_5__3_n_0 }));
  FDCE \rx_cnt_reg[29] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[28]_i_1__3_n_6 ),
        .Q(rx_cnt_reg[29]));
  FDCE \rx_cnt_reg[2] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[0]_i_1__3_n_5 ),
        .Q(rx_cnt_reg[2]));
  FDCE \rx_cnt_reg[30] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[28]_i_1__3_n_5 ),
        .Q(rx_cnt_reg[30]));
  FDCE \rx_cnt_reg[31] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[28]_i_1__3_n_4 ),
        .Q(rx_cnt_reg[31]));
  FDCE \rx_cnt_reg[3] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[0]_i_1__3_n_4 ),
        .Q(rx_cnt_reg[3]));
  FDCE \rx_cnt_reg[4] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[4]_i_1__3_n_7 ),
        .Q(rx_cnt_reg[4]));
  CARRY4 \rx_cnt_reg[4]_i_1__3 
       (.CI(\rx_cnt_reg[0]_i_1__3_n_0 ),
        .CO({\rx_cnt_reg[4]_i_1__3_n_0 ,\rx_cnt_reg[4]_i_1__3_n_1 ,\rx_cnt_reg[4]_i_1__3_n_2 ,\rx_cnt_reg[4]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[4]_i_1__3_n_4 ,\rx_cnt_reg[4]_i_1__3_n_5 ,\rx_cnt_reg[4]_i_1__3_n_6 ,\rx_cnt_reg[4]_i_1__3_n_7 }),
        .S({\rx_cnt[4]_i_2__3_n_0 ,\rx_cnt[4]_i_3__3_n_0 ,\rx_cnt[4]_i_4__3_n_0 ,\rx_cnt[4]_i_5__3_n_0 }));
  FDCE \rx_cnt_reg[5] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[4]_i_1__3_n_6 ),
        .Q(rx_cnt_reg[5]));
  FDCE \rx_cnt_reg[6] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[4]_i_1__3_n_5 ),
        .Q(rx_cnt_reg[6]));
  FDCE \rx_cnt_reg[7] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[4]_i_1__3_n_4 ),
        .Q(rx_cnt_reg[7]));
  FDCE \rx_cnt_reg[8] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[8]_i_1__3_n_7 ),
        .Q(rx_cnt_reg[8]));
  CARRY4 \rx_cnt_reg[8]_i_1__3 
       (.CI(\rx_cnt_reg[4]_i_1__3_n_0 ),
        .CO({\rx_cnt_reg[8]_i_1__3_n_0 ,\rx_cnt_reg[8]_i_1__3_n_1 ,\rx_cnt_reg[8]_i_1__3_n_2 ,\rx_cnt_reg[8]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\rx_cnt_reg[8]_i_1__3_n_4 ,\rx_cnt_reg[8]_i_1__3_n_5 ,\rx_cnt_reg[8]_i_1__3_n_6 ,\rx_cnt_reg[8]_i_1__3_n_7 }),
        .S({\rx_cnt[8]_i_2__3_n_0 ,\rx_cnt[8]_i_3__3_n_0 ,\rx_cnt[8]_i_4__3_n_0 ,\rx_cnt[8]_i_5__3_n_0 }));
  FDCE \rx_cnt_reg[9] 
       (.C(s00_axi_aclk),
        .CE(dout_rdy1_out),
        .CLR(AR),
        .D(\rx_cnt_reg[8]_i_1__3_n_6 ),
        .Q(rx_cnt_reg[9]));
  LUT5 #(
    .INIT(32'h44444440)) 
    rx_err_i_1__0
       (.I0(\ctrl_reg_reg[0] ),
        .I1(s00_axi_aresetn),
        .I2(rx_parity_fails),
        .I3(rx_err),
        .I4(rx_stopbit_fails),
        .O(rx_err_reg));
  FDRE sclock_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(rclk_nxt),
        .Q(sclock_reg),
        .R(1'b0));
  FDCE \shift_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__3_n_0),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(z1_sin_reg),
        .Q(\shift_reg_reg_n_0_[0] ));
  FDCE \shift_reg_reg[10] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__3_n_0),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[8]),
        .Q(p_0_in_0[9]));
  FDCE \shift_reg_reg[11] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__3_n_0),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[9]),
        .Q(p_0_in_0[10]));
  FDCE \shift_reg_reg[12] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__3_n_0),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[10]),
        .Q(p_0_in_0[11]));
  FDCE \shift_reg_reg[13] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__3_n_0),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[11]),
        .Q(p_0_in_0[12]));
  FDCE \shift_reg_reg[14] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__3_n_0),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[12]),
        .Q(p_0_in_0[13]));
  FDCE \shift_reg_reg[15] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__3_n_0),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[13]),
        .Q(p_0_in_0[14]));
  FDCE \shift_reg_reg[16] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__3_n_0),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[14]),
        .Q(p_0_in_0[15]));
  FDCE \shift_reg_reg[17] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__3_n_0),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[15]),
        .Q(p_0_in_0[16]));
  FDCE \shift_reg_reg[18] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__3_n_0),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[16]),
        .Q(p_0_in_0[17]));
  FDCE \shift_reg_reg[19] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__3_n_0),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[17]),
        .Q(p_0_in_0[18]));
  FDCE \shift_reg_reg[1] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__3_n_0),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(\shift_reg_reg_n_0_[0] ),
        .Q(p_0_in_0[0]));
  FDCE \shift_reg_reg[20] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__3_n_0),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[18]),
        .Q(p_0_in_0[19]));
  FDCE \shift_reg_reg[21] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__3_n_0),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[19]),
        .Q(p_0_in_0[20]));
  FDCE \shift_reg_reg[22] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__3_n_0),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[20]),
        .Q(p_0_in_0[21]));
  FDCE \shift_reg_reg[23] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__3_n_0),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[21]),
        .Q(p_0_in_0[22]));
  FDCE \shift_reg_reg[24] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__3_n_0),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[22]),
        .Q(p_0_in_0[23]));
  FDCE \shift_reg_reg[25] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__3_n_0),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[23]),
        .Q(p_0_in_0[24]));
  FDCE \shift_reg_reg[26] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__3_n_0),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[24]),
        .Q(p_0_in_0[25]));
  FDCE \shift_reg_reg[27] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__3_n_0),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[25]),
        .Q(p_0_in_0[26]));
  FDCE \shift_reg_reg[28] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__3_n_0),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[26]),
        .Q(p_0_in_0[27]));
  FDCE \shift_reg_reg[29] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__3_n_0),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[27]),
        .Q(p_0_in_0[28]));
  FDCE \shift_reg_reg[2] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__3_n_0),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[0]),
        .Q(p_0_in_0[1]));
  FDCE \shift_reg_reg[30] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__3_n_0),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[28]),
        .Q(p_0_in_0[29]));
  FDCE \shift_reg_reg[31] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__3_n_0),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[29]),
        .Q(p_0_in_0[30]));
  FDCE \shift_reg_reg[32] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__3_n_0),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[30]),
        .Q(p_0_in_0[31]));
  FDCE \shift_reg_reg[33] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__3_n_0),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[31]),
        .Q(p_0_in_0[32]));
  FDCE \shift_reg_reg[34] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__3_n_0),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[32]),
        .Q(p_0_in_0[33]));
  FDCE \shift_reg_reg[3] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__3_n_0),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[1]),
        .Q(p_0_in_0[2]));
  FDCE \shift_reg_reg[4] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__3_n_0),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[2]),
        .Q(p_0_in_0[3]));
  FDCE \shift_reg_reg[5] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__3_n_0),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[3]),
        .Q(p_0_in_0[4]));
  FDCE \shift_reg_reg[6] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__3_n_0),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[4]),
        .Q(p_0_in_0[5]));
  FDCE \shift_reg_reg[7] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__3_n_0),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[5]),
        .Q(p_0_in_0[6]));
  FDCE \shift_reg_reg[8] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__3_n_0),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[6]),
        .Q(p_0_in_0[7]));
  FDCE \shift_reg_reg[9] 
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__3_n_0),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(p_0_in_0[7]),
        .Q(p_0_in_0[8]));
  FDRE sin_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(resp_nxt),
        .Q(sin_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \state[0]_i_1__0 
       (.I0(\ctrl_reg_reg[0] ),
        .I1(s00_axi_aresetn),
        .I2(\state[0]_i_2__3_n_0 ),
        .O(\state[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFCFBFFFF0F3F0000)) 
    \state[0]_i_2__3 
       (.I0(\state[2]_i_3__3_n_0 ),
        .I1(state[1]),
        .I2(state[2]),
        .I3(sin_reg),
        .I4(z1_sin_reg_i_1__3_n_0),
        .I5(state[0]),
        .O(\state[0]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \state[1]_i_1__0 
       (.I0(\ctrl_reg_reg[0] ),
        .I1(s00_axi_aresetn),
        .I2(\state[1]_i_2__3_n_0 ),
        .O(\state[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFFFFF3C000000)) 
    \state[1]_i_2__3 
       (.I0(\state[2]_i_3__3_n_0 ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(sin_reg),
        .I4(z1_sin_reg_i_1__3_n_0),
        .I5(state[1]),
        .O(\state[1]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[2]_i_10__3 
       (.I0(\bitcount_reg_n_0_[2] ),
        .I1(\bitcount_reg_n_0_[3] ),
        .I2(\bitcount_reg_n_0_[0] ),
        .I3(\bitcount_reg_n_0_[1] ),
        .O(\state[2]_i_10__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[2]_i_11__3 
       (.I0(\bitcount_reg_n_0_[10] ),
        .I1(\bitcount_reg_n_0_[11] ),
        .I2(\bitcount_reg_n_0_[8] ),
        .I3(\bitcount_reg_n_0_[9] ),
        .O(\state[2]_i_11__3_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \state[2]_i_1__0 
       (.I0(\ctrl_reg_reg[0] ),
        .I1(s00_axi_aresetn),
        .I2(\state[2]_i_2__3_n_0 ),
        .O(\state[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FFFF10000000)) 
    \state[2]_i_2__3 
       (.I0(\state[2]_i_3__3_n_0 ),
        .I1(sin_reg),
        .I2(state[1]),
        .I3(state[0]),
        .I4(z1_sin_reg_i_1__3_n_0),
        .I5(state[2]),
        .O(\state[2]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[2]_i_3__3 
       (.I0(\state[2]_i_4__3_n_0 ),
        .I1(\state[2]_i_5__3_n_0 ),
        .I2(\state[2]_i_6__3_n_0 ),
        .I3(\state[2]_i_7__3_n_0 ),
        .O(\state[2]_i_3__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[2]_i_4__3 
       (.I0(\bitcount_reg_n_0_[21] ),
        .I1(\bitcount_reg_n_0_[20] ),
        .I2(\bitcount_reg_n_0_[23] ),
        .I3(\bitcount_reg_n_0_[22] ),
        .I4(\state[2]_i_8__3_n_0 ),
        .O(\state[2]_i_4__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[2]_i_5__3 
       (.I0(\bitcount_reg_n_0_[29] ),
        .I1(\bitcount_reg_n_0_[28] ),
        .I2(\bitcount_reg_n_0_[30] ),
        .I3(\bitcount_reg_n_0_[31] ),
        .I4(\state[2]_i_9__3_n_0 ),
        .O(\state[2]_i_5__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[2]_i_6__3 
       (.I0(\bitcount_reg_n_0_[5] ),
        .I1(\bitcount_reg_n_0_[4] ),
        .I2(\bitcount_reg_n_0_[7] ),
        .I3(\bitcount_reg_n_0_[6] ),
        .I4(\state[2]_i_10__3_n_0 ),
        .O(\state[2]_i_6__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[2]_i_7__3 
       (.I0(\bitcount_reg_n_0_[13] ),
        .I1(\bitcount_reg_n_0_[12] ),
        .I2(\bitcount_reg_n_0_[15] ),
        .I3(\bitcount_reg_n_0_[14] ),
        .I4(\state[2]_i_11__3_n_0 ),
        .O(\state[2]_i_7__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[2]_i_8__3 
       (.I0(\bitcount_reg_n_0_[18] ),
        .I1(\bitcount_reg_n_0_[19] ),
        .I2(\bitcount_reg_n_0_[16] ),
        .I3(\bitcount_reg_n_0_[17] ),
        .O(\state[2]_i_8__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[2]_i_9__3 
       (.I0(\bitcount_reg_n_0_[26] ),
        .I1(\bitcount_reg_n_0_[27] ),
        .I2(\bitcount_reg_n_0_[24] ),
        .I3(\bitcount_reg_n_0_[25] ),
        .O(\state[2]_i_9__3_n_0 ));
  FDRE \state_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(state[0]),
        .R(1'b0));
  FDRE \state_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state[1]),
        .R(1'b0));
  FDRE \state_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\state[2]_i_1__0_n_0 ),
        .Q(state[2]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \stopbit_fail_cnt[0]_i_10__3 
       (.I0(rx_stopbit_fails),
        .O(\stopbit_fail_cnt[0]_i_10__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stopbit_fail_cnt[0]_i_11__3 
       (.I0(\bitcount_reg_n_0_[27] ),
        .I1(\bitcount_reg_n_0_[28] ),
        .I2(\bitcount_reg_n_0_[25] ),
        .I3(\bitcount_reg_n_0_[26] ),
        .O(\stopbit_fail_cnt[0]_i_11__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \stopbit_fail_cnt[0]_i_12__3 
       (.I0(\bitcount_reg_n_0_[22] ),
        .I1(\bitcount_reg_n_0_[21] ),
        .I2(\bitcount_reg_n_0_[24] ),
        .I3(\bitcount_reg_n_0_[23] ),
        .I4(\stopbit_fail_cnt[0]_i_15__3_n_0 ),
        .O(\stopbit_fail_cnt[0]_i_12__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stopbit_fail_cnt[0]_i_13__3 
       (.I0(\bitcount_reg_n_0_[11] ),
        .I1(\bitcount_reg_n_0_[12] ),
        .I2(\bitcount_reg_n_0_[9] ),
        .I3(\bitcount_reg_n_0_[10] ),
        .O(\stopbit_fail_cnt[0]_i_13__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \stopbit_fail_cnt[0]_i_14__3 
       (.I0(\bitcount_reg_n_0_[6] ),
        .I1(\bitcount_reg_n_0_[5] ),
        .I2(\bitcount_reg_n_0_[8] ),
        .I3(\bitcount_reg_n_0_[7] ),
        .I4(\stopbit_fail_cnt[0]_i_16__3_n_0 ),
        .O(\stopbit_fail_cnt[0]_i_14__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stopbit_fail_cnt[0]_i_15__3 
       (.I0(\bitcount_reg_n_0_[19] ),
        .I1(\bitcount_reg_n_0_[20] ),
        .I2(\bitcount_reg_n_0_[17] ),
        .I3(\bitcount_reg_n_0_[18] ),
        .O(\stopbit_fail_cnt[0]_i_15__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \stopbit_fail_cnt[0]_i_16__3 
       (.I0(\bitcount_reg_n_0_[3] ),
        .I1(\bitcount_reg_n_0_[4] ),
        .I2(\bitcount_reg_n_0_[1] ),
        .I3(\bitcount_reg_n_0_[2] ),
        .O(\stopbit_fail_cnt[0]_i_16__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \stopbit_fail_cnt[0]_i_1__3 
       (.I0(z1_sin_reg_i_1__3_n_0),
        .I1(\stopbit_fail_cnt[0]_i_3__3_n_0 ),
        .I2(state[2]),
        .I3(\stopbit_fail_cnt[0]_i_4__3_n_0 ),
        .I4(\stopbit_fail_cnt[0]_i_5__3_n_0 ),
        .I5(\stopbit_fail_cnt[0]_i_6__3_n_0 ),
        .O(\stopbit_fail_cnt[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \stopbit_fail_cnt[0]_i_3__3 
       (.I0(state[1]),
        .I1(state[0]),
        .O(\stopbit_fail_cnt[0]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \stopbit_fail_cnt[0]_i_4__3 
       (.I0(\stopbit_fail_cnt[0]_i_11__3_n_0 ),
        .I1(\bitcount_reg_n_0_[0] ),
        .I2(\bitcount_reg_n_0_[31] ),
        .I3(\bitcount_reg_n_0_[29] ),
        .I4(\bitcount_reg_n_0_[30] ),
        .I5(\stopbit_fail_cnt[0]_i_12__3_n_0 ),
        .O(\stopbit_fail_cnt[0]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \stopbit_fail_cnt[0]_i_5__3 
       (.I0(\stopbit_fail_cnt[0]_i_13__3_n_0 ),
        .I1(\bitcount_reg_n_0_[15] ),
        .I2(\bitcount_reg_n_0_[16] ),
        .I3(\bitcount_reg_n_0_[13] ),
        .I4(\bitcount_reg_n_0_[14] ),
        .I5(\stopbit_fail_cnt[0]_i_14__3_n_0 ),
        .O(\stopbit_fail_cnt[0]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFFFFFFCFCF)) 
    \stopbit_fail_cnt[0]_i_6__3 
       (.I0(\state[2]_i_3__3_n_0 ),
        .I1(state[1]),
        .I2(state[2]),
        .I3(sin_reg),
        .I4(z1_sin_reg_i_1__3_n_0),
        .I5(state[0]),
        .O(\stopbit_fail_cnt[0]_i_6__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[0]_i_7__3 
       (.I0(stopbit_fail_cnt_reg[3]),
        .O(\stopbit_fail_cnt[0]_i_7__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[0]_i_8__3 
       (.I0(stopbit_fail_cnt_reg[2]),
        .O(\stopbit_fail_cnt[0]_i_8__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[0]_i_9__3 
       (.I0(stopbit_fail_cnt_reg[1]),
        .O(\stopbit_fail_cnt[0]_i_9__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[12]_i_2__3 
       (.I0(stopbit_fail_cnt_reg[15]),
        .O(\stopbit_fail_cnt[12]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[12]_i_3__3 
       (.I0(stopbit_fail_cnt_reg[14]),
        .O(\stopbit_fail_cnt[12]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[12]_i_4__3 
       (.I0(stopbit_fail_cnt_reg[13]),
        .O(\stopbit_fail_cnt[12]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[12]_i_5__3 
       (.I0(stopbit_fail_cnt_reg[12]),
        .O(\stopbit_fail_cnt[12]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[16]_i_2__3 
       (.I0(stopbit_fail_cnt_reg[19]),
        .O(\stopbit_fail_cnt[16]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[16]_i_3__3 
       (.I0(stopbit_fail_cnt_reg[18]),
        .O(\stopbit_fail_cnt[16]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[16]_i_4__3 
       (.I0(stopbit_fail_cnt_reg[17]),
        .O(\stopbit_fail_cnt[16]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[16]_i_5__3 
       (.I0(stopbit_fail_cnt_reg[16]),
        .O(\stopbit_fail_cnt[16]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[20]_i_2__3 
       (.I0(stopbit_fail_cnt_reg[23]),
        .O(\stopbit_fail_cnt[20]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[20]_i_3__3 
       (.I0(stopbit_fail_cnt_reg[22]),
        .O(\stopbit_fail_cnt[20]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[20]_i_4__3 
       (.I0(stopbit_fail_cnt_reg[21]),
        .O(\stopbit_fail_cnt[20]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[20]_i_5__3 
       (.I0(stopbit_fail_cnt_reg[20]),
        .O(\stopbit_fail_cnt[20]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[24]_i_2__3 
       (.I0(stopbit_fail_cnt_reg[27]),
        .O(\stopbit_fail_cnt[24]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[24]_i_3__3 
       (.I0(stopbit_fail_cnt_reg[26]),
        .O(\stopbit_fail_cnt[24]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[24]_i_4__3 
       (.I0(stopbit_fail_cnt_reg[25]),
        .O(\stopbit_fail_cnt[24]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[24]_i_5__3 
       (.I0(stopbit_fail_cnt_reg[24]),
        .O(\stopbit_fail_cnt[24]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[28]_i_2__3 
       (.I0(stopbit_fail_cnt_reg[31]),
        .O(\stopbit_fail_cnt[28]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[28]_i_3__3 
       (.I0(stopbit_fail_cnt_reg[30]),
        .O(\stopbit_fail_cnt[28]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[28]_i_4__3 
       (.I0(stopbit_fail_cnt_reg[29]),
        .O(\stopbit_fail_cnt[28]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[28]_i_5__3 
       (.I0(stopbit_fail_cnt_reg[28]),
        .O(\stopbit_fail_cnt[28]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[4]_i_2__3 
       (.I0(stopbit_fail_cnt_reg[7]),
        .O(\stopbit_fail_cnt[4]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[4]_i_3__3 
       (.I0(stopbit_fail_cnt_reg[6]),
        .O(\stopbit_fail_cnt[4]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[4]_i_4__3 
       (.I0(stopbit_fail_cnt_reg[5]),
        .O(\stopbit_fail_cnt[4]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[4]_i_5__3 
       (.I0(stopbit_fail_cnt_reg[4]),
        .O(\stopbit_fail_cnt[4]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[8]_i_2__3 
       (.I0(stopbit_fail_cnt_reg[11]),
        .O(\stopbit_fail_cnt[8]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[8]_i_3__3 
       (.I0(stopbit_fail_cnt_reg[10]),
        .O(\stopbit_fail_cnt[8]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[8]_i_4__3 
       (.I0(stopbit_fail_cnt_reg[9]),
        .O(\stopbit_fail_cnt[8]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \stopbit_fail_cnt[8]_i_5__3 
       (.I0(stopbit_fail_cnt_reg[8]),
        .O(\stopbit_fail_cnt[8]_i_5__3_n_0 ));
  FDCE \stopbit_fail_cnt_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[0]_i_2__3_n_7 ),
        .Q(rx_stopbit_fails));
  CARRY4 \stopbit_fail_cnt_reg[0]_i_2__3 
       (.CI(1'b0),
        .CO({\stopbit_fail_cnt_reg[0]_i_2__3_n_0 ,\stopbit_fail_cnt_reg[0]_i_2__3_n_1 ,\stopbit_fail_cnt_reg[0]_i_2__3_n_2 ,\stopbit_fail_cnt_reg[0]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\stopbit_fail_cnt_reg[0]_i_2__3_n_4 ,\stopbit_fail_cnt_reg[0]_i_2__3_n_5 ,\stopbit_fail_cnt_reg[0]_i_2__3_n_6 ,\stopbit_fail_cnt_reg[0]_i_2__3_n_7 }),
        .S({\stopbit_fail_cnt[0]_i_7__3_n_0 ,\stopbit_fail_cnt[0]_i_8__3_n_0 ,\stopbit_fail_cnt[0]_i_9__3_n_0 ,\stopbit_fail_cnt[0]_i_10__3_n_0 }));
  FDCE \stopbit_fail_cnt_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[8]_i_1__3_n_5 ),
        .Q(stopbit_fail_cnt_reg[10]));
  FDCE \stopbit_fail_cnt_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[8]_i_1__3_n_4 ),
        .Q(stopbit_fail_cnt_reg[11]));
  FDCE \stopbit_fail_cnt_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[12]_i_1__3_n_7 ),
        .Q(stopbit_fail_cnt_reg[12]));
  CARRY4 \stopbit_fail_cnt_reg[12]_i_1__3 
       (.CI(\stopbit_fail_cnt_reg[8]_i_1__3_n_0 ),
        .CO({\stopbit_fail_cnt_reg[12]_i_1__3_n_0 ,\stopbit_fail_cnt_reg[12]_i_1__3_n_1 ,\stopbit_fail_cnt_reg[12]_i_1__3_n_2 ,\stopbit_fail_cnt_reg[12]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[12]_i_1__3_n_4 ,\stopbit_fail_cnt_reg[12]_i_1__3_n_5 ,\stopbit_fail_cnt_reg[12]_i_1__3_n_6 ,\stopbit_fail_cnt_reg[12]_i_1__3_n_7 }),
        .S({\stopbit_fail_cnt[12]_i_2__3_n_0 ,\stopbit_fail_cnt[12]_i_3__3_n_0 ,\stopbit_fail_cnt[12]_i_4__3_n_0 ,\stopbit_fail_cnt[12]_i_5__3_n_0 }));
  FDCE \stopbit_fail_cnt_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[12]_i_1__3_n_6 ),
        .Q(stopbit_fail_cnt_reg[13]));
  FDCE \stopbit_fail_cnt_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[12]_i_1__3_n_5 ),
        .Q(stopbit_fail_cnt_reg[14]));
  FDCE \stopbit_fail_cnt_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[12]_i_1__3_n_4 ),
        .Q(stopbit_fail_cnt_reg[15]));
  FDCE \stopbit_fail_cnt_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[16]_i_1__3_n_7 ),
        .Q(stopbit_fail_cnt_reg[16]));
  CARRY4 \stopbit_fail_cnt_reg[16]_i_1__3 
       (.CI(\stopbit_fail_cnt_reg[12]_i_1__3_n_0 ),
        .CO({\stopbit_fail_cnt_reg[16]_i_1__3_n_0 ,\stopbit_fail_cnt_reg[16]_i_1__3_n_1 ,\stopbit_fail_cnt_reg[16]_i_1__3_n_2 ,\stopbit_fail_cnt_reg[16]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[16]_i_1__3_n_4 ,\stopbit_fail_cnt_reg[16]_i_1__3_n_5 ,\stopbit_fail_cnt_reg[16]_i_1__3_n_6 ,\stopbit_fail_cnt_reg[16]_i_1__3_n_7 }),
        .S({\stopbit_fail_cnt[16]_i_2__3_n_0 ,\stopbit_fail_cnt[16]_i_3__3_n_0 ,\stopbit_fail_cnt[16]_i_4__3_n_0 ,\stopbit_fail_cnt[16]_i_5__3_n_0 }));
  FDCE \stopbit_fail_cnt_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[16]_i_1__3_n_6 ),
        .Q(stopbit_fail_cnt_reg[17]));
  FDCE \stopbit_fail_cnt_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[16]_i_1__3_n_5 ),
        .Q(stopbit_fail_cnt_reg[18]));
  FDCE \stopbit_fail_cnt_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[16]_i_1__3_n_4 ),
        .Q(stopbit_fail_cnt_reg[19]));
  FDCE \stopbit_fail_cnt_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[0]_i_2__3_n_6 ),
        .Q(stopbit_fail_cnt_reg[1]));
  FDCE \stopbit_fail_cnt_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[20]_i_1__3_n_7 ),
        .Q(stopbit_fail_cnt_reg[20]));
  CARRY4 \stopbit_fail_cnt_reg[20]_i_1__3 
       (.CI(\stopbit_fail_cnt_reg[16]_i_1__3_n_0 ),
        .CO({\stopbit_fail_cnt_reg[20]_i_1__3_n_0 ,\stopbit_fail_cnt_reg[20]_i_1__3_n_1 ,\stopbit_fail_cnt_reg[20]_i_1__3_n_2 ,\stopbit_fail_cnt_reg[20]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[20]_i_1__3_n_4 ,\stopbit_fail_cnt_reg[20]_i_1__3_n_5 ,\stopbit_fail_cnt_reg[20]_i_1__3_n_6 ,\stopbit_fail_cnt_reg[20]_i_1__3_n_7 }),
        .S({\stopbit_fail_cnt[20]_i_2__3_n_0 ,\stopbit_fail_cnt[20]_i_3__3_n_0 ,\stopbit_fail_cnt[20]_i_4__3_n_0 ,\stopbit_fail_cnt[20]_i_5__3_n_0 }));
  FDCE \stopbit_fail_cnt_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[20]_i_1__3_n_6 ),
        .Q(stopbit_fail_cnt_reg[21]));
  FDCE \stopbit_fail_cnt_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[20]_i_1__3_n_5 ),
        .Q(stopbit_fail_cnt_reg[22]));
  FDCE \stopbit_fail_cnt_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[20]_i_1__3_n_4 ),
        .Q(stopbit_fail_cnt_reg[23]));
  FDCE \stopbit_fail_cnt_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[24]_i_1__3_n_7 ),
        .Q(stopbit_fail_cnt_reg[24]));
  CARRY4 \stopbit_fail_cnt_reg[24]_i_1__3 
       (.CI(\stopbit_fail_cnt_reg[20]_i_1__3_n_0 ),
        .CO({\stopbit_fail_cnt_reg[24]_i_1__3_n_0 ,\stopbit_fail_cnt_reg[24]_i_1__3_n_1 ,\stopbit_fail_cnt_reg[24]_i_1__3_n_2 ,\stopbit_fail_cnt_reg[24]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[24]_i_1__3_n_4 ,\stopbit_fail_cnt_reg[24]_i_1__3_n_5 ,\stopbit_fail_cnt_reg[24]_i_1__3_n_6 ,\stopbit_fail_cnt_reg[24]_i_1__3_n_7 }),
        .S({\stopbit_fail_cnt[24]_i_2__3_n_0 ,\stopbit_fail_cnt[24]_i_3__3_n_0 ,\stopbit_fail_cnt[24]_i_4__3_n_0 ,\stopbit_fail_cnt[24]_i_5__3_n_0 }));
  FDCE \stopbit_fail_cnt_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[24]_i_1__3_n_6 ),
        .Q(stopbit_fail_cnt_reg[25]));
  FDCE \stopbit_fail_cnt_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[24]_i_1__3_n_5 ),
        .Q(stopbit_fail_cnt_reg[26]));
  FDCE \stopbit_fail_cnt_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[24]_i_1__3_n_4 ),
        .Q(stopbit_fail_cnt_reg[27]));
  FDCE \stopbit_fail_cnt_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[28]_i_1__3_n_7 ),
        .Q(stopbit_fail_cnt_reg[28]));
  CARRY4 \stopbit_fail_cnt_reg[28]_i_1__3 
       (.CI(\stopbit_fail_cnt_reg[24]_i_1__3_n_0 ),
        .CO({\NLW_stopbit_fail_cnt_reg[28]_i_1__3_CO_UNCONNECTED [3],\stopbit_fail_cnt_reg[28]_i_1__3_n_1 ,\stopbit_fail_cnt_reg[28]_i_1__3_n_2 ,\stopbit_fail_cnt_reg[28]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[28]_i_1__3_n_4 ,\stopbit_fail_cnt_reg[28]_i_1__3_n_5 ,\stopbit_fail_cnt_reg[28]_i_1__3_n_6 ,\stopbit_fail_cnt_reg[28]_i_1__3_n_7 }),
        .S({\stopbit_fail_cnt[28]_i_2__3_n_0 ,\stopbit_fail_cnt[28]_i_3__3_n_0 ,\stopbit_fail_cnt[28]_i_4__3_n_0 ,\stopbit_fail_cnt[28]_i_5__3_n_0 }));
  FDCE \stopbit_fail_cnt_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[28]_i_1__3_n_6 ),
        .Q(stopbit_fail_cnt_reg[29]));
  FDCE \stopbit_fail_cnt_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[0]_i_2__3_n_5 ),
        .Q(stopbit_fail_cnt_reg[2]));
  FDCE \stopbit_fail_cnt_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[28]_i_1__3_n_5 ),
        .Q(stopbit_fail_cnt_reg[30]));
  FDCE \stopbit_fail_cnt_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[28]_i_1__3_n_4 ),
        .Q(stopbit_fail_cnt_reg[31]));
  FDCE \stopbit_fail_cnt_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[0]_i_2__3_n_4 ),
        .Q(stopbit_fail_cnt_reg[3]));
  FDCE \stopbit_fail_cnt_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[4]_i_1__3_n_7 ),
        .Q(stopbit_fail_cnt_reg[4]));
  CARRY4 \stopbit_fail_cnt_reg[4]_i_1__3 
       (.CI(\stopbit_fail_cnt_reg[0]_i_2__3_n_0 ),
        .CO({\stopbit_fail_cnt_reg[4]_i_1__3_n_0 ,\stopbit_fail_cnt_reg[4]_i_1__3_n_1 ,\stopbit_fail_cnt_reg[4]_i_1__3_n_2 ,\stopbit_fail_cnt_reg[4]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[4]_i_1__3_n_4 ,\stopbit_fail_cnt_reg[4]_i_1__3_n_5 ,\stopbit_fail_cnt_reg[4]_i_1__3_n_6 ,\stopbit_fail_cnt_reg[4]_i_1__3_n_7 }),
        .S({\stopbit_fail_cnt[4]_i_2__3_n_0 ,\stopbit_fail_cnt[4]_i_3__3_n_0 ,\stopbit_fail_cnt[4]_i_4__3_n_0 ,\stopbit_fail_cnt[4]_i_5__3_n_0 }));
  FDCE \stopbit_fail_cnt_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[4]_i_1__3_n_6 ),
        .Q(stopbit_fail_cnt_reg[5]));
  FDCE \stopbit_fail_cnt_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[4]_i_1__3_n_5 ),
        .Q(stopbit_fail_cnt_reg[6]));
  FDCE \stopbit_fail_cnt_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[4]_i_1__3_n_4 ),
        .Q(stopbit_fail_cnt_reg[7]));
  FDCE \stopbit_fail_cnt_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[8]_i_1__3_n_7 ),
        .Q(stopbit_fail_cnt_reg[8]));
  CARRY4 \stopbit_fail_cnt_reg[8]_i_1__3 
       (.CI(\stopbit_fail_cnt_reg[4]_i_1__3_n_0 ),
        .CO({\stopbit_fail_cnt_reg[8]_i_1__3_n_0 ,\stopbit_fail_cnt_reg[8]_i_1__3_n_1 ,\stopbit_fail_cnt_reg[8]_i_1__3_n_2 ,\stopbit_fail_cnt_reg[8]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\stopbit_fail_cnt_reg[8]_i_1__3_n_4 ,\stopbit_fail_cnt_reg[8]_i_1__3_n_5 ,\stopbit_fail_cnt_reg[8]_i_1__3_n_6 ,\stopbit_fail_cnt_reg[8]_i_1__3_n_7 }),
        .S({\stopbit_fail_cnt[8]_i_2__3_n_0 ,\stopbit_fail_cnt[8]_i_3__3_n_0 ,\stopbit_fail_cnt[8]_i_4__3_n_0 ,\stopbit_fail_cnt[8]_i_5__3_n_0 }));
  FDCE \stopbit_fail_cnt_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\stopbit_fail_cnt[0]_i_1__3_n_0 ),
        .CLR(AR),
        .D(\stopbit_fail_cnt_reg[8]_i_1__3_n_6 ),
        .Q(stopbit_fail_cnt_reg[9]));
  FDRE z1_sclock_reg_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(sclock_reg),
        .Q(z1_sclock_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    z1_sin_reg_i_1__3
       (.I0(z1_sclock_reg),
        .I1(sclock_reg),
        .O(z1_sin_reg_i_1__3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    z1_sin_reg_i_2
       (.I0(\ctrl_reg_reg[0] ),
        .I1(s00_axi_aresetn),
        .O(z1_sin_reg_i_2_n_0));
  FDCE z1_sin_reg_reg
       (.C(s00_axi_aclk),
        .CE(z1_sin_reg_i_1__3_n_0),
        .CLR(z1_sin_reg_i_2_n_0),
        .D(sin_reg),
        .Q(z1_sin_reg));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module block_design_pfs_daughtercard_0_0_fifo
   (D,
    DO,
    \status_reg_reg[2] ,
    \sector_rd_data[5]__0 ,
    s00_axi_aclk,
    AR,
    rx_fifo_wr,
    \dout_reg[33] ,
    \rd_sector_addr_reg[2] ,
    p_0_in,
    \rd_sector_addr_reg[2]_rep ,
    \stopbit_fail_cnt_reg[0] ,
    Q,
    \status_reg_reg[3] ,
    \ctrl_reg_reg[0] ,
    \stopbit_fail_cnt_reg[1] ,
    \ctrl_reg_reg[1] ,
    \stopbit_fail_cnt_reg[2] ,
    \ctrl_reg_reg[2] ,
    \stopbit_fail_cnt_reg[3] );
  output [1:0]D;
  output [27:0]DO;
  output \status_reg_reg[2] ;
  output [3:0]\sector_rd_data[5]__0 ;
  input s00_axi_aclk;
  input [0:0]AR;
  input rx_fifo_wr;
  input [33:0]\dout_reg[33] ;
  input [2:0]\rd_sector_addr_reg[2] ;
  input [3:0]p_0_in;
  input \rd_sector_addr_reg[2]_rep ;
  input \stopbit_fail_cnt_reg[0] ;
  input [3:0]Q;
  input [3:0]\status_reg_reg[3] ;
  input \ctrl_reg_reg[0] ;
  input \stopbit_fail_cnt_reg[1] ;
  input \ctrl_reg_reg[1] ;
  input \stopbit_fail_cnt_reg[2] ;
  input \ctrl_reg_reg[2] ;
  input \stopbit_fail_cnt_reg[3] ;

  wire [0:0]AR;
  wire [1:0]D;
  wire [27:0]DO;
  wire [3:0]Q;
  wire \ctrl_reg_reg[0] ;
  wire \ctrl_reg_reg[1] ;
  wire \ctrl_reg_reg[2] ;
  wire [33:0]\dout_reg[33] ;
  wire [3:0]p_0_in;
  wire [2:0]\rd_sector_addr_reg[2] ;
  wire \rd_sector_addr_reg[2]_rep ;
  wire rx_fifo_wr;
  wire s00_axi_aclk;
  wire [3:0]\sector_rd_data[5]__0 ;
  wire \status_reg_reg[2] ;
  wire [3:0]\status_reg_reg[3] ;
  wire \stopbit_fail_cnt_reg[0] ;
  wire \stopbit_fail_cnt_reg[1] ;
  wire \stopbit_fail_cnt_reg[2] ;
  wire \stopbit_fail_cnt_reg[3] ;

  block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_6 FIFO_DUALCLOCK_MACRO_inst
       (.AR(AR),
        .D(D),
        .DO(DO),
        .Q(Q),
        .\ctrl_reg_reg[0] (\ctrl_reg_reg[0] ),
        .\ctrl_reg_reg[1] (\ctrl_reg_reg[1] ),
        .\ctrl_reg_reg[2] (\ctrl_reg_reg[2] ),
        .\dout_reg[33] (\dout_reg[33] ),
        .p_0_in(p_0_in),
        .\rd_sector_addr_reg[2] (\rd_sector_addr_reg[2] ),
        .\rd_sector_addr_reg[2]_rep (\rd_sector_addr_reg[2]_rep ),
        .rx_fifo_wr(rx_fifo_wr),
        .s00_axi_aclk(s00_axi_aclk),
        .\sector_rd_data[5]__0 (\sector_rd_data[5]__0 ),
        .\status_reg_reg[2] (\status_reg_reg[2] ),
        .\status_reg_reg[3] (\status_reg_reg[3] ),
        .\stopbit_fail_cnt_reg[0] (\stopbit_fail_cnt_reg[0] ),
        .\stopbit_fail_cnt_reg[1] (\stopbit_fail_cnt_reg[1] ),
        .\stopbit_fail_cnt_reg[2] (\stopbit_fail_cnt_reg[2] ),
        .\stopbit_fail_cnt_reg[3] (\stopbit_fail_cnt_reg[3] ));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module block_design_pfs_daughtercard_0_0_fifo_10
   (D,
    \z1_data_reg[33] ,
    ser_clk,
    \FSM_onehot_state_reg[1] ,
    ser_rst,
    s00_axi_aclk,
    tx_wr_rdy,
    Q);
  output [1:0]D;
  output [33:0]\z1_data_reg[33] ;
  input ser_clk;
  input \FSM_onehot_state_reg[1] ;
  input ser_rst;
  input s00_axi_aclk;
  input tx_wr_rdy;
  input [31:0]Q;

  wire [1:0]D;
  wire \FSM_onehot_state_reg[1] ;
  wire [31:0]Q;
  wire s00_axi_aclk;
  wire ser_clk;
  wire ser_rst;
  wire tx_wr_rdy;
  wire [33:0]\z1_data_reg[33] ;

  block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_11 FIFO_DUALCLOCK_MACRO_inst
       (.D(D),
        .\FSM_onehot_state_reg[1] (\FSM_onehot_state_reg[1] ),
        .Q(Q),
        .s00_axi_aclk(s00_axi_aclk),
        .ser_clk(ser_clk),
        .ser_rst(ser_rst),
        .tx_wr_rdy(tx_wr_rdy),
        .\z1_data_reg[33] (\z1_data_reg[33] ));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module block_design_pfs_daughtercard_0_0_fifo_14
   (D,
    DO,
    \sector_rd_data[3]__0 ,
    s00_axi_aclk,
    AR,
    rx_fifo_wr,
    \dout_reg[33] ,
    \rd_sector_addr_reg[2] ,
    p_0_in,
    \rd_sector_addr_reg[0]_rep ,
    \rd_sector_addr_reg[2]_rep ,
    \stopbit_fail_cnt_reg[0] ,
    Q,
    \rd_sector_addr_reg[1] ,
    \status_reg_reg[3] ,
    \ctrl_reg_reg[0] ,
    \stopbit_fail_cnt_reg[1] ,
    \ctrl_reg_reg[1] ,
    \stopbit_fail_cnt_reg[2] ,
    \ctrl_reg_reg[2] ,
    \stopbit_fail_cnt_reg[3] );
  output [1:0]D;
  output [27:0]DO;
  output [3:0]\sector_rd_data[3]__0 ;
  input s00_axi_aclk;
  input [0:0]AR;
  input rx_fifo_wr;
  input [33:0]\dout_reg[33] ;
  input \rd_sector_addr_reg[2] ;
  input [3:0]p_0_in;
  input \rd_sector_addr_reg[0]_rep ;
  input \rd_sector_addr_reg[2]_rep ;
  input \stopbit_fail_cnt_reg[0] ;
  input [3:0]Q;
  input [0:0]\rd_sector_addr_reg[1] ;
  input [3:0]\status_reg_reg[3] ;
  input \ctrl_reg_reg[0] ;
  input \stopbit_fail_cnt_reg[1] ;
  input \ctrl_reg_reg[1] ;
  input \stopbit_fail_cnt_reg[2] ;
  input \ctrl_reg_reg[2] ;
  input \stopbit_fail_cnt_reg[3] ;

  wire [0:0]AR;
  wire [1:0]D;
  wire [27:0]DO;
  wire [3:0]Q;
  wire \ctrl_reg_reg[0] ;
  wire \ctrl_reg_reg[1] ;
  wire \ctrl_reg_reg[2] ;
  wire [33:0]\dout_reg[33] ;
  wire [3:0]p_0_in;
  wire \rd_sector_addr_reg[0]_rep ;
  wire [0:0]\rd_sector_addr_reg[1] ;
  wire \rd_sector_addr_reg[2] ;
  wire \rd_sector_addr_reg[2]_rep ;
  wire rx_fifo_wr;
  wire s00_axi_aclk;
  wire [3:0]\sector_rd_data[3]__0 ;
  wire [3:0]\status_reg_reg[3] ;
  wire \stopbit_fail_cnt_reg[0] ;
  wire \stopbit_fail_cnt_reg[1] ;
  wire \stopbit_fail_cnt_reg[2] ;
  wire \stopbit_fail_cnt_reg[3] ;

  block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_18 FIFO_DUALCLOCK_MACRO_inst
       (.AR(AR),
        .D(D),
        .DO(DO),
        .Q(Q),
        .\ctrl_reg_reg[0] (\ctrl_reg_reg[0] ),
        .\ctrl_reg_reg[1] (\ctrl_reg_reg[1] ),
        .\ctrl_reg_reg[2] (\ctrl_reg_reg[2] ),
        .\dout_reg[33] (\dout_reg[33] ),
        .p_0_in(p_0_in),
        .\rd_sector_addr_reg[0]_rep (\rd_sector_addr_reg[0]_rep ),
        .\rd_sector_addr_reg[1] (\rd_sector_addr_reg[1] ),
        .\rd_sector_addr_reg[2] (\rd_sector_addr_reg[2] ),
        .\rd_sector_addr_reg[2]_rep (\rd_sector_addr_reg[2]_rep ),
        .rx_fifo_wr(rx_fifo_wr),
        .s00_axi_aclk(s00_axi_aclk),
        .\sector_rd_data[3]__0 (\sector_rd_data[3]__0 ),
        .\status_reg_reg[3] (\status_reg_reg[3] ),
        .\stopbit_fail_cnt_reg[0] (\stopbit_fail_cnt_reg[0] ),
        .\stopbit_fail_cnt_reg[1] (\stopbit_fail_cnt_reg[1] ),
        .\stopbit_fail_cnt_reg[2] (\stopbit_fail_cnt_reg[2] ),
        .\stopbit_fail_cnt_reg[3] (\stopbit_fail_cnt_reg[3] ));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module block_design_pfs_daughtercard_0_0_fifo_16
   (D,
    \z1_data_reg[33] ,
    ser_clk,
    \FSM_onehot_state_reg[1] ,
    ser_rst,
    s00_axi_aclk,
    tx_wr_rdy,
    Q);
  output [1:0]D;
  output [33:0]\z1_data_reg[33] ;
  input ser_clk;
  input \FSM_onehot_state_reg[1] ;
  input ser_rst;
  input s00_axi_aclk;
  input tx_wr_rdy;
  input [31:0]Q;

  wire [1:0]D;
  wire \FSM_onehot_state_reg[1] ;
  wire [31:0]Q;
  wire s00_axi_aclk;
  wire ser_clk;
  wire ser_rst;
  wire tx_wr_rdy;
  wire [33:0]\z1_data_reg[33] ;

  block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_17 FIFO_DUALCLOCK_MACRO_inst
       (.D(D),
        .\FSM_onehot_state_reg[1] (\FSM_onehot_state_reg[1] ),
        .Q(Q),
        .s00_axi_aclk(s00_axi_aclk),
        .ser_clk(ser_clk),
        .ser_rst(ser_rst),
        .tx_wr_rdy(tx_wr_rdy),
        .\z1_data_reg[33] (\z1_data_reg[33] ));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module block_design_pfs_daughtercard_0_0_fifo_20
   (D,
    DO,
    \rd_data_reg[0] ,
    \rd_data_reg[1] ,
    \rd_data_reg[2] ,
    \rd_data_reg[3] ,
    s00_axi_aclk,
    AR,
    rx_fifo_wr,
    \dout_reg[33] ,
    \rd_sector_addr_reg[2] ,
    p_0_in,
    \rd_sector_addr_reg[0]_rep ,
    \sector_rd_data[3]__0 ,
    \rd_sector_addr_reg[2]_rep ,
    \stopbit_fail_cnt_reg[0] ,
    Q,
    \rd_sector_addr_reg[1] ,
    \status_reg_reg[3] ,
    \ctrl_reg_reg[0] ,
    \stopbit_fail_cnt_reg[1] ,
    \ctrl_reg_reg[1] ,
    \stopbit_fail_cnt_reg[2] ,
    \ctrl_reg_reg[2] ,
    \stopbit_fail_cnt_reg[3] );
  output [1:0]D;
  output [27:0]DO;
  output \rd_data_reg[0] ;
  output \rd_data_reg[1] ;
  output \rd_data_reg[2] ;
  output \rd_data_reg[3] ;
  input s00_axi_aclk;
  input [0:0]AR;
  input rx_fifo_wr;
  input [33:0]\dout_reg[33] ;
  input \rd_sector_addr_reg[2] ;
  input [3:0]p_0_in;
  input \rd_sector_addr_reg[0]_rep ;
  input [3:0]\sector_rd_data[3]__0 ;
  input \rd_sector_addr_reg[2]_rep ;
  input \stopbit_fail_cnt_reg[0] ;
  input [3:0]Q;
  input [0:0]\rd_sector_addr_reg[1] ;
  input [3:0]\status_reg_reg[3] ;
  input \ctrl_reg_reg[0] ;
  input \stopbit_fail_cnt_reg[1] ;
  input \ctrl_reg_reg[1] ;
  input \stopbit_fail_cnt_reg[2] ;
  input \ctrl_reg_reg[2] ;
  input \stopbit_fail_cnt_reg[3] ;

  wire [0:0]AR;
  wire [1:0]D;
  wire [27:0]DO;
  wire [3:0]Q;
  wire \ctrl_reg_reg[0] ;
  wire \ctrl_reg_reg[1] ;
  wire \ctrl_reg_reg[2] ;
  wire [33:0]\dout_reg[33] ;
  wire [3:0]p_0_in;
  wire \rd_data_reg[0] ;
  wire \rd_data_reg[1] ;
  wire \rd_data_reg[2] ;
  wire \rd_data_reg[3] ;
  wire \rd_sector_addr_reg[0]_rep ;
  wire [0:0]\rd_sector_addr_reg[1] ;
  wire \rd_sector_addr_reg[2] ;
  wire \rd_sector_addr_reg[2]_rep ;
  wire rx_fifo_wr;
  wire s00_axi_aclk;
  wire [3:0]\sector_rd_data[3]__0 ;
  wire [3:0]\status_reg_reg[3] ;
  wire \stopbit_fail_cnt_reg[0] ;
  wire \stopbit_fail_cnt_reg[1] ;
  wire \stopbit_fail_cnt_reg[2] ;
  wire \stopbit_fail_cnt_reg[3] ;

  block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_24 FIFO_DUALCLOCK_MACRO_inst
       (.AR(AR),
        .D(D),
        .DO(DO),
        .Q(Q),
        .\ctrl_reg_reg[0] (\ctrl_reg_reg[0] ),
        .\ctrl_reg_reg[1] (\ctrl_reg_reg[1] ),
        .\ctrl_reg_reg[2] (\ctrl_reg_reg[2] ),
        .\dout_reg[33] (\dout_reg[33] ),
        .p_0_in(p_0_in),
        .\rd_data_reg[0] (\rd_data_reg[0] ),
        .\rd_data_reg[1] (\rd_data_reg[1] ),
        .\rd_data_reg[2] (\rd_data_reg[2] ),
        .\rd_data_reg[3] (\rd_data_reg[3] ),
        .\rd_sector_addr_reg[0]_rep (\rd_sector_addr_reg[0]_rep ),
        .\rd_sector_addr_reg[1] (\rd_sector_addr_reg[1] ),
        .\rd_sector_addr_reg[2] (\rd_sector_addr_reg[2] ),
        .\rd_sector_addr_reg[2]_rep (\rd_sector_addr_reg[2]_rep ),
        .rx_fifo_wr(rx_fifo_wr),
        .s00_axi_aclk(s00_axi_aclk),
        .\sector_rd_data[3]__0 (\sector_rd_data[3]__0 ),
        .\status_reg_reg[3] (\status_reg_reg[3] ),
        .\stopbit_fail_cnt_reg[0] (\stopbit_fail_cnt_reg[0] ),
        .\stopbit_fail_cnt_reg[1] (\stopbit_fail_cnt_reg[1] ),
        .\stopbit_fail_cnt_reg[2] (\stopbit_fail_cnt_reg[2] ),
        .\stopbit_fail_cnt_reg[3] (\stopbit_fail_cnt_reg[3] ));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module block_design_pfs_daughtercard_0_0_fifo_22
   (D,
    \z1_data_reg[33] ,
    ser_clk,
    \FSM_onehot_state_reg[1] ,
    ser_rst,
    s00_axi_aclk,
    tx_wr_rdy,
    Q);
  output [1:0]D;
  output [33:0]\z1_data_reg[33] ;
  input ser_clk;
  input \FSM_onehot_state_reg[1] ;
  input ser_rst;
  input s00_axi_aclk;
  input tx_wr_rdy;
  input [31:0]Q;

  wire [1:0]D;
  wire \FSM_onehot_state_reg[1] ;
  wire [31:0]Q;
  wire s00_axi_aclk;
  wire ser_clk;
  wire ser_rst;
  wire tx_wr_rdy;
  wire [33:0]\z1_data_reg[33] ;

  block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_23 FIFO_DUALCLOCK_MACRO_inst
       (.D(D),
        .\FSM_onehot_state_reg[1] (\FSM_onehot_state_reg[1] ),
        .Q(Q),
        .s00_axi_aclk(s00_axi_aclk),
        .ser_clk(ser_clk),
        .ser_rst(ser_rst),
        .tx_wr_rdy(tx_wr_rdy),
        .\z1_data_reg[33] (\z1_data_reg[33] ));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module block_design_pfs_daughtercard_0_0_fifo_26
   (D,
    DO,
    \sector_rd_data[1]__0 ,
    s00_axi_aclk,
    AR,
    rx_fifo_wr,
    \dout_reg[33] ,
    \rd_sector_addr_reg[2] ,
    p_0_in,
    \rd_sector_addr_reg[0]_rep__0 ,
    \rd_sector_addr_reg[2]_rep ,
    \stopbit_fail_cnt_reg[0] ,
    Q,
    \rd_sector_addr_reg[1] ,
    \status_reg_reg[3] ,
    \ctrl_reg_reg[0] ,
    \stopbit_fail_cnt_reg[1] ,
    \ctrl_reg_reg[1] ,
    \stopbit_fail_cnt_reg[2] ,
    \ctrl_reg_reg[2] ,
    \stopbit_fail_cnt_reg[3] );
  output [1:0]D;
  output [27:0]DO;
  output [3:0]\sector_rd_data[1]__0 ;
  input s00_axi_aclk;
  input [0:0]AR;
  input rx_fifo_wr;
  input [33:0]\dout_reg[33] ;
  input \rd_sector_addr_reg[2] ;
  input [3:0]p_0_in;
  input \rd_sector_addr_reg[0]_rep__0 ;
  input \rd_sector_addr_reg[2]_rep ;
  input \stopbit_fail_cnt_reg[0] ;
  input [3:0]Q;
  input [0:0]\rd_sector_addr_reg[1] ;
  input [3:0]\status_reg_reg[3] ;
  input \ctrl_reg_reg[0] ;
  input \stopbit_fail_cnt_reg[1] ;
  input \ctrl_reg_reg[1] ;
  input \stopbit_fail_cnt_reg[2] ;
  input \ctrl_reg_reg[2] ;
  input \stopbit_fail_cnt_reg[3] ;

  wire [0:0]AR;
  wire [1:0]D;
  wire [27:0]DO;
  wire [3:0]Q;
  wire \ctrl_reg_reg[0] ;
  wire \ctrl_reg_reg[1] ;
  wire \ctrl_reg_reg[2] ;
  wire [33:0]\dout_reg[33] ;
  wire [3:0]p_0_in;
  wire \rd_sector_addr_reg[0]_rep__0 ;
  wire [0:0]\rd_sector_addr_reg[1] ;
  wire \rd_sector_addr_reg[2] ;
  wire \rd_sector_addr_reg[2]_rep ;
  wire rx_fifo_wr;
  wire s00_axi_aclk;
  wire [3:0]\sector_rd_data[1]__0 ;
  wire [3:0]\status_reg_reg[3] ;
  wire \stopbit_fail_cnt_reg[0] ;
  wire \stopbit_fail_cnt_reg[1] ;
  wire \stopbit_fail_cnt_reg[2] ;
  wire \stopbit_fail_cnt_reg[3] ;

  block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_30 FIFO_DUALCLOCK_MACRO_inst
       (.AR(AR),
        .D(D),
        .DO(DO),
        .Q(Q),
        .\ctrl_reg_reg[0] (\ctrl_reg_reg[0] ),
        .\ctrl_reg_reg[1] (\ctrl_reg_reg[1] ),
        .\ctrl_reg_reg[2] (\ctrl_reg_reg[2] ),
        .\dout_reg[33] (\dout_reg[33] ),
        .p_0_in(p_0_in),
        .\rd_sector_addr_reg[0]_rep__0 (\rd_sector_addr_reg[0]_rep__0 ),
        .\rd_sector_addr_reg[1] (\rd_sector_addr_reg[1] ),
        .\rd_sector_addr_reg[2] (\rd_sector_addr_reg[2] ),
        .\rd_sector_addr_reg[2]_rep (\rd_sector_addr_reg[2]_rep ),
        .rx_fifo_wr(rx_fifo_wr),
        .s00_axi_aclk(s00_axi_aclk),
        .\sector_rd_data[1]__0 (\sector_rd_data[1]__0 ),
        .\status_reg_reg[3] (\status_reg_reg[3] ),
        .\stopbit_fail_cnt_reg[0] (\stopbit_fail_cnt_reg[0] ),
        .\stopbit_fail_cnt_reg[1] (\stopbit_fail_cnt_reg[1] ),
        .\stopbit_fail_cnt_reg[2] (\stopbit_fail_cnt_reg[2] ),
        .\stopbit_fail_cnt_reg[3] (\stopbit_fail_cnt_reg[3] ));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module block_design_pfs_daughtercard_0_0_fifo_28
   (D,
    \z1_data_reg[33] ,
    ser_clk,
    \FSM_onehot_state_reg[1] ,
    ser_rst,
    s00_axi_aclk,
    tx_wr_rdy,
    Q);
  output [1:0]D;
  output [33:0]\z1_data_reg[33] ;
  input ser_clk;
  input \FSM_onehot_state_reg[1] ;
  input ser_rst;
  input s00_axi_aclk;
  input tx_wr_rdy;
  input [31:0]Q;

  wire [1:0]D;
  wire \FSM_onehot_state_reg[1] ;
  wire [31:0]Q;
  wire s00_axi_aclk;
  wire ser_clk;
  wire ser_rst;
  wire tx_wr_rdy;
  wire [33:0]\z1_data_reg[33] ;

  block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_29 FIFO_DUALCLOCK_MACRO_inst
       (.D(D),
        .\FSM_onehot_state_reg[1] (\FSM_onehot_state_reg[1] ),
        .Q(Q),
        .s00_axi_aclk(s00_axi_aclk),
        .ser_clk(ser_clk),
        .ser_rst(ser_rst),
        .tx_wr_rdy(tx_wr_rdy),
        .\z1_data_reg[33] (\z1_data_reg[33] ));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module block_design_pfs_daughtercard_0_0_fifo_32
   (D,
    DO,
    \rd_data_reg[0] ,
    \rd_data_reg[1] ,
    \rd_data_reg[2] ,
    \rd_data_reg[3] ,
    s00_axi_aclk,
    AR,
    rx_fifo_wr,
    \dout_reg[33] ,
    \rd_sector_addr_reg[2] ,
    p_0_in,
    \rd_sector_addr_reg[0]_rep__0 ,
    \sector_rd_data[1]__0 ,
    \rd_sector_addr_reg[2]_rep ,
    \stopbit_fail_cnt_reg[0] ,
    Q,
    \rd_sector_addr_reg[1] ,
    \status_reg_reg[3] ,
    \ctrl_reg_reg[0] ,
    \stopbit_fail_cnt_reg[1] ,
    \ctrl_reg_reg[1] ,
    \stopbit_fail_cnt_reg[2] ,
    \ctrl_reg_reg[2] ,
    \stopbit_fail_cnt_reg[3] );
  output [1:0]D;
  output [27:0]DO;
  output \rd_data_reg[0] ;
  output \rd_data_reg[1] ;
  output \rd_data_reg[2] ;
  output \rd_data_reg[3] ;
  input s00_axi_aclk;
  input [0:0]AR;
  input rx_fifo_wr;
  input [33:0]\dout_reg[33] ;
  input \rd_sector_addr_reg[2] ;
  input [3:0]p_0_in;
  input \rd_sector_addr_reg[0]_rep__0 ;
  input [3:0]\sector_rd_data[1]__0 ;
  input \rd_sector_addr_reg[2]_rep ;
  input \stopbit_fail_cnt_reg[0] ;
  input [3:0]Q;
  input [0:0]\rd_sector_addr_reg[1] ;
  input [3:0]\status_reg_reg[3] ;
  input \ctrl_reg_reg[0] ;
  input \stopbit_fail_cnt_reg[1] ;
  input \ctrl_reg_reg[1] ;
  input \stopbit_fail_cnt_reg[2] ;
  input \ctrl_reg_reg[2] ;
  input \stopbit_fail_cnt_reg[3] ;

  wire [0:0]AR;
  wire [1:0]D;
  wire [27:0]DO;
  wire [3:0]Q;
  wire \ctrl_reg_reg[0] ;
  wire \ctrl_reg_reg[1] ;
  wire \ctrl_reg_reg[2] ;
  wire [33:0]\dout_reg[33] ;
  wire [3:0]p_0_in;
  wire \rd_data_reg[0] ;
  wire \rd_data_reg[1] ;
  wire \rd_data_reg[2] ;
  wire \rd_data_reg[3] ;
  wire \rd_sector_addr_reg[0]_rep__0 ;
  wire [0:0]\rd_sector_addr_reg[1] ;
  wire \rd_sector_addr_reg[2] ;
  wire \rd_sector_addr_reg[2]_rep ;
  wire rx_fifo_wr;
  wire s00_axi_aclk;
  wire [3:0]\sector_rd_data[1]__0 ;
  wire [3:0]\status_reg_reg[3] ;
  wire \stopbit_fail_cnt_reg[0] ;
  wire \stopbit_fail_cnt_reg[1] ;
  wire \stopbit_fail_cnt_reg[2] ;
  wire \stopbit_fail_cnt_reg[3] ;

  block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_36 FIFO_DUALCLOCK_MACRO_inst
       (.AR(AR),
        .D(D),
        .DO(DO),
        .Q(Q),
        .\ctrl_reg_reg[0] (\ctrl_reg_reg[0] ),
        .\ctrl_reg_reg[1] (\ctrl_reg_reg[1] ),
        .\ctrl_reg_reg[2] (\ctrl_reg_reg[2] ),
        .\dout_reg[33] (\dout_reg[33] ),
        .p_0_in(p_0_in),
        .\rd_data_reg[0] (\rd_data_reg[0] ),
        .\rd_data_reg[1] (\rd_data_reg[1] ),
        .\rd_data_reg[2] (\rd_data_reg[2] ),
        .\rd_data_reg[3] (\rd_data_reg[3] ),
        .\rd_sector_addr_reg[0]_rep__0 (\rd_sector_addr_reg[0]_rep__0 ),
        .\rd_sector_addr_reg[1] (\rd_sector_addr_reg[1] ),
        .\rd_sector_addr_reg[2] (\rd_sector_addr_reg[2] ),
        .\rd_sector_addr_reg[2]_rep (\rd_sector_addr_reg[2]_rep ),
        .rx_fifo_wr(rx_fifo_wr),
        .s00_axi_aclk(s00_axi_aclk),
        .\sector_rd_data[1]__0 (\sector_rd_data[1]__0 ),
        .\status_reg_reg[3] (\status_reg_reg[3] ),
        .\stopbit_fail_cnt_reg[0] (\stopbit_fail_cnt_reg[0] ),
        .\stopbit_fail_cnt_reg[1] (\stopbit_fail_cnt_reg[1] ),
        .\stopbit_fail_cnt_reg[2] (\stopbit_fail_cnt_reg[2] ),
        .\stopbit_fail_cnt_reg[3] (\stopbit_fail_cnt_reg[3] ));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module block_design_pfs_daughtercard_0_0_fifo_34
   (D,
    \z1_data_reg[33] ,
    ser_clk,
    \FSM_onehot_state_reg[1] ,
    ser_rst,
    s00_axi_aclk,
    tx_wr_rdy,
    Q);
  output [1:0]D;
  output [33:0]\z1_data_reg[33] ;
  input ser_clk;
  input \FSM_onehot_state_reg[1] ;
  input ser_rst;
  input s00_axi_aclk;
  input tx_wr_rdy;
  input [31:0]Q;

  wire [1:0]D;
  wire \FSM_onehot_state_reg[1] ;
  wire [31:0]Q;
  wire s00_axi_aclk;
  wire ser_clk;
  wire ser_rst;
  wire tx_wr_rdy;
  wire [33:0]\z1_data_reg[33] ;

  block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_35 FIFO_DUALCLOCK_MACRO_inst
       (.D(D),
        .\FSM_onehot_state_reg[1] (\FSM_onehot_state_reg[1] ),
        .Q(Q),
        .s00_axi_aclk(s00_axi_aclk),
        .ser_clk(ser_clk),
        .ser_rst(ser_rst),
        .tx_wr_rdy(tx_wr_rdy),
        .\z1_data_reg[33] (\z1_data_reg[33] ));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module block_design_pfs_daughtercard_0_0_fifo_5
   (D,
    \z1_data_reg[33] ,
    ser_clk,
    \FSM_onehot_state_reg[1] ,
    ser_rst,
    s00_axi_aclk,
    tx_wr_rdy,
    Q);
  output [1:0]D;
  output [33:0]\z1_data_reg[33] ;
  input ser_clk;
  input \FSM_onehot_state_reg[1] ;
  input ser_rst;
  input s00_axi_aclk;
  input tx_wr_rdy;
  input [31:0]Q;

  wire [1:0]D;
  wire \FSM_onehot_state_reg[1] ;
  wire [31:0]Q;
  wire s00_axi_aclk;
  wire ser_clk;
  wire ser_rst;
  wire tx_wr_rdy;
  wire [33:0]\z1_data_reg[33] ;

  block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO FIFO_DUALCLOCK_MACRO_inst
       (.D(D),
        .\FSM_onehot_state_reg[1] (\FSM_onehot_state_reg[1] ),
        .Q(Q),
        .s00_axi_aclk(s00_axi_aclk),
        .ser_clk(ser_clk),
        .ser_rst(ser_rst),
        .tx_wr_rdy(tx_wr_rdy),
        .\z1_data_reg[33] (\z1_data_reg[33] ));
endmodule

(* ORIG_REF_NAME = "fifo" *) 
module block_design_pfs_daughtercard_0_0_fifo_8
   (D,
    DO,
    \rd_data_reg[3] ,
    s00_axi_aclk,
    AR,
    rx_fifo_wr,
    \dout_reg[33] ,
    \rd_sector_sel_reg[0] ,
    \rd_sector_sel_reg[0]_0 ,
    timer_reg,
    p_0_in,
    \rd_sector_sel_reg[0]_1 ,
    \rd_sector_sel_reg[0]_2 ,
    \rd_sector_sel_reg[0]_3 ,
    \rd_sector_sel_reg[0]_4 ,
    \rd_sector_sel_reg[0]_5 ,
    \rd_sector_sel_reg[0]_6 ,
    \rd_sector_addr_reg[2] ,
    \rd_sector_addr_reg[1] ,
    \sector_rd_data[5]__0 ,
    \rd_sector_addr_reg[2]_rep ,
    \stopbit_fail_cnt_reg[0] ,
    Q,
    \status_reg_reg[3] ,
    \ctrl_reg_reg[0] ,
    \stopbit_fail_cnt_reg[1] ,
    \ctrl_reg_reg[1] ,
    \stopbit_fail_cnt_reg[2] ,
    \ctrl_reg_reg[2] ,
    \stopbit_fail_cnt_reg[3] );
  output [1:0]D;
  output [27:0]DO;
  output [3:0]\rd_data_reg[3] ;
  input s00_axi_aclk;
  input [0:0]AR;
  input rx_fifo_wr;
  input [33:0]\dout_reg[33] ;
  input \rd_sector_sel_reg[0] ;
  input \rd_sector_sel_reg[0]_0 ;
  input [3:0]timer_reg;
  input [3:0]p_0_in;
  input \rd_sector_sel_reg[0]_1 ;
  input \rd_sector_sel_reg[0]_2 ;
  input \rd_sector_sel_reg[0]_3 ;
  input \rd_sector_sel_reg[0]_4 ;
  input \rd_sector_sel_reg[0]_5 ;
  input \rd_sector_sel_reg[0]_6 ;
  input \rd_sector_addr_reg[2] ;
  input [1:0]\rd_sector_addr_reg[1] ;
  input [3:0]\sector_rd_data[5]__0 ;
  input \rd_sector_addr_reg[2]_rep ;
  input \stopbit_fail_cnt_reg[0] ;
  input [3:0]Q;
  input [3:0]\status_reg_reg[3] ;
  input \ctrl_reg_reg[0] ;
  input \stopbit_fail_cnt_reg[1] ;
  input \ctrl_reg_reg[1] ;
  input \stopbit_fail_cnt_reg[2] ;
  input \ctrl_reg_reg[2] ;
  input \stopbit_fail_cnt_reg[3] ;

  wire [0:0]AR;
  wire [1:0]D;
  wire [27:0]DO;
  wire [3:0]Q;
  wire \ctrl_reg_reg[0] ;
  wire \ctrl_reg_reg[1] ;
  wire \ctrl_reg_reg[2] ;
  wire [33:0]\dout_reg[33] ;
  wire [3:0]p_0_in;
  wire [3:0]\rd_data_reg[3] ;
  wire [1:0]\rd_sector_addr_reg[1] ;
  wire \rd_sector_addr_reg[2] ;
  wire \rd_sector_addr_reg[2]_rep ;
  wire \rd_sector_sel_reg[0] ;
  wire \rd_sector_sel_reg[0]_0 ;
  wire \rd_sector_sel_reg[0]_1 ;
  wire \rd_sector_sel_reg[0]_2 ;
  wire \rd_sector_sel_reg[0]_3 ;
  wire \rd_sector_sel_reg[0]_4 ;
  wire \rd_sector_sel_reg[0]_5 ;
  wire \rd_sector_sel_reg[0]_6 ;
  wire rx_fifo_wr;
  wire s00_axi_aclk;
  wire [3:0]\sector_rd_data[5]__0 ;
  wire [3:0]\status_reg_reg[3] ;
  wire \stopbit_fail_cnt_reg[0] ;
  wire \stopbit_fail_cnt_reg[1] ;
  wire \stopbit_fail_cnt_reg[2] ;
  wire \stopbit_fail_cnt_reg[3] ;
  wire [3:0]timer_reg;

  block_design_pfs_daughtercard_0_0_FIFO_DUALCLOCK_MACRO_12 FIFO_DUALCLOCK_MACRO_inst
       (.AR(AR),
        .D(D),
        .DO(DO),
        .Q(Q),
        .\ctrl_reg_reg[0] (\ctrl_reg_reg[0] ),
        .\ctrl_reg_reg[1] (\ctrl_reg_reg[1] ),
        .\ctrl_reg_reg[2] (\ctrl_reg_reg[2] ),
        .\dout_reg[33] (\dout_reg[33] ),
        .p_0_in(p_0_in),
        .\rd_data_reg[3] (\rd_data_reg[3] ),
        .\rd_sector_addr_reg[1] (\rd_sector_addr_reg[1] ),
        .\rd_sector_addr_reg[2] (\rd_sector_addr_reg[2] ),
        .\rd_sector_addr_reg[2]_rep (\rd_sector_addr_reg[2]_rep ),
        .\rd_sector_sel_reg[0] (\rd_sector_sel_reg[0] ),
        .\rd_sector_sel_reg[0]_0 (\rd_sector_sel_reg[0]_0 ),
        .\rd_sector_sel_reg[0]_1 (\rd_sector_sel_reg[0]_1 ),
        .\rd_sector_sel_reg[0]_2 (\rd_sector_sel_reg[0]_2 ),
        .\rd_sector_sel_reg[0]_3 (\rd_sector_sel_reg[0]_3 ),
        .\rd_sector_sel_reg[0]_4 (\rd_sector_sel_reg[0]_4 ),
        .\rd_sector_sel_reg[0]_5 (\rd_sector_sel_reg[0]_5 ),
        .\rd_sector_sel_reg[0]_6 (\rd_sector_sel_reg[0]_6 ),
        .rx_fifo_wr(rx_fifo_wr),
        .s00_axi_aclk(s00_axi_aclk),
        .\sector_rd_data[5]__0 (\sector_rd_data[5]__0 ),
        .\status_reg_reg[3] (\status_reg_reg[3] ),
        .\stopbit_fail_cnt_reg[0] (\stopbit_fail_cnt_reg[0] ),
        .\stopbit_fail_cnt_reg[1] (\stopbit_fail_cnt_reg[1] ),
        .\stopbit_fail_cnt_reg[2] (\stopbit_fail_cnt_reg[2] ),
        .\stopbit_fail_cnt_reg[3] (\stopbit_fail_cnt_reg[3] ),
        .timer_reg(timer_reg));
endmodule

(* ORIG_REF_NAME = "pfs_daughtercard" *) 
module block_design_pfs_daughtercard_0_0_pfs_daughtercard
   (s00_axi_awready,
    s00_axi_arready,
    rx_err,
    clk_nxt,
    cmd_nxt,
    s00_axi_rdata,
    rst_nxt,
    psu_en,
    s00_axi_rvalid,
    s00_axi_aresetn,
    s00_axi_arvalid,
    ser_clk,
    s00_axi_aclk,
    rclk_nxt,
    resp_nxt,
    s00_axi_awaddr,
    s00_axi_araddr,
    s00_axi_wdata,
    s00_axi_bready,
    s00_axi_awvalid,
    s00_axi_wvalid,
    s00_axi_rready);
  output s00_axi_awready;
  output s00_axi_arready;
  output [5:0]rx_err;
  output [5:0]clk_nxt;
  output [5:0]cmd_nxt;
  output [31:0]s00_axi_rdata;
  output [5:0]rst_nxt;
  output [5:0]psu_en;
  output s00_axi_rvalid;
  input s00_axi_aresetn;
  input s00_axi_arvalid;
  input ser_clk;
  input s00_axi_aclk;
  input [5:0]rclk_nxt;
  input [5:0]resp_nxt;
  input [5:0]s00_axi_awaddr;
  input [5:0]s00_axi_araddr;
  input [31:0]s00_axi_wdata;
  input s00_axi_bready;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input s00_axi_rready;

  wire arready_i_2_n_0;
  wire awready0;
  wire clear;
  wire [5:0]clk_nxt;
  wire [5:0]cmd_nxt;
  wire counter_roll;
  wire counter_roll_i_2_n_0;
  wire counter_roll_i_3_n_0;
  wire [1:0]counter_roll_z;
  wire \genblk1[0].i_pfs_sector_n_10 ;
  wire \genblk1[0].i_pfs_sector_n_11 ;
  wire \genblk1[0].i_pfs_sector_n_12 ;
  wire \genblk1[0].i_pfs_sector_n_13 ;
  wire \genblk1[0].i_pfs_sector_n_14 ;
  wire \genblk1[0].i_pfs_sector_n_15 ;
  wire \genblk1[0].i_pfs_sector_n_16 ;
  wire \genblk1[0].i_pfs_sector_n_17 ;
  wire \genblk1[0].i_pfs_sector_n_18 ;
  wire \genblk1[0].i_pfs_sector_n_19 ;
  wire \genblk1[0].i_pfs_sector_n_20 ;
  wire \genblk1[0].i_pfs_sector_n_21 ;
  wire \genblk1[0].i_pfs_sector_n_22 ;
  wire \genblk1[0].i_pfs_sector_n_23 ;
  wire \genblk1[0].i_pfs_sector_n_24 ;
  wire \genblk1[0].i_pfs_sector_n_25 ;
  wire \genblk1[0].i_pfs_sector_n_26 ;
  wire \genblk1[0].i_pfs_sector_n_27 ;
  wire \genblk1[0].i_pfs_sector_n_28 ;
  wire \genblk1[0].i_pfs_sector_n_29 ;
  wire \genblk1[0].i_pfs_sector_n_30 ;
  wire \genblk1[0].i_pfs_sector_n_31 ;
  wire \genblk1[0].i_pfs_sector_n_32 ;
  wire \genblk1[0].i_pfs_sector_n_33 ;
  wire \genblk1[0].i_pfs_sector_n_34 ;
  wire \genblk1[0].i_pfs_sector_n_35 ;
  wire \genblk1[0].i_pfs_sector_n_4 ;
  wire \genblk1[0].i_pfs_sector_n_5 ;
  wire \genblk1[0].i_pfs_sector_n_6 ;
  wire \genblk1[0].i_pfs_sector_n_7 ;
  wire \genblk1[0].i_pfs_sector_n_8 ;
  wire \genblk1[0].i_pfs_sector_n_9 ;
  wire \genblk1[2].i_pfs_sector_n_10 ;
  wire \genblk1[2].i_pfs_sector_n_11 ;
  wire \genblk1[2].i_pfs_sector_n_12 ;
  wire \genblk1[2].i_pfs_sector_n_13 ;
  wire \genblk1[2].i_pfs_sector_n_14 ;
  wire \genblk1[2].i_pfs_sector_n_15 ;
  wire \genblk1[2].i_pfs_sector_n_16 ;
  wire \genblk1[2].i_pfs_sector_n_17 ;
  wire \genblk1[2].i_pfs_sector_n_18 ;
  wire \genblk1[2].i_pfs_sector_n_19 ;
  wire \genblk1[2].i_pfs_sector_n_20 ;
  wire \genblk1[2].i_pfs_sector_n_21 ;
  wire \genblk1[2].i_pfs_sector_n_22 ;
  wire \genblk1[2].i_pfs_sector_n_23 ;
  wire \genblk1[2].i_pfs_sector_n_24 ;
  wire \genblk1[2].i_pfs_sector_n_25 ;
  wire \genblk1[2].i_pfs_sector_n_26 ;
  wire \genblk1[2].i_pfs_sector_n_27 ;
  wire \genblk1[2].i_pfs_sector_n_28 ;
  wire \genblk1[2].i_pfs_sector_n_29 ;
  wire \genblk1[2].i_pfs_sector_n_30 ;
  wire \genblk1[2].i_pfs_sector_n_31 ;
  wire \genblk1[2].i_pfs_sector_n_32 ;
  wire \genblk1[2].i_pfs_sector_n_33 ;
  wire \genblk1[2].i_pfs_sector_n_34 ;
  wire \genblk1[2].i_pfs_sector_n_35 ;
  wire \genblk1[2].i_pfs_sector_n_4 ;
  wire \genblk1[2].i_pfs_sector_n_5 ;
  wire \genblk1[2].i_pfs_sector_n_6 ;
  wire \genblk1[2].i_pfs_sector_n_7 ;
  wire \genblk1[2].i_pfs_sector_n_8 ;
  wire \genblk1[2].i_pfs_sector_n_9 ;
  wire \genblk1[4].i_pfs_sector_n_10 ;
  wire \genblk1[4].i_pfs_sector_n_11 ;
  wire \genblk1[4].i_pfs_sector_n_12 ;
  wire \genblk1[4].i_pfs_sector_n_13 ;
  wire \genblk1[4].i_pfs_sector_n_14 ;
  wire \genblk1[4].i_pfs_sector_n_15 ;
  wire \genblk1[4].i_pfs_sector_n_16 ;
  wire \genblk1[4].i_pfs_sector_n_17 ;
  wire \genblk1[4].i_pfs_sector_n_18 ;
  wire \genblk1[4].i_pfs_sector_n_19 ;
  wire \genblk1[4].i_pfs_sector_n_20 ;
  wire \genblk1[4].i_pfs_sector_n_21 ;
  wire \genblk1[4].i_pfs_sector_n_22 ;
  wire \genblk1[4].i_pfs_sector_n_23 ;
  wire \genblk1[4].i_pfs_sector_n_24 ;
  wire \genblk1[4].i_pfs_sector_n_25 ;
  wire \genblk1[4].i_pfs_sector_n_26 ;
  wire \genblk1[4].i_pfs_sector_n_27 ;
  wire \genblk1[4].i_pfs_sector_n_28 ;
  wire \genblk1[4].i_pfs_sector_n_29 ;
  wire \genblk1[4].i_pfs_sector_n_30 ;
  wire \genblk1[4].i_pfs_sector_n_31 ;
  wire \genblk1[4].i_pfs_sector_n_32 ;
  wire \genblk1[4].i_pfs_sector_n_33 ;
  wire \genblk1[4].i_pfs_sector_n_34 ;
  wire \genblk1[4].i_pfs_sector_n_35 ;
  wire \genblk1[4].i_pfs_sector_n_4 ;
  wire \genblk1[4].i_pfs_sector_n_5 ;
  wire \genblk1[4].i_pfs_sector_n_6 ;
  wire \genblk1[4].i_pfs_sector_n_7 ;
  wire \genblk1[4].i_pfs_sector_n_8 ;
  wire \genblk1[4].i_pfs_sector_n_9 ;
  wire \genblk1[5].i_pfs_sector_n_2 ;
  wire \genblk1[5].i_pfs_sector_n_3 ;
  wire \genblk1[5].i_pfs_sector_n_4 ;
  wire \genblk1[5].i_pfs_sector_n_7 ;
  wire \genblk1[5].i_pfs_sector_n_8 ;
  wire [3:0]p_0_in;
  wire [5:0]psu_en;
  wire [5:0]rclk_nxt;
  wire [2:0]rd_sector_addr;
  wire \rd_sector_addr_reg[0]_rep__0_n_0 ;
  wire \rd_sector_addr_reg[0]_rep_n_0 ;
  wire \rd_sector_addr_reg[2]_rep_n_0 ;
  wire [5:0]resp_nxt;
  wire [5:0]rst_nxt;
  wire rvalid_i_1_n_0;
  wire [5:0]rx_err;
  wire s00_axi_aclk;
  wire [5:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [5:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wvalid;
  wire [31:0]\sector_rd_data[1]__0 ;
  wire [31:0]\sector_rd_data[3]__0 ;
  wire [31:0]\sector_rd_data[5]__0 ;
  wire sel;
  wire ser_clk;
  wire \ser_counter[0]_i_2_n_0 ;
  wire \ser_counter[0]_i_3_n_0 ;
  wire \ser_counter[0]_i_4_n_0 ;
  wire \ser_counter[0]_i_5_n_0 ;
  wire \ser_counter[12]_i_2_n_0 ;
  wire \ser_counter[12]_i_3_n_0 ;
  wire \ser_counter[4]_i_2_n_0 ;
  wire \ser_counter[4]_i_3_n_0 ;
  wire \ser_counter[4]_i_4_n_0 ;
  wire \ser_counter[4]_i_5_n_0 ;
  wire \ser_counter[8]_i_2_n_0 ;
  wire \ser_counter[8]_i_3_n_0 ;
  wire \ser_counter[8]_i_4_n_0 ;
  wire \ser_counter[8]_i_5_n_0 ;
  wire [13:0]ser_counter_reg;
  wire \ser_counter_reg[0]_i_1_n_0 ;
  wire \ser_counter_reg[0]_i_1_n_1 ;
  wire \ser_counter_reg[0]_i_1_n_2 ;
  wire \ser_counter_reg[0]_i_1_n_3 ;
  wire \ser_counter_reg[0]_i_1_n_4 ;
  wire \ser_counter_reg[0]_i_1_n_5 ;
  wire \ser_counter_reg[0]_i_1_n_6 ;
  wire \ser_counter_reg[0]_i_1_n_7 ;
  wire \ser_counter_reg[12]_i_1_n_3 ;
  wire \ser_counter_reg[12]_i_1_n_6 ;
  wire \ser_counter_reg[12]_i_1_n_7 ;
  wire \ser_counter_reg[4]_i_1_n_0 ;
  wire \ser_counter_reg[4]_i_1_n_1 ;
  wire \ser_counter_reg[4]_i_1_n_2 ;
  wire \ser_counter_reg[4]_i_1_n_3 ;
  wire \ser_counter_reg[4]_i_1_n_4 ;
  wire \ser_counter_reg[4]_i_1_n_5 ;
  wire \ser_counter_reg[4]_i_1_n_6 ;
  wire \ser_counter_reg[4]_i_1_n_7 ;
  wire \ser_counter_reg[8]_i_1_n_0 ;
  wire \ser_counter_reg[8]_i_1_n_1 ;
  wire \ser_counter_reg[8]_i_1_n_2 ;
  wire \ser_counter_reg[8]_i_1_n_3 ;
  wire \ser_counter_reg[8]_i_1_n_4 ;
  wire \ser_counter_reg[8]_i_1_n_5 ;
  wire \ser_counter_reg[8]_i_1_n_6 ;
  wire \ser_counter_reg[8]_i_1_n_7 ;
  wire \timer[0]_i_3_n_0 ;
  wire \timer[0]_i_4_n_0 ;
  wire \timer[0]_i_5_n_0 ;
  wire \timer[0]_i_6_n_0 ;
  wire \timer[12]_i_2_n_0 ;
  wire \timer[12]_i_3_n_0 ;
  wire \timer[12]_i_4_n_0 ;
  wire \timer[12]_i_5_n_0 ;
  wire \timer[16]_i_2_n_0 ;
  wire \timer[16]_i_3_n_0 ;
  wire \timer[16]_i_4_n_0 ;
  wire \timer[16]_i_5_n_0 ;
  wire \timer[20]_i_2_n_0 ;
  wire \timer[20]_i_3_n_0 ;
  wire \timer[20]_i_4_n_0 ;
  wire \timer[20]_i_5_n_0 ;
  wire \timer[24]_i_2_n_0 ;
  wire \timer[24]_i_3_n_0 ;
  wire \timer[24]_i_4_n_0 ;
  wire \timer[24]_i_5_n_0 ;
  wire \timer[28]_i_2_n_0 ;
  wire \timer[28]_i_3_n_0 ;
  wire \timer[28]_i_4_n_0 ;
  wire \timer[28]_i_5_n_0 ;
  wire \timer[4]_i_2_n_0 ;
  wire \timer[4]_i_3_n_0 ;
  wire \timer[4]_i_4_n_0 ;
  wire \timer[4]_i_5_n_0 ;
  wire \timer[8]_i_2_n_0 ;
  wire \timer[8]_i_3_n_0 ;
  wire \timer[8]_i_4_n_0 ;
  wire \timer[8]_i_5_n_0 ;
  wire [31:0]timer_reg;
  wire \timer_reg[0]_i_2_n_0 ;
  wire \timer_reg[0]_i_2_n_1 ;
  wire \timer_reg[0]_i_2_n_2 ;
  wire \timer_reg[0]_i_2_n_3 ;
  wire \timer_reg[0]_i_2_n_4 ;
  wire \timer_reg[0]_i_2_n_5 ;
  wire \timer_reg[0]_i_2_n_6 ;
  wire \timer_reg[0]_i_2_n_7 ;
  wire \timer_reg[12]_i_1_n_0 ;
  wire \timer_reg[12]_i_1_n_1 ;
  wire \timer_reg[12]_i_1_n_2 ;
  wire \timer_reg[12]_i_1_n_3 ;
  wire \timer_reg[12]_i_1_n_4 ;
  wire \timer_reg[12]_i_1_n_5 ;
  wire \timer_reg[12]_i_1_n_6 ;
  wire \timer_reg[12]_i_1_n_7 ;
  wire \timer_reg[16]_i_1_n_0 ;
  wire \timer_reg[16]_i_1_n_1 ;
  wire \timer_reg[16]_i_1_n_2 ;
  wire \timer_reg[16]_i_1_n_3 ;
  wire \timer_reg[16]_i_1_n_4 ;
  wire \timer_reg[16]_i_1_n_5 ;
  wire \timer_reg[16]_i_1_n_6 ;
  wire \timer_reg[16]_i_1_n_7 ;
  wire \timer_reg[20]_i_1_n_0 ;
  wire \timer_reg[20]_i_1_n_1 ;
  wire \timer_reg[20]_i_1_n_2 ;
  wire \timer_reg[20]_i_1_n_3 ;
  wire \timer_reg[20]_i_1_n_4 ;
  wire \timer_reg[20]_i_1_n_5 ;
  wire \timer_reg[20]_i_1_n_6 ;
  wire \timer_reg[20]_i_1_n_7 ;
  wire \timer_reg[24]_i_1_n_0 ;
  wire \timer_reg[24]_i_1_n_1 ;
  wire \timer_reg[24]_i_1_n_2 ;
  wire \timer_reg[24]_i_1_n_3 ;
  wire \timer_reg[24]_i_1_n_4 ;
  wire \timer_reg[24]_i_1_n_5 ;
  wire \timer_reg[24]_i_1_n_6 ;
  wire \timer_reg[24]_i_1_n_7 ;
  wire \timer_reg[28]_i_1_n_1 ;
  wire \timer_reg[28]_i_1_n_2 ;
  wire \timer_reg[28]_i_1_n_3 ;
  wire \timer_reg[28]_i_1_n_4 ;
  wire \timer_reg[28]_i_1_n_5 ;
  wire \timer_reg[28]_i_1_n_6 ;
  wire \timer_reg[28]_i_1_n_7 ;
  wire \timer_reg[4]_i_1_n_0 ;
  wire \timer_reg[4]_i_1_n_1 ;
  wire \timer_reg[4]_i_1_n_2 ;
  wire \timer_reg[4]_i_1_n_3 ;
  wire \timer_reg[4]_i_1_n_4 ;
  wire \timer_reg[4]_i_1_n_5 ;
  wire \timer_reg[4]_i_1_n_6 ;
  wire \timer_reg[4]_i_1_n_7 ;
  wire \timer_reg[8]_i_1_n_0 ;
  wire \timer_reg[8]_i_1_n_1 ;
  wire \timer_reg[8]_i_1_n_2 ;
  wire \timer_reg[8]_i_1_n_3 ;
  wire \timer_reg[8]_i_1_n_4 ;
  wire \timer_reg[8]_i_1_n_5 ;
  wire \timer_reg[8]_i_1_n_6 ;
  wire \timer_reg[8]_i_1_n_7 ;
  wire [31:0]wr_data;
  wire [2:0]wr_sector_addr;
  wire [2:0]wr_sector_sel;
  wire [3:1]\NLW_ser_counter_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_ser_counter_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_timer_reg[28]_i_1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h2)) 
    arready_i_2
       (.I0(s00_axi_arvalid),
        .I1(s00_axi_arready),
        .O(arready_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    arready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(arready_i_2_n_0),
        .Q(s00_axi_arready),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  LUT4 #(
    .INIT(16'h2000)) 
    awready_i_1
       (.I0(s00_axi_bready),
        .I1(s00_axi_awready),
        .I2(s00_axi_awvalid),
        .I3(s00_axi_wvalid),
        .O(awready0));
  FDRE #(
    .INIT(1'b0)) 
    awready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(awready0),
        .Q(s00_axi_awready),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    counter_roll_i_1
       (.I0(counter_roll_i_2_n_0),
        .I1(ser_counter_reg[11]),
        .I2(ser_counter_reg[10]),
        .I3(ser_counter_reg[9]),
        .I4(ser_counter_reg[13]),
        .I5(ser_counter_reg[12]),
        .O(clear));
  LUT6 #(
    .INIT(64'hFEEEEEEEEEEEEEEE)) 
    counter_roll_i_2
       (.I0(ser_counter_reg[7]),
        .I1(ser_counter_reg[8]),
        .I2(ser_counter_reg[5]),
        .I3(ser_counter_reg[6]),
        .I4(ser_counter_reg[4]),
        .I5(counter_roll_i_3_n_0),
        .O(counter_roll_i_2_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    counter_roll_i_3
       (.I0(ser_counter_reg[1]),
        .I1(ser_counter_reg[0]),
        .I2(ser_counter_reg[3]),
        .I3(ser_counter_reg[2]),
        .O(counter_roll_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    counter_roll_reg
       (.C(ser_clk),
        .CE(1'b1),
        .D(clear),
        .Q(counter_roll),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \counter_roll_z_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(counter_roll),
        .Q(counter_roll_z[0]),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \counter_roll_z_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(counter_roll_z[0]),
        .Q(counter_roll_z[1]),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  block_design_pfs_daughtercard_0_0_pfs_sector \genblk1[0].i_pfs_sector 
       (.Q(wr_sector_sel),
        .awready_reg(s00_axi_awready),
        .clk_nxt(clk_nxt[0]),
        .cmd_nxt(cmd_nxt[0]),
        .p_0_in(p_0_in),
        .psu_en(psu_en[0]),
        .rclk_nxt(rclk_nxt[0]),
        .\rd_data_reg[0] (\genblk1[0].i_pfs_sector_n_4 ),
        .\rd_data_reg[10] (\genblk1[0].i_pfs_sector_n_14 ),
        .\rd_data_reg[11] (\genblk1[0].i_pfs_sector_n_15 ),
        .\rd_data_reg[12] (\genblk1[0].i_pfs_sector_n_16 ),
        .\rd_data_reg[13] (\genblk1[0].i_pfs_sector_n_17 ),
        .\rd_data_reg[14] (\genblk1[0].i_pfs_sector_n_18 ),
        .\rd_data_reg[15] (\genblk1[0].i_pfs_sector_n_19 ),
        .\rd_data_reg[16] (\genblk1[0].i_pfs_sector_n_20 ),
        .\rd_data_reg[17] (\genblk1[0].i_pfs_sector_n_21 ),
        .\rd_data_reg[18] (\genblk1[0].i_pfs_sector_n_22 ),
        .\rd_data_reg[19] (\genblk1[0].i_pfs_sector_n_23 ),
        .\rd_data_reg[1] (\genblk1[0].i_pfs_sector_n_5 ),
        .\rd_data_reg[20] (\genblk1[0].i_pfs_sector_n_24 ),
        .\rd_data_reg[21] (\genblk1[0].i_pfs_sector_n_25 ),
        .\rd_data_reg[22] (\genblk1[0].i_pfs_sector_n_26 ),
        .\rd_data_reg[23] (\genblk1[0].i_pfs_sector_n_27 ),
        .\rd_data_reg[24] (\genblk1[0].i_pfs_sector_n_28 ),
        .\rd_data_reg[25] (\genblk1[0].i_pfs_sector_n_29 ),
        .\rd_data_reg[26] (\genblk1[0].i_pfs_sector_n_30 ),
        .\rd_data_reg[27] (\genblk1[0].i_pfs_sector_n_31 ),
        .\rd_data_reg[28] (\genblk1[0].i_pfs_sector_n_32 ),
        .\rd_data_reg[29] (\genblk1[0].i_pfs_sector_n_33 ),
        .\rd_data_reg[2] (\genblk1[0].i_pfs_sector_n_6 ),
        .\rd_data_reg[30] (\genblk1[0].i_pfs_sector_n_34 ),
        .\rd_data_reg[31] (\genblk1[0].i_pfs_sector_n_35 ),
        .\rd_data_reg[3] (\genblk1[0].i_pfs_sector_n_7 ),
        .\rd_data_reg[4] (\genblk1[0].i_pfs_sector_n_8 ),
        .\rd_data_reg[5] (\genblk1[0].i_pfs_sector_n_9 ),
        .\rd_data_reg[6] (\genblk1[0].i_pfs_sector_n_10 ),
        .\rd_data_reg[7] (\genblk1[0].i_pfs_sector_n_11 ),
        .\rd_data_reg[8] (\genblk1[0].i_pfs_sector_n_12 ),
        .\rd_data_reg[9] (\genblk1[0].i_pfs_sector_n_13 ),
        .\rd_sector_addr_reg[0]_rep__0 (\rd_sector_addr_reg[0]_rep__0_n_0 ),
        .\rd_sector_addr_reg[2] (\genblk1[5].i_pfs_sector_n_3 ),
        .\rd_sector_addr_reg[2]_0 (rd_sector_addr[2:1]),
        .\rd_sector_addr_reg[2]_rep (\rd_sector_addr_reg[2]_rep_n_0 ),
        .resp_nxt(resp_nxt[0]),
        .rst_nxt(rst_nxt[0]),
        .rx_err(rx_err[0]),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_aresetn_0(\genblk1[5].i_pfs_sector_n_7 ),
        .\sector_rd_data[1]__0 (\sector_rd_data[1]__0 ),
        .ser_clk(ser_clk),
        .\wr_data_reg[31] (wr_data),
        .\wr_sector_addr_reg[1] (\genblk1[5].i_pfs_sector_n_8 ),
        .\wr_sector_addr_reg[2] (\genblk1[5].i_pfs_sector_n_2 ),
        .\wr_sector_addr_reg[2]_0 (wr_sector_addr),
        .\wr_sector_addr_reg[2]_1 (\genblk1[5].i_pfs_sector_n_4 ));
  block_design_pfs_daughtercard_0_0_pfs_sector_0 \genblk1[1].i_pfs_sector 
       (.Q(wr_sector_sel),
        .awready_reg(s00_axi_awready),
        .clk_nxt(clk_nxt[1]),
        .cmd_nxt(cmd_nxt[1]),
        .p_0_in(p_0_in),
        .psu_en(psu_en[1]),
        .rclk_nxt(rclk_nxt[1]),
        .\rd_sector_addr_reg[0]_rep__0 (\rd_sector_addr_reg[0]_rep__0_n_0 ),
        .\rd_sector_addr_reg[2] (\genblk1[5].i_pfs_sector_n_3 ),
        .\rd_sector_addr_reg[2]_0 (rd_sector_addr[2:1]),
        .\rd_sector_addr_reg[2]_rep (\rd_sector_addr_reg[2]_rep_n_0 ),
        .resp_nxt(resp_nxt[1]),
        .rst_nxt(rst_nxt[1]),
        .rx_err(rx_err[1]),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_aresetn_0(\genblk1[5].i_pfs_sector_n_7 ),
        .\sector_rd_data[1]__0 (\sector_rd_data[1]__0 ),
        .ser_clk(ser_clk),
        .\wr_data_reg[31] (wr_data),
        .\wr_sector_addr_reg[1] (\genblk1[5].i_pfs_sector_n_8 ),
        .\wr_sector_addr_reg[2] (\genblk1[5].i_pfs_sector_n_2 ),
        .\wr_sector_addr_reg[2]_0 (wr_sector_addr),
        .\wr_sector_addr_reg[2]_1 (\genblk1[5].i_pfs_sector_n_4 ));
  block_design_pfs_daughtercard_0_0_pfs_sector_1 \genblk1[2].i_pfs_sector 
       (.Q(wr_sector_sel),
        .awready_reg(s00_axi_awready),
        .clk_nxt(clk_nxt[2]),
        .cmd_nxt(cmd_nxt[2]),
        .p_0_in(p_0_in),
        .psu_en(psu_en[2]),
        .rclk_nxt(rclk_nxt[2]),
        .\rd_data_reg[0] (\genblk1[2].i_pfs_sector_n_4 ),
        .\rd_data_reg[10] (\genblk1[2].i_pfs_sector_n_14 ),
        .\rd_data_reg[11] (\genblk1[2].i_pfs_sector_n_15 ),
        .\rd_data_reg[12] (\genblk1[2].i_pfs_sector_n_16 ),
        .\rd_data_reg[13] (\genblk1[2].i_pfs_sector_n_17 ),
        .\rd_data_reg[14] (\genblk1[2].i_pfs_sector_n_18 ),
        .\rd_data_reg[15] (\genblk1[2].i_pfs_sector_n_19 ),
        .\rd_data_reg[16] (\genblk1[2].i_pfs_sector_n_20 ),
        .\rd_data_reg[17] (\genblk1[2].i_pfs_sector_n_21 ),
        .\rd_data_reg[18] (\genblk1[2].i_pfs_sector_n_22 ),
        .\rd_data_reg[19] (\genblk1[2].i_pfs_sector_n_23 ),
        .\rd_data_reg[1] (\genblk1[2].i_pfs_sector_n_5 ),
        .\rd_data_reg[20] (\genblk1[2].i_pfs_sector_n_24 ),
        .\rd_data_reg[21] (\genblk1[2].i_pfs_sector_n_25 ),
        .\rd_data_reg[22] (\genblk1[2].i_pfs_sector_n_26 ),
        .\rd_data_reg[23] (\genblk1[2].i_pfs_sector_n_27 ),
        .\rd_data_reg[24] (\genblk1[2].i_pfs_sector_n_28 ),
        .\rd_data_reg[25] (\genblk1[2].i_pfs_sector_n_29 ),
        .\rd_data_reg[26] (\genblk1[2].i_pfs_sector_n_30 ),
        .\rd_data_reg[27] (\genblk1[2].i_pfs_sector_n_31 ),
        .\rd_data_reg[28] (\genblk1[2].i_pfs_sector_n_32 ),
        .\rd_data_reg[29] (\genblk1[2].i_pfs_sector_n_33 ),
        .\rd_data_reg[2] (\genblk1[2].i_pfs_sector_n_6 ),
        .\rd_data_reg[30] (\genblk1[2].i_pfs_sector_n_34 ),
        .\rd_data_reg[31] (\genblk1[2].i_pfs_sector_n_35 ),
        .\rd_data_reg[3] (\genblk1[2].i_pfs_sector_n_7 ),
        .\rd_data_reg[4] (\genblk1[2].i_pfs_sector_n_8 ),
        .\rd_data_reg[5] (\genblk1[2].i_pfs_sector_n_9 ),
        .\rd_data_reg[6] (\genblk1[2].i_pfs_sector_n_10 ),
        .\rd_data_reg[7] (\genblk1[2].i_pfs_sector_n_11 ),
        .\rd_data_reg[8] (\genblk1[2].i_pfs_sector_n_12 ),
        .\rd_data_reg[9] (\genblk1[2].i_pfs_sector_n_13 ),
        .\rd_sector_addr_reg[0]_rep (\rd_sector_addr_reg[0]_rep_n_0 ),
        .\rd_sector_addr_reg[2] (\genblk1[5].i_pfs_sector_n_3 ),
        .\rd_sector_addr_reg[2]_0 (rd_sector_addr[2:1]),
        .\rd_sector_addr_reg[2]_rep (\rd_sector_addr_reg[2]_rep_n_0 ),
        .resp_nxt(resp_nxt[2]),
        .rst_nxt(rst_nxt[2]),
        .rx_err(rx_err[2]),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_aresetn_0(\genblk1[5].i_pfs_sector_n_7 ),
        .\sector_rd_data[3]__0 (\sector_rd_data[3]__0 ),
        .ser_clk(ser_clk),
        .\wr_data_reg[31] (wr_data),
        .\wr_sector_addr_reg[1] (\genblk1[5].i_pfs_sector_n_8 ),
        .\wr_sector_addr_reg[2] (\genblk1[5].i_pfs_sector_n_2 ),
        .\wr_sector_addr_reg[2]_0 (wr_sector_addr),
        .\wr_sector_addr_reg[2]_1 (\genblk1[5].i_pfs_sector_n_4 ));
  block_design_pfs_daughtercard_0_0_pfs_sector_2 \genblk1[3].i_pfs_sector 
       (.Q(wr_sector_sel),
        .awready_reg(s00_axi_awready),
        .clk_nxt(clk_nxt[3]),
        .cmd_nxt(cmd_nxt[3]),
        .p_0_in(p_0_in),
        .psu_en(psu_en[3]),
        .rclk_nxt(rclk_nxt[3]),
        .\rd_sector_addr_reg[0]_rep (\rd_sector_addr_reg[0]_rep_n_0 ),
        .\rd_sector_addr_reg[2] (\genblk1[5].i_pfs_sector_n_3 ),
        .\rd_sector_addr_reg[2]_0 (rd_sector_addr[2:1]),
        .\rd_sector_addr_reg[2]_rep (\rd_sector_addr_reg[2]_rep_n_0 ),
        .resp_nxt(resp_nxt[3]),
        .rst_nxt(rst_nxt[3]),
        .rx_err(rx_err[3]),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_aresetn_0(\genblk1[5].i_pfs_sector_n_7 ),
        .\sector_rd_data[3]__0 (\sector_rd_data[3]__0 ),
        .ser_clk(ser_clk),
        .\wr_data_reg[31] (wr_data),
        .\wr_sector_addr_reg[1] (\genblk1[5].i_pfs_sector_n_8 ),
        .\wr_sector_addr_reg[2] (\genblk1[5].i_pfs_sector_n_2 ),
        .\wr_sector_addr_reg[2]_0 (wr_sector_addr),
        .\wr_sector_addr_reg[2]_1 (\genblk1[5].i_pfs_sector_n_4 ));
  block_design_pfs_daughtercard_0_0_pfs_sector_3 \genblk1[4].i_pfs_sector 
       (.D({\genblk1[4].i_pfs_sector_n_4 ,\genblk1[4].i_pfs_sector_n_5 ,\genblk1[4].i_pfs_sector_n_6 ,\genblk1[4].i_pfs_sector_n_7 ,\genblk1[4].i_pfs_sector_n_8 ,\genblk1[4].i_pfs_sector_n_9 ,\genblk1[4].i_pfs_sector_n_10 ,\genblk1[4].i_pfs_sector_n_11 ,\genblk1[4].i_pfs_sector_n_12 ,\genblk1[4].i_pfs_sector_n_13 ,\genblk1[4].i_pfs_sector_n_14 ,\genblk1[4].i_pfs_sector_n_15 ,\genblk1[4].i_pfs_sector_n_16 ,\genblk1[4].i_pfs_sector_n_17 ,\genblk1[4].i_pfs_sector_n_18 ,\genblk1[4].i_pfs_sector_n_19 ,\genblk1[4].i_pfs_sector_n_20 ,\genblk1[4].i_pfs_sector_n_21 ,\genblk1[4].i_pfs_sector_n_22 ,\genblk1[4].i_pfs_sector_n_23 ,\genblk1[4].i_pfs_sector_n_24 ,\genblk1[4].i_pfs_sector_n_25 ,\genblk1[4].i_pfs_sector_n_26 ,\genblk1[4].i_pfs_sector_n_27 ,\genblk1[4].i_pfs_sector_n_28 ,\genblk1[4].i_pfs_sector_n_29 ,\genblk1[4].i_pfs_sector_n_30 ,\genblk1[4].i_pfs_sector_n_31 ,\genblk1[4].i_pfs_sector_n_32 ,\genblk1[4].i_pfs_sector_n_33 ,\genblk1[4].i_pfs_sector_n_34 ,\genblk1[4].i_pfs_sector_n_35 }),
        .Q(wr_sector_sel),
        .awready_reg(s00_axi_awready),
        .clk_nxt(clk_nxt[4]),
        .cmd_nxt(cmd_nxt[4]),
        .p_0_in(p_0_in),
        .psu_en(psu_en[4]),
        .rclk_nxt(rclk_nxt[4]),
        .\rd_sector_addr_reg[2] (\genblk1[5].i_pfs_sector_n_3 ),
        .\rd_sector_addr_reg[2]_0 (rd_sector_addr),
        .\rd_sector_addr_reg[2]_rep (\rd_sector_addr_reg[2]_rep_n_0 ),
        .\rd_sector_sel_reg[0] (\genblk1[2].i_pfs_sector_n_4 ),
        .\rd_sector_sel_reg[0]_0 (\genblk1[0].i_pfs_sector_n_4 ),
        .\rd_sector_sel_reg[0]_1 (\genblk1[2].i_pfs_sector_n_5 ),
        .\rd_sector_sel_reg[0]_10 (\genblk1[0].i_pfs_sector_n_9 ),
        .\rd_sector_sel_reg[0]_11 (\genblk1[2].i_pfs_sector_n_10 ),
        .\rd_sector_sel_reg[0]_12 (\genblk1[0].i_pfs_sector_n_10 ),
        .\rd_sector_sel_reg[0]_13 (\genblk1[2].i_pfs_sector_n_11 ),
        .\rd_sector_sel_reg[0]_14 (\genblk1[0].i_pfs_sector_n_11 ),
        .\rd_sector_sel_reg[0]_15 (\genblk1[2].i_pfs_sector_n_12 ),
        .\rd_sector_sel_reg[0]_16 (\genblk1[0].i_pfs_sector_n_12 ),
        .\rd_sector_sel_reg[0]_17 (\genblk1[2].i_pfs_sector_n_13 ),
        .\rd_sector_sel_reg[0]_18 (\genblk1[0].i_pfs_sector_n_13 ),
        .\rd_sector_sel_reg[0]_19 (\genblk1[2].i_pfs_sector_n_14 ),
        .\rd_sector_sel_reg[0]_2 (\genblk1[0].i_pfs_sector_n_5 ),
        .\rd_sector_sel_reg[0]_20 (\genblk1[0].i_pfs_sector_n_14 ),
        .\rd_sector_sel_reg[0]_21 (\genblk1[2].i_pfs_sector_n_15 ),
        .\rd_sector_sel_reg[0]_22 (\genblk1[0].i_pfs_sector_n_15 ),
        .\rd_sector_sel_reg[0]_23 (\genblk1[2].i_pfs_sector_n_16 ),
        .\rd_sector_sel_reg[0]_24 (\genblk1[0].i_pfs_sector_n_16 ),
        .\rd_sector_sel_reg[0]_25 (\genblk1[2].i_pfs_sector_n_17 ),
        .\rd_sector_sel_reg[0]_26 (\genblk1[0].i_pfs_sector_n_17 ),
        .\rd_sector_sel_reg[0]_27 (\genblk1[2].i_pfs_sector_n_18 ),
        .\rd_sector_sel_reg[0]_28 (\genblk1[0].i_pfs_sector_n_18 ),
        .\rd_sector_sel_reg[0]_29 (\genblk1[2].i_pfs_sector_n_19 ),
        .\rd_sector_sel_reg[0]_3 (\genblk1[2].i_pfs_sector_n_6 ),
        .\rd_sector_sel_reg[0]_30 (\genblk1[0].i_pfs_sector_n_19 ),
        .\rd_sector_sel_reg[0]_31 (\genblk1[2].i_pfs_sector_n_20 ),
        .\rd_sector_sel_reg[0]_32 (\genblk1[0].i_pfs_sector_n_20 ),
        .\rd_sector_sel_reg[0]_33 (\genblk1[2].i_pfs_sector_n_21 ),
        .\rd_sector_sel_reg[0]_34 (\genblk1[0].i_pfs_sector_n_21 ),
        .\rd_sector_sel_reg[0]_35 (\genblk1[2].i_pfs_sector_n_22 ),
        .\rd_sector_sel_reg[0]_36 (\genblk1[0].i_pfs_sector_n_22 ),
        .\rd_sector_sel_reg[0]_37 (\genblk1[2].i_pfs_sector_n_23 ),
        .\rd_sector_sel_reg[0]_38 (\genblk1[0].i_pfs_sector_n_23 ),
        .\rd_sector_sel_reg[0]_39 (\genblk1[2].i_pfs_sector_n_24 ),
        .\rd_sector_sel_reg[0]_4 (\genblk1[0].i_pfs_sector_n_6 ),
        .\rd_sector_sel_reg[0]_40 (\genblk1[0].i_pfs_sector_n_24 ),
        .\rd_sector_sel_reg[0]_41 (\genblk1[2].i_pfs_sector_n_25 ),
        .\rd_sector_sel_reg[0]_42 (\genblk1[0].i_pfs_sector_n_25 ),
        .\rd_sector_sel_reg[0]_43 (\genblk1[2].i_pfs_sector_n_26 ),
        .\rd_sector_sel_reg[0]_44 (\genblk1[0].i_pfs_sector_n_26 ),
        .\rd_sector_sel_reg[0]_45 (\genblk1[2].i_pfs_sector_n_27 ),
        .\rd_sector_sel_reg[0]_46 (\genblk1[0].i_pfs_sector_n_27 ),
        .\rd_sector_sel_reg[0]_47 (\genblk1[2].i_pfs_sector_n_28 ),
        .\rd_sector_sel_reg[0]_48 (\genblk1[0].i_pfs_sector_n_28 ),
        .\rd_sector_sel_reg[0]_49 (\genblk1[2].i_pfs_sector_n_29 ),
        .\rd_sector_sel_reg[0]_5 (\genblk1[2].i_pfs_sector_n_7 ),
        .\rd_sector_sel_reg[0]_50 (\genblk1[0].i_pfs_sector_n_29 ),
        .\rd_sector_sel_reg[0]_51 (\genblk1[2].i_pfs_sector_n_30 ),
        .\rd_sector_sel_reg[0]_52 (\genblk1[0].i_pfs_sector_n_30 ),
        .\rd_sector_sel_reg[0]_53 (\genblk1[2].i_pfs_sector_n_31 ),
        .\rd_sector_sel_reg[0]_54 (\genblk1[0].i_pfs_sector_n_31 ),
        .\rd_sector_sel_reg[0]_55 (\genblk1[2].i_pfs_sector_n_32 ),
        .\rd_sector_sel_reg[0]_56 (\genblk1[0].i_pfs_sector_n_32 ),
        .\rd_sector_sel_reg[0]_57 (\genblk1[2].i_pfs_sector_n_33 ),
        .\rd_sector_sel_reg[0]_58 (\genblk1[0].i_pfs_sector_n_33 ),
        .\rd_sector_sel_reg[0]_59 (\genblk1[2].i_pfs_sector_n_34 ),
        .\rd_sector_sel_reg[0]_6 (\genblk1[0].i_pfs_sector_n_7 ),
        .\rd_sector_sel_reg[0]_60 (\genblk1[0].i_pfs_sector_n_34 ),
        .\rd_sector_sel_reg[0]_61 (\genblk1[2].i_pfs_sector_n_35 ),
        .\rd_sector_sel_reg[0]_62 (\genblk1[0].i_pfs_sector_n_35 ),
        .\rd_sector_sel_reg[0]_7 (\genblk1[2].i_pfs_sector_n_8 ),
        .\rd_sector_sel_reg[0]_8 (\genblk1[0].i_pfs_sector_n_8 ),
        .\rd_sector_sel_reg[0]_9 (\genblk1[2].i_pfs_sector_n_9 ),
        .resp_nxt(resp_nxt[4]),
        .rst_nxt(rst_nxt[4]),
        .rx_err(rx_err[4]),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_aresetn_0(\genblk1[5].i_pfs_sector_n_7 ),
        .\sector_rd_data[5]__0 (\sector_rd_data[5]__0 ),
        .ser_clk(ser_clk),
        .timer_reg(timer_reg),
        .\wr_data_reg[31] (wr_data),
        .\wr_sector_addr_reg[1] (\genblk1[5].i_pfs_sector_n_8 ),
        .\wr_sector_addr_reg[2] (\genblk1[5].i_pfs_sector_n_2 ),
        .\wr_sector_addr_reg[2]_0 (wr_sector_addr),
        .\wr_sector_addr_reg[2]_1 (\genblk1[5].i_pfs_sector_n_4 ));
  block_design_pfs_daughtercard_0_0_pfs_sector_4 \genblk1[5].i_pfs_sector 
       (.Q(wr_sector_sel),
        .awready_reg(s00_axi_awready),
        .clk_nxt(clk_nxt[5]),
        .cmd_nxt(cmd_nxt[5]),
        .\counter_soft_rst_reg[0]_0 (\genblk1[5].i_pfs_sector_n_2 ),
        .\ctrl_reg_reg[0]_0 (\genblk1[5].i_pfs_sector_n_8 ),
        .\ctrl_reg_reg[2]_0 (\genblk1[5].i_pfs_sector_n_7 ),
        .p_0_in(p_0_in),
        .psu_en(psu_en[5]),
        .rclk_nxt(rclk_nxt[5]),
        .\rd_sector_addr_reg[2] (rd_sector_addr),
        .\rd_sector_addr_reg[2]_rep (\rd_sector_addr_reg[2]_rep_n_0 ),
        .resp_nxt(resp_nxt[5]),
        .rst_nxt(rst_nxt[5]),
        .rx_err(rx_err[5]),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .\sector_rd_data[5]__0 (\sector_rd_data[5]__0 ),
        .ser_clk(ser_clk),
        .\status_reg_reg[2]_0 (\genblk1[5].i_pfs_sector_n_3 ),
        .\tx_fifo_wr_data_reg[31]_0 (\genblk1[5].i_pfs_sector_n_4 ),
        .\wr_data_reg[31] (wr_data),
        .\wr_sector_addr_reg[2] (wr_sector_addr));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[0] 
       (.C(s00_axi_aclk),
        .CE(s00_axi_arready),
        .D(\genblk1[4].i_pfs_sector_n_35 ),
        .Q(s00_axi_rdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[10] 
       (.C(s00_axi_aclk),
        .CE(s00_axi_arready),
        .D(\genblk1[4].i_pfs_sector_n_25 ),
        .Q(s00_axi_rdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[11] 
       (.C(s00_axi_aclk),
        .CE(s00_axi_arready),
        .D(\genblk1[4].i_pfs_sector_n_24 ),
        .Q(s00_axi_rdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[12] 
       (.C(s00_axi_aclk),
        .CE(s00_axi_arready),
        .D(\genblk1[4].i_pfs_sector_n_23 ),
        .Q(s00_axi_rdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[13] 
       (.C(s00_axi_aclk),
        .CE(s00_axi_arready),
        .D(\genblk1[4].i_pfs_sector_n_22 ),
        .Q(s00_axi_rdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[14] 
       (.C(s00_axi_aclk),
        .CE(s00_axi_arready),
        .D(\genblk1[4].i_pfs_sector_n_21 ),
        .Q(s00_axi_rdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[15] 
       (.C(s00_axi_aclk),
        .CE(s00_axi_arready),
        .D(\genblk1[4].i_pfs_sector_n_20 ),
        .Q(s00_axi_rdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[16] 
       (.C(s00_axi_aclk),
        .CE(s00_axi_arready),
        .D(\genblk1[4].i_pfs_sector_n_19 ),
        .Q(s00_axi_rdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[17] 
       (.C(s00_axi_aclk),
        .CE(s00_axi_arready),
        .D(\genblk1[4].i_pfs_sector_n_18 ),
        .Q(s00_axi_rdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[18] 
       (.C(s00_axi_aclk),
        .CE(s00_axi_arready),
        .D(\genblk1[4].i_pfs_sector_n_17 ),
        .Q(s00_axi_rdata[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[19] 
       (.C(s00_axi_aclk),
        .CE(s00_axi_arready),
        .D(\genblk1[4].i_pfs_sector_n_16 ),
        .Q(s00_axi_rdata[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[1] 
       (.C(s00_axi_aclk),
        .CE(s00_axi_arready),
        .D(\genblk1[4].i_pfs_sector_n_34 ),
        .Q(s00_axi_rdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[20] 
       (.C(s00_axi_aclk),
        .CE(s00_axi_arready),
        .D(\genblk1[4].i_pfs_sector_n_15 ),
        .Q(s00_axi_rdata[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[21] 
       (.C(s00_axi_aclk),
        .CE(s00_axi_arready),
        .D(\genblk1[4].i_pfs_sector_n_14 ),
        .Q(s00_axi_rdata[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[22] 
       (.C(s00_axi_aclk),
        .CE(s00_axi_arready),
        .D(\genblk1[4].i_pfs_sector_n_13 ),
        .Q(s00_axi_rdata[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[23] 
       (.C(s00_axi_aclk),
        .CE(s00_axi_arready),
        .D(\genblk1[4].i_pfs_sector_n_12 ),
        .Q(s00_axi_rdata[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[24] 
       (.C(s00_axi_aclk),
        .CE(s00_axi_arready),
        .D(\genblk1[4].i_pfs_sector_n_11 ),
        .Q(s00_axi_rdata[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[25] 
       (.C(s00_axi_aclk),
        .CE(s00_axi_arready),
        .D(\genblk1[4].i_pfs_sector_n_10 ),
        .Q(s00_axi_rdata[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[26] 
       (.C(s00_axi_aclk),
        .CE(s00_axi_arready),
        .D(\genblk1[4].i_pfs_sector_n_9 ),
        .Q(s00_axi_rdata[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[27] 
       (.C(s00_axi_aclk),
        .CE(s00_axi_arready),
        .D(\genblk1[4].i_pfs_sector_n_8 ),
        .Q(s00_axi_rdata[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[28] 
       (.C(s00_axi_aclk),
        .CE(s00_axi_arready),
        .D(\genblk1[4].i_pfs_sector_n_7 ),
        .Q(s00_axi_rdata[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[29] 
       (.C(s00_axi_aclk),
        .CE(s00_axi_arready),
        .D(\genblk1[4].i_pfs_sector_n_6 ),
        .Q(s00_axi_rdata[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[2] 
       (.C(s00_axi_aclk),
        .CE(s00_axi_arready),
        .D(\genblk1[4].i_pfs_sector_n_33 ),
        .Q(s00_axi_rdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[30] 
       (.C(s00_axi_aclk),
        .CE(s00_axi_arready),
        .D(\genblk1[4].i_pfs_sector_n_5 ),
        .Q(s00_axi_rdata[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[31] 
       (.C(s00_axi_aclk),
        .CE(s00_axi_arready),
        .D(\genblk1[4].i_pfs_sector_n_4 ),
        .Q(s00_axi_rdata[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[3] 
       (.C(s00_axi_aclk),
        .CE(s00_axi_arready),
        .D(\genblk1[4].i_pfs_sector_n_32 ),
        .Q(s00_axi_rdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[4] 
       (.C(s00_axi_aclk),
        .CE(s00_axi_arready),
        .D(\genblk1[4].i_pfs_sector_n_31 ),
        .Q(s00_axi_rdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[5] 
       (.C(s00_axi_aclk),
        .CE(s00_axi_arready),
        .D(\genblk1[4].i_pfs_sector_n_30 ),
        .Q(s00_axi_rdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[6] 
       (.C(s00_axi_aclk),
        .CE(s00_axi_arready),
        .D(\genblk1[4].i_pfs_sector_n_29 ),
        .Q(s00_axi_rdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[7] 
       (.C(s00_axi_aclk),
        .CE(s00_axi_arready),
        .D(\genblk1[4].i_pfs_sector_n_28 ),
        .Q(s00_axi_rdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[8] 
       (.C(s00_axi_aclk),
        .CE(s00_axi_arready),
        .D(\genblk1[4].i_pfs_sector_n_27 ),
        .Q(s00_axi_rdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_data_reg[9] 
       (.C(s00_axi_aclk),
        .CE(s00_axi_arready),
        .D(\genblk1[4].i_pfs_sector_n_26 ),
        .Q(s00_axi_rdata[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rd_en_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_arready),
        .Q(p_0_in[3]),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  (* ORIG_CELL_NAME = "rd_sector_addr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_sector_addr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(arready_i_2_n_0),
        .D(s00_axi_araddr[0]),
        .Q(rd_sector_addr[0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "rd_sector_addr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_sector_addr_reg[0]_rep 
       (.C(s00_axi_aclk),
        .CE(arready_i_2_n_0),
        .D(s00_axi_araddr[0]),
        .Q(\rd_sector_addr_reg[0]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "rd_sector_addr_reg[0]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_sector_addr_reg[0]_rep__0 
       (.C(s00_axi_aclk),
        .CE(arready_i_2_n_0),
        .D(s00_axi_araddr[0]),
        .Q(\rd_sector_addr_reg[0]_rep__0_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_sector_addr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(arready_i_2_n_0),
        .D(s00_axi_araddr[1]),
        .Q(rd_sector_addr[1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "rd_sector_addr_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_sector_addr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(arready_i_2_n_0),
        .D(s00_axi_araddr[2]),
        .Q(rd_sector_addr[2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "rd_sector_addr_reg[2]" *) 
  FDRE #(
    .INIT(1'b0)) 
    \rd_sector_addr_reg[2]_rep 
       (.C(s00_axi_aclk),
        .CE(arready_i_2_n_0),
        .D(s00_axi_araddr[2]),
        .Q(\rd_sector_addr_reg[2]_rep_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_sector_sel_reg[0] 
       (.C(s00_axi_aclk),
        .CE(arready_i_2_n_0),
        .D(s00_axi_araddr[3]),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_sector_sel_reg[1] 
       (.C(s00_axi_aclk),
        .CE(arready_i_2_n_0),
        .D(s00_axi_araddr[4]),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rd_sector_sel_reg[2] 
       (.C(s00_axi_aclk),
        .CE(arready_i_2_n_0),
        .D(s00_axi_araddr[5]),
        .Q(p_0_in[2]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    rvalid_i_1
       (.I0(s00_axi_arready),
        .I1(s00_axi_rready),
        .I2(s00_axi_rvalid),
        .O(rvalid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(rvalid_i_1_n_0),
        .Q(s00_axi_rvalid),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  LUT1 #(
    .INIT(2'h2)) 
    \ser_counter[0]_i_2 
       (.I0(ser_counter_reg[3]),
        .O(\ser_counter[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \ser_counter[0]_i_3 
       (.I0(ser_counter_reg[2]),
        .O(\ser_counter[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \ser_counter[0]_i_4 
       (.I0(ser_counter_reg[1]),
        .O(\ser_counter[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ser_counter[0]_i_5 
       (.I0(ser_counter_reg[0]),
        .O(\ser_counter[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \ser_counter[12]_i_2 
       (.I0(ser_counter_reg[13]),
        .O(\ser_counter[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \ser_counter[12]_i_3 
       (.I0(ser_counter_reg[12]),
        .O(\ser_counter[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \ser_counter[4]_i_2 
       (.I0(ser_counter_reg[7]),
        .O(\ser_counter[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \ser_counter[4]_i_3 
       (.I0(ser_counter_reg[6]),
        .O(\ser_counter[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \ser_counter[4]_i_4 
       (.I0(ser_counter_reg[5]),
        .O(\ser_counter[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \ser_counter[4]_i_5 
       (.I0(ser_counter_reg[4]),
        .O(\ser_counter[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \ser_counter[8]_i_2 
       (.I0(ser_counter_reg[11]),
        .O(\ser_counter[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \ser_counter[8]_i_3 
       (.I0(ser_counter_reg[10]),
        .O(\ser_counter[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \ser_counter[8]_i_4 
       (.I0(ser_counter_reg[9]),
        .O(\ser_counter[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \ser_counter[8]_i_5 
       (.I0(ser_counter_reg[8]),
        .O(\ser_counter[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ser_counter_reg[0] 
       (.C(ser_clk),
        .CE(1'b1),
        .D(\ser_counter_reg[0]_i_1_n_7 ),
        .Q(ser_counter_reg[0]),
        .R(clear));
  CARRY4 \ser_counter_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\ser_counter_reg[0]_i_1_n_0 ,\ser_counter_reg[0]_i_1_n_1 ,\ser_counter_reg[0]_i_1_n_2 ,\ser_counter_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\ser_counter_reg[0]_i_1_n_4 ,\ser_counter_reg[0]_i_1_n_5 ,\ser_counter_reg[0]_i_1_n_6 ,\ser_counter_reg[0]_i_1_n_7 }),
        .S({\ser_counter[0]_i_2_n_0 ,\ser_counter[0]_i_3_n_0 ,\ser_counter[0]_i_4_n_0 ,\ser_counter[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ser_counter_reg[10] 
       (.C(ser_clk),
        .CE(1'b1),
        .D(\ser_counter_reg[8]_i_1_n_5 ),
        .Q(ser_counter_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \ser_counter_reg[11] 
       (.C(ser_clk),
        .CE(1'b1),
        .D(\ser_counter_reg[8]_i_1_n_4 ),
        .Q(ser_counter_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \ser_counter_reg[12] 
       (.C(ser_clk),
        .CE(1'b1),
        .D(\ser_counter_reg[12]_i_1_n_7 ),
        .Q(ser_counter_reg[12]),
        .R(clear));
  CARRY4 \ser_counter_reg[12]_i_1 
       (.CI(\ser_counter_reg[8]_i_1_n_0 ),
        .CO({\NLW_ser_counter_reg[12]_i_1_CO_UNCONNECTED [3:1],\ser_counter_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_ser_counter_reg[12]_i_1_O_UNCONNECTED [3:2],\ser_counter_reg[12]_i_1_n_6 ,\ser_counter_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,\ser_counter[12]_i_2_n_0 ,\ser_counter[12]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ser_counter_reg[13] 
       (.C(ser_clk),
        .CE(1'b1),
        .D(\ser_counter_reg[12]_i_1_n_6 ),
        .Q(ser_counter_reg[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \ser_counter_reg[1] 
       (.C(ser_clk),
        .CE(1'b1),
        .D(\ser_counter_reg[0]_i_1_n_6 ),
        .Q(ser_counter_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \ser_counter_reg[2] 
       (.C(ser_clk),
        .CE(1'b1),
        .D(\ser_counter_reg[0]_i_1_n_5 ),
        .Q(ser_counter_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \ser_counter_reg[3] 
       (.C(ser_clk),
        .CE(1'b1),
        .D(\ser_counter_reg[0]_i_1_n_4 ),
        .Q(ser_counter_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \ser_counter_reg[4] 
       (.C(ser_clk),
        .CE(1'b1),
        .D(\ser_counter_reg[4]_i_1_n_7 ),
        .Q(ser_counter_reg[4]),
        .R(clear));
  CARRY4 \ser_counter_reg[4]_i_1 
       (.CI(\ser_counter_reg[0]_i_1_n_0 ),
        .CO({\ser_counter_reg[4]_i_1_n_0 ,\ser_counter_reg[4]_i_1_n_1 ,\ser_counter_reg[4]_i_1_n_2 ,\ser_counter_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ser_counter_reg[4]_i_1_n_4 ,\ser_counter_reg[4]_i_1_n_5 ,\ser_counter_reg[4]_i_1_n_6 ,\ser_counter_reg[4]_i_1_n_7 }),
        .S({\ser_counter[4]_i_2_n_0 ,\ser_counter[4]_i_3_n_0 ,\ser_counter[4]_i_4_n_0 ,\ser_counter[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ser_counter_reg[5] 
       (.C(ser_clk),
        .CE(1'b1),
        .D(\ser_counter_reg[4]_i_1_n_6 ),
        .Q(ser_counter_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \ser_counter_reg[6] 
       (.C(ser_clk),
        .CE(1'b1),
        .D(\ser_counter_reg[4]_i_1_n_5 ),
        .Q(ser_counter_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \ser_counter_reg[7] 
       (.C(ser_clk),
        .CE(1'b1),
        .D(\ser_counter_reg[4]_i_1_n_4 ),
        .Q(ser_counter_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \ser_counter_reg[8] 
       (.C(ser_clk),
        .CE(1'b1),
        .D(\ser_counter_reg[8]_i_1_n_7 ),
        .Q(ser_counter_reg[8]),
        .R(clear));
  CARRY4 \ser_counter_reg[8]_i_1 
       (.CI(\ser_counter_reg[4]_i_1_n_0 ),
        .CO({\ser_counter_reg[8]_i_1_n_0 ,\ser_counter_reg[8]_i_1_n_1 ,\ser_counter_reg[8]_i_1_n_2 ,\ser_counter_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ser_counter_reg[8]_i_1_n_4 ,\ser_counter_reg[8]_i_1_n_5 ,\ser_counter_reg[8]_i_1_n_6 ,\ser_counter_reg[8]_i_1_n_7 }),
        .S({\ser_counter[8]_i_2_n_0 ,\ser_counter[8]_i_3_n_0 ,\ser_counter[8]_i_4_n_0 ,\ser_counter[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \ser_counter_reg[9] 
       (.C(ser_clk),
        .CE(1'b1),
        .D(\ser_counter_reg[8]_i_1_n_6 ),
        .Q(ser_counter_reg[9]),
        .R(clear));
  LUT2 #(
    .INIT(4'h2)) 
    \timer[0]_i_1 
       (.I0(counter_roll_z[0]),
        .I1(counter_roll_z[1]),
        .O(sel));
  LUT1 #(
    .INIT(2'h2)) 
    \timer[0]_i_3 
       (.I0(timer_reg[3]),
        .O(\timer[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \timer[0]_i_4 
       (.I0(timer_reg[2]),
        .O(\timer[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \timer[0]_i_5 
       (.I0(timer_reg[1]),
        .O(\timer[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \timer[0]_i_6 
       (.I0(timer_reg[0]),
        .O(\timer[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \timer[12]_i_2 
       (.I0(timer_reg[15]),
        .O(\timer[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \timer[12]_i_3 
       (.I0(timer_reg[14]),
        .O(\timer[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \timer[12]_i_4 
       (.I0(timer_reg[13]),
        .O(\timer[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \timer[12]_i_5 
       (.I0(timer_reg[12]),
        .O(\timer[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \timer[16]_i_2 
       (.I0(timer_reg[19]),
        .O(\timer[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \timer[16]_i_3 
       (.I0(timer_reg[18]),
        .O(\timer[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \timer[16]_i_4 
       (.I0(timer_reg[17]),
        .O(\timer[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \timer[16]_i_5 
       (.I0(timer_reg[16]),
        .O(\timer[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \timer[20]_i_2 
       (.I0(timer_reg[23]),
        .O(\timer[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \timer[20]_i_3 
       (.I0(timer_reg[22]),
        .O(\timer[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \timer[20]_i_4 
       (.I0(timer_reg[21]),
        .O(\timer[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \timer[20]_i_5 
       (.I0(timer_reg[20]),
        .O(\timer[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \timer[24]_i_2 
       (.I0(timer_reg[27]),
        .O(\timer[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \timer[24]_i_3 
       (.I0(timer_reg[26]),
        .O(\timer[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \timer[24]_i_4 
       (.I0(timer_reg[25]),
        .O(\timer[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \timer[24]_i_5 
       (.I0(timer_reg[24]),
        .O(\timer[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \timer[28]_i_2 
       (.I0(timer_reg[31]),
        .O(\timer[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \timer[28]_i_3 
       (.I0(timer_reg[30]),
        .O(\timer[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \timer[28]_i_4 
       (.I0(timer_reg[29]),
        .O(\timer[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \timer[28]_i_5 
       (.I0(timer_reg[28]),
        .O(\timer[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \timer[4]_i_2 
       (.I0(timer_reg[7]),
        .O(\timer[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \timer[4]_i_3 
       (.I0(timer_reg[6]),
        .O(\timer[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \timer[4]_i_4 
       (.I0(timer_reg[5]),
        .O(\timer[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \timer[4]_i_5 
       (.I0(timer_reg[4]),
        .O(\timer[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \timer[8]_i_2 
       (.I0(timer_reg[11]),
        .O(\timer[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \timer[8]_i_3 
       (.I0(timer_reg[10]),
        .O(\timer[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \timer[8]_i_4 
       (.I0(timer_reg[9]),
        .O(\timer[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \timer[8]_i_5 
       (.I0(timer_reg[8]),
        .O(\timer[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[0] 
       (.C(s00_axi_aclk),
        .CE(sel),
        .D(\timer_reg[0]_i_2_n_7 ),
        .Q(timer_reg[0]),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  CARRY4 \timer_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\timer_reg[0]_i_2_n_0 ,\timer_reg[0]_i_2_n_1 ,\timer_reg[0]_i_2_n_2 ,\timer_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\timer_reg[0]_i_2_n_4 ,\timer_reg[0]_i_2_n_5 ,\timer_reg[0]_i_2_n_6 ,\timer_reg[0]_i_2_n_7 }),
        .S({\timer[0]_i_3_n_0 ,\timer[0]_i_4_n_0 ,\timer[0]_i_5_n_0 ,\timer[0]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[10] 
       (.C(s00_axi_aclk),
        .CE(sel),
        .D(\timer_reg[8]_i_1_n_5 ),
        .Q(timer_reg[10]),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[11] 
       (.C(s00_axi_aclk),
        .CE(sel),
        .D(\timer_reg[8]_i_1_n_4 ),
        .Q(timer_reg[11]),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[12] 
       (.C(s00_axi_aclk),
        .CE(sel),
        .D(\timer_reg[12]_i_1_n_7 ),
        .Q(timer_reg[12]),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  CARRY4 \timer_reg[12]_i_1 
       (.CI(\timer_reg[8]_i_1_n_0 ),
        .CO({\timer_reg[12]_i_1_n_0 ,\timer_reg[12]_i_1_n_1 ,\timer_reg[12]_i_1_n_2 ,\timer_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_reg[12]_i_1_n_4 ,\timer_reg[12]_i_1_n_5 ,\timer_reg[12]_i_1_n_6 ,\timer_reg[12]_i_1_n_7 }),
        .S({\timer[12]_i_2_n_0 ,\timer[12]_i_3_n_0 ,\timer[12]_i_4_n_0 ,\timer[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[13] 
       (.C(s00_axi_aclk),
        .CE(sel),
        .D(\timer_reg[12]_i_1_n_6 ),
        .Q(timer_reg[13]),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[14] 
       (.C(s00_axi_aclk),
        .CE(sel),
        .D(\timer_reg[12]_i_1_n_5 ),
        .Q(timer_reg[14]),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[15] 
       (.C(s00_axi_aclk),
        .CE(sel),
        .D(\timer_reg[12]_i_1_n_4 ),
        .Q(timer_reg[15]),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[16] 
       (.C(s00_axi_aclk),
        .CE(sel),
        .D(\timer_reg[16]_i_1_n_7 ),
        .Q(timer_reg[16]),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  CARRY4 \timer_reg[16]_i_1 
       (.CI(\timer_reg[12]_i_1_n_0 ),
        .CO({\timer_reg[16]_i_1_n_0 ,\timer_reg[16]_i_1_n_1 ,\timer_reg[16]_i_1_n_2 ,\timer_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_reg[16]_i_1_n_4 ,\timer_reg[16]_i_1_n_5 ,\timer_reg[16]_i_1_n_6 ,\timer_reg[16]_i_1_n_7 }),
        .S({\timer[16]_i_2_n_0 ,\timer[16]_i_3_n_0 ,\timer[16]_i_4_n_0 ,\timer[16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[17] 
       (.C(s00_axi_aclk),
        .CE(sel),
        .D(\timer_reg[16]_i_1_n_6 ),
        .Q(timer_reg[17]),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[18] 
       (.C(s00_axi_aclk),
        .CE(sel),
        .D(\timer_reg[16]_i_1_n_5 ),
        .Q(timer_reg[18]),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[19] 
       (.C(s00_axi_aclk),
        .CE(sel),
        .D(\timer_reg[16]_i_1_n_4 ),
        .Q(timer_reg[19]),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[1] 
       (.C(s00_axi_aclk),
        .CE(sel),
        .D(\timer_reg[0]_i_2_n_6 ),
        .Q(timer_reg[1]),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[20] 
       (.C(s00_axi_aclk),
        .CE(sel),
        .D(\timer_reg[20]_i_1_n_7 ),
        .Q(timer_reg[20]),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  CARRY4 \timer_reg[20]_i_1 
       (.CI(\timer_reg[16]_i_1_n_0 ),
        .CO({\timer_reg[20]_i_1_n_0 ,\timer_reg[20]_i_1_n_1 ,\timer_reg[20]_i_1_n_2 ,\timer_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_reg[20]_i_1_n_4 ,\timer_reg[20]_i_1_n_5 ,\timer_reg[20]_i_1_n_6 ,\timer_reg[20]_i_1_n_7 }),
        .S({\timer[20]_i_2_n_0 ,\timer[20]_i_3_n_0 ,\timer[20]_i_4_n_0 ,\timer[20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[21] 
       (.C(s00_axi_aclk),
        .CE(sel),
        .D(\timer_reg[20]_i_1_n_6 ),
        .Q(timer_reg[21]),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[22] 
       (.C(s00_axi_aclk),
        .CE(sel),
        .D(\timer_reg[20]_i_1_n_5 ),
        .Q(timer_reg[22]),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[23] 
       (.C(s00_axi_aclk),
        .CE(sel),
        .D(\timer_reg[20]_i_1_n_4 ),
        .Q(timer_reg[23]),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[24] 
       (.C(s00_axi_aclk),
        .CE(sel),
        .D(\timer_reg[24]_i_1_n_7 ),
        .Q(timer_reg[24]),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  CARRY4 \timer_reg[24]_i_1 
       (.CI(\timer_reg[20]_i_1_n_0 ),
        .CO({\timer_reg[24]_i_1_n_0 ,\timer_reg[24]_i_1_n_1 ,\timer_reg[24]_i_1_n_2 ,\timer_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_reg[24]_i_1_n_4 ,\timer_reg[24]_i_1_n_5 ,\timer_reg[24]_i_1_n_6 ,\timer_reg[24]_i_1_n_7 }),
        .S({\timer[24]_i_2_n_0 ,\timer[24]_i_3_n_0 ,\timer[24]_i_4_n_0 ,\timer[24]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[25] 
       (.C(s00_axi_aclk),
        .CE(sel),
        .D(\timer_reg[24]_i_1_n_6 ),
        .Q(timer_reg[25]),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[26] 
       (.C(s00_axi_aclk),
        .CE(sel),
        .D(\timer_reg[24]_i_1_n_5 ),
        .Q(timer_reg[26]),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[27] 
       (.C(s00_axi_aclk),
        .CE(sel),
        .D(\timer_reg[24]_i_1_n_4 ),
        .Q(timer_reg[27]),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[28] 
       (.C(s00_axi_aclk),
        .CE(sel),
        .D(\timer_reg[28]_i_1_n_7 ),
        .Q(timer_reg[28]),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  CARRY4 \timer_reg[28]_i_1 
       (.CI(\timer_reg[24]_i_1_n_0 ),
        .CO({\NLW_timer_reg[28]_i_1_CO_UNCONNECTED [3],\timer_reg[28]_i_1_n_1 ,\timer_reg[28]_i_1_n_2 ,\timer_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_reg[28]_i_1_n_4 ,\timer_reg[28]_i_1_n_5 ,\timer_reg[28]_i_1_n_6 ,\timer_reg[28]_i_1_n_7 }),
        .S({\timer[28]_i_2_n_0 ,\timer[28]_i_3_n_0 ,\timer[28]_i_4_n_0 ,\timer[28]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[29] 
       (.C(s00_axi_aclk),
        .CE(sel),
        .D(\timer_reg[28]_i_1_n_6 ),
        .Q(timer_reg[29]),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[2] 
       (.C(s00_axi_aclk),
        .CE(sel),
        .D(\timer_reg[0]_i_2_n_5 ),
        .Q(timer_reg[2]),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[30] 
       (.C(s00_axi_aclk),
        .CE(sel),
        .D(\timer_reg[28]_i_1_n_5 ),
        .Q(timer_reg[30]),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[31] 
       (.C(s00_axi_aclk),
        .CE(sel),
        .D(\timer_reg[28]_i_1_n_4 ),
        .Q(timer_reg[31]),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[3] 
       (.C(s00_axi_aclk),
        .CE(sel),
        .D(\timer_reg[0]_i_2_n_4 ),
        .Q(timer_reg[3]),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[4] 
       (.C(s00_axi_aclk),
        .CE(sel),
        .D(\timer_reg[4]_i_1_n_7 ),
        .Q(timer_reg[4]),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  CARRY4 \timer_reg[4]_i_1 
       (.CI(\timer_reg[0]_i_2_n_0 ),
        .CO({\timer_reg[4]_i_1_n_0 ,\timer_reg[4]_i_1_n_1 ,\timer_reg[4]_i_1_n_2 ,\timer_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_reg[4]_i_1_n_4 ,\timer_reg[4]_i_1_n_5 ,\timer_reg[4]_i_1_n_6 ,\timer_reg[4]_i_1_n_7 }),
        .S({\timer[4]_i_2_n_0 ,\timer[4]_i_3_n_0 ,\timer[4]_i_4_n_0 ,\timer[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[5] 
       (.C(s00_axi_aclk),
        .CE(sel),
        .D(\timer_reg[4]_i_1_n_6 ),
        .Q(timer_reg[5]),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[6] 
       (.C(s00_axi_aclk),
        .CE(sel),
        .D(\timer_reg[4]_i_1_n_5 ),
        .Q(timer_reg[6]),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[7] 
       (.C(s00_axi_aclk),
        .CE(sel),
        .D(\timer_reg[4]_i_1_n_4 ),
        .Q(timer_reg[7]),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[8] 
       (.C(s00_axi_aclk),
        .CE(sel),
        .D(\timer_reg[8]_i_1_n_7 ),
        .Q(timer_reg[8]),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  CARRY4 \timer_reg[8]_i_1 
       (.CI(\timer_reg[4]_i_1_n_0 ),
        .CO({\timer_reg[8]_i_1_n_0 ,\timer_reg[8]_i_1_n_1 ,\timer_reg[8]_i_1_n_2 ,\timer_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\timer_reg[8]_i_1_n_4 ,\timer_reg[8]_i_1_n_5 ,\timer_reg[8]_i_1_n_6 ,\timer_reg[8]_i_1_n_7 }),
        .S({\timer[8]_i_2_n_0 ,\timer[8]_i_3_n_0 ,\timer[8]_i_4_n_0 ,\timer[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \timer_reg[9] 
       (.C(s00_axi_aclk),
        .CE(sel),
        .D(\timer_reg[8]_i_1_n_6 ),
        .Q(timer_reg[9]),
        .R(\genblk1[5].i_pfs_sector_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_reg[0] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_wdata[0]),
        .Q(wr_data[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_reg[10] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_wdata[10]),
        .Q(wr_data[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_reg[11] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_wdata[11]),
        .Q(wr_data[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_reg[12] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_wdata[12]),
        .Q(wr_data[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_reg[13] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_wdata[13]),
        .Q(wr_data[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_reg[14] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_wdata[14]),
        .Q(wr_data[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_reg[15] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_wdata[15]),
        .Q(wr_data[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_reg[16] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_wdata[16]),
        .Q(wr_data[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_reg[17] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_wdata[17]),
        .Q(wr_data[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_reg[18] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_wdata[18]),
        .Q(wr_data[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_reg[19] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_wdata[19]),
        .Q(wr_data[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_reg[1] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_wdata[1]),
        .Q(wr_data[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_reg[20] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_wdata[20]),
        .Q(wr_data[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_reg[21] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_wdata[21]),
        .Q(wr_data[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_reg[22] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_wdata[22]),
        .Q(wr_data[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_reg[23] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_wdata[23]),
        .Q(wr_data[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_reg[24] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_wdata[24]),
        .Q(wr_data[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_reg[25] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_wdata[25]),
        .Q(wr_data[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_reg[26] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_wdata[26]),
        .Q(wr_data[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_reg[27] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_wdata[27]),
        .Q(wr_data[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_reg[28] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_wdata[28]),
        .Q(wr_data[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_reg[29] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_wdata[29]),
        .Q(wr_data[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_reg[2] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_wdata[2]),
        .Q(wr_data[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_reg[30] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_wdata[30]),
        .Q(wr_data[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_reg[31] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_wdata[31]),
        .Q(wr_data[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_reg[3] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_wdata[3]),
        .Q(wr_data[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_reg[4] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_wdata[4]),
        .Q(wr_data[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_reg[5] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_wdata[5]),
        .Q(wr_data[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_reg[6] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_wdata[6]),
        .Q(wr_data[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_reg[7] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_wdata[7]),
        .Q(wr_data[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_reg[8] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_wdata[8]),
        .Q(wr_data[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_data_reg[9] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_wdata[9]),
        .Q(wr_data[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_sector_addr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_awaddr[0]),
        .Q(wr_sector_addr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_sector_addr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_awaddr[1]),
        .Q(wr_sector_addr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_sector_addr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_awaddr[2]),
        .Q(wr_sector_addr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_sector_sel_reg[0] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_awaddr[3]),
        .Q(wr_sector_sel[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_sector_sel_reg[1] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_awaddr[4]),
        .Q(wr_sector_sel[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wr_sector_sel_reg[2] 
       (.C(s00_axi_aclk),
        .CE(awready0),
        .D(s00_axi_awaddr[5]),
        .Q(wr_sector_sel[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pfs_sector" *) 
module block_design_pfs_daughtercard_0_0_pfs_sector
   (clk_nxt,
    rx_err,
    rst_nxt,
    psu_en,
    \rd_data_reg[0] ,
    \rd_data_reg[1] ,
    \rd_data_reg[2] ,
    \rd_data_reg[3] ,
    \rd_data_reg[4] ,
    \rd_data_reg[5] ,
    \rd_data_reg[6] ,
    \rd_data_reg[7] ,
    \rd_data_reg[8] ,
    \rd_data_reg[9] ,
    \rd_data_reg[10] ,
    \rd_data_reg[11] ,
    \rd_data_reg[12] ,
    \rd_data_reg[13] ,
    \rd_data_reg[14] ,
    \rd_data_reg[15] ,
    \rd_data_reg[16] ,
    \rd_data_reg[17] ,
    \rd_data_reg[18] ,
    \rd_data_reg[19] ,
    \rd_data_reg[20] ,
    \rd_data_reg[21] ,
    \rd_data_reg[22] ,
    \rd_data_reg[23] ,
    \rd_data_reg[24] ,
    \rd_data_reg[25] ,
    \rd_data_reg[26] ,
    \rd_data_reg[27] ,
    \rd_data_reg[28] ,
    \rd_data_reg[29] ,
    \rd_data_reg[30] ,
    \rd_data_reg[31] ,
    cmd_nxt,
    ser_clk,
    s00_axi_aclk,
    rclk_nxt,
    resp_nxt,
    \wr_sector_addr_reg[2] ,
    Q,
    awready_reg,
    s00_axi_aresetn,
    \wr_sector_addr_reg[2]_0 ,
    \rd_sector_addr_reg[2] ,
    p_0_in,
    \rd_sector_addr_reg[0]_rep__0 ,
    \wr_sector_addr_reg[2]_1 ,
    \sector_rd_data[1]__0 ,
    \rd_sector_addr_reg[2]_rep ,
    \rd_sector_addr_reg[2]_0 ,
    s00_axi_aresetn_0,
    \wr_sector_addr_reg[1] ,
    \wr_data_reg[31] );
  output [0:0]clk_nxt;
  output [0:0]rx_err;
  output [0:0]rst_nxt;
  output [0:0]psu_en;
  output \rd_data_reg[0] ;
  output \rd_data_reg[1] ;
  output \rd_data_reg[2] ;
  output \rd_data_reg[3] ;
  output \rd_data_reg[4] ;
  output \rd_data_reg[5] ;
  output \rd_data_reg[6] ;
  output \rd_data_reg[7] ;
  output \rd_data_reg[8] ;
  output \rd_data_reg[9] ;
  output \rd_data_reg[10] ;
  output \rd_data_reg[11] ;
  output \rd_data_reg[12] ;
  output \rd_data_reg[13] ;
  output \rd_data_reg[14] ;
  output \rd_data_reg[15] ;
  output \rd_data_reg[16] ;
  output \rd_data_reg[17] ;
  output \rd_data_reg[18] ;
  output \rd_data_reg[19] ;
  output \rd_data_reg[20] ;
  output \rd_data_reg[21] ;
  output \rd_data_reg[22] ;
  output \rd_data_reg[23] ;
  output \rd_data_reg[24] ;
  output \rd_data_reg[25] ;
  output \rd_data_reg[26] ;
  output \rd_data_reg[27] ;
  output \rd_data_reg[28] ;
  output \rd_data_reg[29] ;
  output \rd_data_reg[30] ;
  output \rd_data_reg[31] ;
  output [0:0]cmd_nxt;
  input ser_clk;
  input s00_axi_aclk;
  input [0:0]rclk_nxt;
  input [0:0]resp_nxt;
  input \wr_sector_addr_reg[2] ;
  input [2:0]Q;
  input awready_reg;
  input s00_axi_aresetn;
  input [2:0]\wr_sector_addr_reg[2]_0 ;
  input \rd_sector_addr_reg[2] ;
  input [3:0]p_0_in;
  input \rd_sector_addr_reg[0]_rep__0 ;
  input \wr_sector_addr_reg[2]_1 ;
  input [31:0]\sector_rd_data[1]__0 ;
  input \rd_sector_addr_reg[2]_rep ;
  input [1:0]\rd_sector_addr_reg[2]_0 ;
  input s00_axi_aresetn_0;
  input \wr_sector_addr_reg[1] ;
  input [31:0]\wr_data_reg[31] ;

  wire [2:0]Q;
  wire awready_reg;
  wire [0:0]clk_nxt;
  wire [0:0]cmd_nxt;
  wire [5:0]counter_soft_rst;
  wire counter_soft_rst0;
  wire \counter_soft_rst[0]_i_1__1_n_0 ;
  wire \counter_soft_rst[1]_i_1__1_n_0 ;
  wire \counter_soft_rst[2]_i_1__1_n_0 ;
  wire \counter_soft_rst[3]_i_1__1_n_0 ;
  wire \counter_soft_rst[4]_i_1__1_n_0 ;
  wire \counter_soft_rst[5]_i_1_n_0 ;
  wire \counter_soft_rst[5]_i_2__1_n_0 ;
  wire \counter_soft_rst[5]_i_3_n_0 ;
  wire \counter_soft_rst[5]_i_5_n_0 ;
  wire \ctrl_reg[0]_i_1_n_0 ;
  wire \ctrl_reg[0]_i_3_n_0 ;
  wire \ctrl_reg[1]_i_1_n_0 ;
  wire \ctrl_reg[2]_i_1_n_0 ;
  wire \ctrl_reg[2]_i_2__4_n_0 ;
  wire \ctrl_reg_reg_n_0_[0] ;
  wire \ctrl_reg_reg_n_0_[1] ;
  wire \ctrl_reg_reg_n_0_[2] ;
  wire deserializer_n_1;
  wire deserializer_n_2;
  wire deserializer_n_3;
  wire deserializer_n_4;
  wire deserializer_n_5;
  wire deserializer_n_6;
  wire [3:0]p_0_in;
  wire [0:0]psu_en;
  wire [0:0]rclk_nxt;
  wire \rd_data_reg[0] ;
  wire \rd_data_reg[10] ;
  wire \rd_data_reg[11] ;
  wire \rd_data_reg[12] ;
  wire \rd_data_reg[13] ;
  wire \rd_data_reg[14] ;
  wire \rd_data_reg[15] ;
  wire \rd_data_reg[16] ;
  wire \rd_data_reg[17] ;
  wire \rd_data_reg[18] ;
  wire \rd_data_reg[19] ;
  wire \rd_data_reg[1] ;
  wire \rd_data_reg[20] ;
  wire \rd_data_reg[21] ;
  wire \rd_data_reg[22] ;
  wire \rd_data_reg[23] ;
  wire \rd_data_reg[24] ;
  wire \rd_data_reg[25] ;
  wire \rd_data_reg[26] ;
  wire \rd_data_reg[27] ;
  wire \rd_data_reg[28] ;
  wire \rd_data_reg[29] ;
  wire \rd_data_reg[2] ;
  wire \rd_data_reg[30] ;
  wire \rd_data_reg[31] ;
  wire \rd_data_reg[3] ;
  wire \rd_data_reg[4] ;
  wire \rd_data_reg[5] ;
  wire \rd_data_reg[6] ;
  wire \rd_data_reg[7] ;
  wire \rd_data_reg[8] ;
  wire \rd_data_reg[9] ;
  wire \rd_sector_addr_reg[0]_rep__0 ;
  wire \rd_sector_addr_reg[2] ;
  wire [1:0]\rd_sector_addr_reg[2]_0 ;
  wire \rd_sector_addr_reg[2]_rep ;
  wire [0:0]resp_nxt;
  wire [0:0]rst_nxt;
  wire [2:0]rst_pipe;
  wire [0:0]rx_err;
  wire rx_fifo_empty;
  wire rx_fifo_full;
  wire [31:4]rx_fifo_rd_data;
  wire rx_fifo_wr;
  wire [33:0]rx_fifo_wr_data;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire s00_axi_aresetn_0;
  wire [31:0]\sector_rd_data[1]__0 ;
  wire ser_clk;
  wire ser_rst;
  wire ser_rst_i_1_n_0;
  wire serializer_n_32;
  wire [3:0]status_reg;
  wire [31:0]tx_cnt_reg;
  wire tx_fifo_empty;
  wire tx_fifo_full;
  wire [33:0]tx_fifo_rd_data;
  wire [31:0]tx_fifo_wr_data;
  wire \tx_fifo_wr_data[31]_i_1_n_0 ;
  wire tx_wr_rdy;
  wire tx_wr_rdy_i_1__4_n_0;
  wire [31:0]\wr_data_reg[31] ;
  wire \wr_sector_addr_reg[1] ;
  wire \wr_sector_addr_reg[2] ;
  wire [2:0]\wr_sector_addr_reg[2]_0 ;
  wire \wr_sector_addr_reg[2]_1 ;
  wire NLW_clk_nxt_buf_R_UNCONNECTED;
  wire NLW_clk_nxt_buf_S_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "TRUE" *) 
  ODDR #(
    .DDR_CLK_EDGE("OPPOSITE_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    clk_nxt_buf
       (.C(ser_clk),
        .CE(1'b1),
        .D1(1'b1),
        .D2(1'b0),
        .Q(clk_nxt),
        .R(NLW_clk_nxt_buf_R_UNCONNECTED),
        .S(NLW_clk_nxt_buf_S_UNCONNECTED));
  LUT6 #(
    .INIT(64'h00000020FFFFFFFF)) 
    \counter_soft_rst[0]_i_1__1 
       (.I0(\wr_sector_addr_reg[2] ),
        .I1(Q[1]),
        .I2(awready_reg),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(counter_soft_rst[0]),
        .O(\counter_soft_rst[0]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hEB)) 
    \counter_soft_rst[1]_i_1__1 
       (.I0(counter_soft_rst0),
        .I1(counter_soft_rst[1]),
        .I2(counter_soft_rst[0]),
        .O(\counter_soft_rst[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hEEEB)) 
    \counter_soft_rst[2]_i_1__1 
       (.I0(counter_soft_rst0),
        .I1(counter_soft_rst[2]),
        .I2(counter_soft_rst[0]),
        .I3(counter_soft_rst[1]),
        .O(\counter_soft_rst[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hEEEEEEEB)) 
    \counter_soft_rst[3]_i_1__1 
       (.I0(counter_soft_rst0),
        .I1(counter_soft_rst[3]),
        .I2(counter_soft_rst[2]),
        .I3(counter_soft_rst[0]),
        .I4(counter_soft_rst[1]),
        .O(\counter_soft_rst[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEB)) 
    \counter_soft_rst[4]_i_1__1 
       (.I0(counter_soft_rst0),
        .I1(counter_soft_rst[4]),
        .I2(counter_soft_rst[1]),
        .I3(counter_soft_rst[0]),
        .I4(counter_soft_rst[2]),
        .I5(counter_soft_rst[3]),
        .O(\counter_soft_rst[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \counter_soft_rst[5]_i_1 
       (.I0(counter_soft_rst[5]),
        .I1(counter_soft_rst[3]),
        .I2(counter_soft_rst[4]),
        .I3(\counter_soft_rst[5]_i_3_n_0 ),
        .I4(counter_soft_rst0),
        .O(\counter_soft_rst[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEEEB)) 
    \counter_soft_rst[5]_i_2__1 
       (.I0(counter_soft_rst0),
        .I1(counter_soft_rst[5]),
        .I2(\counter_soft_rst[5]_i_5_n_0 ),
        .I3(counter_soft_rst[4]),
        .O(\counter_soft_rst[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \counter_soft_rst[5]_i_3 
       (.I0(counter_soft_rst[1]),
        .I1(counter_soft_rst[0]),
        .I2(counter_soft_rst[2]),
        .O(\counter_soft_rst[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    \counter_soft_rst[5]_i_4__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(awready_reg),
        .I3(Q[1]),
        .I4(\wr_sector_addr_reg[2] ),
        .O(counter_soft_rst0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \counter_soft_rst[5]_i_5 
       (.I0(counter_soft_rst[1]),
        .I1(counter_soft_rst[0]),
        .I2(counter_soft_rst[2]),
        .I3(counter_soft_rst[3]),
        .O(\counter_soft_rst[5]_i_5_n_0 ));
  FDRE \counter_soft_rst_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\counter_soft_rst[5]_i_1_n_0 ),
        .D(\counter_soft_rst[0]_i_1__1_n_0 ),
        .Q(counter_soft_rst[0]),
        .R(s00_axi_aresetn_0));
  FDRE \counter_soft_rst_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\counter_soft_rst[5]_i_1_n_0 ),
        .D(\counter_soft_rst[1]_i_1__1_n_0 ),
        .Q(counter_soft_rst[1]),
        .R(s00_axi_aresetn_0));
  FDRE \counter_soft_rst_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\counter_soft_rst[5]_i_1_n_0 ),
        .D(\counter_soft_rst[2]_i_1__1_n_0 ),
        .Q(counter_soft_rst[2]),
        .R(s00_axi_aresetn_0));
  FDRE \counter_soft_rst_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\counter_soft_rst[5]_i_1_n_0 ),
        .D(\counter_soft_rst[3]_i_1__1_n_0 ),
        .Q(counter_soft_rst[3]),
        .R(s00_axi_aresetn_0));
  FDRE \counter_soft_rst_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\counter_soft_rst[5]_i_1_n_0 ),
        .D(\counter_soft_rst[4]_i_1__1_n_0 ),
        .Q(counter_soft_rst[4]),
        .R(s00_axi_aresetn_0));
  FDRE \counter_soft_rst_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\counter_soft_rst[5]_i_1_n_0 ),
        .D(\counter_soft_rst[5]_i_2__1_n_0 ),
        .Q(counter_soft_rst[5]),
        .R(s00_axi_aresetn_0));
  LUT6 #(
    .INIT(64'hE200E2000000AA00)) 
    \ctrl_reg[0]_i_1 
       (.I0(\ctrl_reg_reg_n_0_[0] ),
        .I1(\wr_sector_addr_reg[1] ),
        .I2(\wr_data_reg[31] [0]),
        .I3(s00_axi_aresetn),
        .I4(\ctrl_reg[0]_i_3_n_0 ),
        .I5(\ctrl_reg[2]_i_2__4_n_0 ),
        .O(\ctrl_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ctrl_reg[0]_i_3 
       (.I0(counter_soft_rst[0]),
        .I1(counter_soft_rst[4]),
        .I2(counter_soft_rst[1]),
        .I3(counter_soft_rst[5]),
        .I4(counter_soft_rst[3]),
        .I5(counter_soft_rst[2]),
        .O(\ctrl_reg[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \ctrl_reg[1]_i_1 
       (.I0(\wr_data_reg[31] [1]),
        .I1(\ctrl_reg[2]_i_2__4_n_0 ),
        .I2(\wr_sector_addr_reg[2]_0 [2]),
        .I3(\wr_sector_addr_reg[2]_0 [0]),
        .I4(\wr_sector_addr_reg[2]_0 [1]),
        .I5(\ctrl_reg_reg_n_0_[1] ),
        .O(\ctrl_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \ctrl_reg[2]_i_1 
       (.I0(\wr_data_reg[31] [2]),
        .I1(\ctrl_reg[2]_i_2__4_n_0 ),
        .I2(\wr_sector_addr_reg[2]_0 [2]),
        .I3(\wr_sector_addr_reg[2]_0 [0]),
        .I4(\wr_sector_addr_reg[2]_0 [1]),
        .I5(\ctrl_reg_reg_n_0_[2] ),
        .O(\ctrl_reg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \ctrl_reg[2]_i_2__4 
       (.I0(Q[1]),
        .I1(awready_reg),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\ctrl_reg[2]_i_2__4_n_0 ));
  FDRE \ctrl_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[0]_i_1_n_0 ),
        .Q(\ctrl_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ctrl_reg_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[1]_i_1_n_0 ),
        .Q(\ctrl_reg_reg_n_0_[1] ),
        .R(s00_axi_aresetn_0));
  FDRE \ctrl_reg_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[2]_i_1_n_0 ),
        .Q(\ctrl_reg_reg_n_0_[2] ),
        .R(s00_axi_aresetn_0));
  block_design_pfs_daughtercard_0_0_deserialize_31 deserializer
       (.AR(deserializer_n_1),
        .DO(rx_fifo_rd_data),
        .Q(tx_fifo_wr_data[31:4]),
        .\ctrl_reg_reg[0] (\ctrl_reg_reg_n_0_[0] ),
        .p_0_in(p_0_in[0]),
        .rclk_nxt(rclk_nxt),
        .\rd_data_reg[0] (deserializer_n_3),
        .\rd_data_reg[10] (\rd_data_reg[10] ),
        .\rd_data_reg[11] (\rd_data_reg[11] ),
        .\rd_data_reg[12] (\rd_data_reg[12] ),
        .\rd_data_reg[13] (\rd_data_reg[13] ),
        .\rd_data_reg[14] (\rd_data_reg[14] ),
        .\rd_data_reg[15] (\rd_data_reg[15] ),
        .\rd_data_reg[16] (\rd_data_reg[16] ),
        .\rd_data_reg[17] (\rd_data_reg[17] ),
        .\rd_data_reg[18] (\rd_data_reg[18] ),
        .\rd_data_reg[19] (\rd_data_reg[19] ),
        .\rd_data_reg[1] (deserializer_n_4),
        .\rd_data_reg[20] (\rd_data_reg[20] ),
        .\rd_data_reg[21] (\rd_data_reg[21] ),
        .\rd_data_reg[22] (\rd_data_reg[22] ),
        .\rd_data_reg[23] (\rd_data_reg[23] ),
        .\rd_data_reg[24] (\rd_data_reg[24] ),
        .\rd_data_reg[25] (\rd_data_reg[25] ),
        .\rd_data_reg[26] (\rd_data_reg[26] ),
        .\rd_data_reg[27] (\rd_data_reg[27] ),
        .\rd_data_reg[28] (\rd_data_reg[28] ),
        .\rd_data_reg[29] (\rd_data_reg[29] ),
        .\rd_data_reg[2] (deserializer_n_5),
        .\rd_data_reg[30] (\rd_data_reg[30] ),
        .\rd_data_reg[31] (\rd_data_reg[31] ),
        .\rd_data_reg[3] (deserializer_n_6),
        .\rd_data_reg[4] (\rd_data_reg[4] ),
        .\rd_data_reg[5] (\rd_data_reg[5] ),
        .\rd_data_reg[6] (\rd_data_reg[6] ),
        .\rd_data_reg[7] (\rd_data_reg[7] ),
        .\rd_data_reg[8] (\rd_data_reg[8] ),
        .\rd_data_reg[9] (\rd_data_reg[9] ),
        .\rd_sector_addr_reg[0]_rep__0 (\rd_sector_addr_reg[0]_rep__0 ),
        .\rd_sector_addr_reg[2] (\rd_sector_addr_reg[2]_0 ),
        .resp_nxt(resp_nxt),
        .rx_err(rx_err),
        .rx_err_reg(deserializer_n_2),
        .rx_fifo_wr(rx_fifo_wr),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .\sector_rd_data[1]__0 (\sector_rd_data[1]__0 [31:4]),
        .\status_reg_reg[2] (rx_fifo_wr_data),
        .tx_cnt_reg(tx_cnt_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \psu_en[0]_INST_0 
       (.I0(\ctrl_reg_reg_n_0_[1] ),
        .O(psu_en));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_nxt[0]_INST_0 
       (.I0(\ctrl_reg_reg_n_0_[0] ),
        .O(rst_nxt));
  FDSE \rst_pipe_reg[0] 
       (.C(ser_clk),
        .CE(1'b1),
        .D(\ctrl_reg_reg_n_0_[0] ),
        .Q(rst_pipe[0]),
        .S(s00_axi_aresetn_0));
  FDRE \rst_pipe_reg[1] 
       (.C(ser_clk),
        .CE(1'b1),
        .D(rst_pipe[0]),
        .Q(rst_pipe[1]),
        .R(1'b0));
  FDRE \rst_pipe_reg[2] 
       (.C(ser_clk),
        .CE(1'b1),
        .D(rst_pipe[1]),
        .Q(rst_pipe[2]),
        .R(1'b0));
  FDRE rx_err_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(deserializer_n_2),
        .Q(rx_err),
        .R(1'b0));
  block_design_pfs_daughtercard_0_0_fifo_32 rx_fifo
       (.AR(deserializer_n_1),
        .D({rx_fifo_full,rx_fifo_empty}),
        .DO(rx_fifo_rd_data),
        .Q(tx_fifo_wr_data[3:0]),
        .\ctrl_reg_reg[0] (\ctrl_reg_reg_n_0_[0] ),
        .\ctrl_reg_reg[1] (\ctrl_reg_reg_n_0_[1] ),
        .\ctrl_reg_reg[2] (\ctrl_reg_reg_n_0_[2] ),
        .\dout_reg[33] (rx_fifo_wr_data),
        .p_0_in(p_0_in),
        .\rd_data_reg[0] (\rd_data_reg[0] ),
        .\rd_data_reg[1] (\rd_data_reg[1] ),
        .\rd_data_reg[2] (\rd_data_reg[2] ),
        .\rd_data_reg[3] (\rd_data_reg[3] ),
        .\rd_sector_addr_reg[0]_rep__0 (\rd_sector_addr_reg[0]_rep__0 ),
        .\rd_sector_addr_reg[1] (\rd_sector_addr_reg[2]_0 [0]),
        .\rd_sector_addr_reg[2] (\rd_sector_addr_reg[2] ),
        .\rd_sector_addr_reg[2]_rep (\rd_sector_addr_reg[2]_rep ),
        .rx_fifo_wr(rx_fifo_wr),
        .s00_axi_aclk(s00_axi_aclk),
        .\sector_rd_data[1]__0 (\sector_rd_data[1]__0 [3:0]),
        .\status_reg_reg[3] (status_reg),
        .\stopbit_fail_cnt_reg[0] (deserializer_n_3),
        .\stopbit_fail_cnt_reg[1] (deserializer_n_4),
        .\stopbit_fail_cnt_reg[2] (deserializer_n_5),
        .\stopbit_fail_cnt_reg[3] (deserializer_n_6));
  LUT2 #(
    .INIT(4'hE)) 
    ser_rst_i_1
       (.I0(rst_pipe[2]),
        .I1(rst_pipe[1]),
        .O(ser_rst_i_1_n_0));
  FDRE ser_rst_reg
       (.C(ser_clk),
        .CE(1'b1),
        .D(ser_rst_i_1_n_0),
        .Q(ser_rst),
        .R(1'b0));
  block_design_pfs_daughtercard_0_0_serialize_33 serializer
       (.D(tx_fifo_empty),
        .cmd_nxt(cmd_nxt),
        .ser_clk(ser_clk),
        .ser_rst(ser_rst),
        .ser_rst_reg(tx_fifo_rd_data),
        .\status_reg_reg[0] (serializer_n_32),
        .tx_cnt_reg(tx_cnt_reg));
  FDRE \status_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(tx_fifo_empty),
        .Q(status_reg[0]),
        .R(1'b0));
  FDRE \status_reg_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(tx_fifo_full),
        .Q(status_reg[1]),
        .R(1'b0));
  FDRE \status_reg_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(rx_fifo_empty),
        .Q(status_reg[2]),
        .R(1'b0));
  FDRE \status_reg_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(rx_fifo_full),
        .Q(status_reg[3]),
        .R(1'b0));
  block_design_pfs_daughtercard_0_0_fifo_34 tx_fifo
       (.D({tx_fifo_full,tx_fifo_empty}),
        .\FSM_onehot_state_reg[1] (serializer_n_32),
        .Q(tx_fifo_wr_data),
        .s00_axi_aclk(s00_axi_aclk),
        .ser_clk(ser_clk),
        .ser_rst(ser_rst),
        .tx_wr_rdy(tx_wr_rdy),
        .\z1_data_reg[33] (tx_fifo_rd_data));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \tx_fifo_wr_data[31]_i_1 
       (.I0(\wr_sector_addr_reg[2]_0 [1]),
        .I1(Q[1]),
        .I2(awready_reg),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(\wr_sector_addr_reg[2]_1 ),
        .O(\tx_fifo_wr_data[31]_i_1_n_0 ));
  FDRE \tx_fifo_wr_data_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1_n_0 ),
        .D(\wr_data_reg[31] [0]),
        .Q(tx_fifo_wr_data[0]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1_n_0 ),
        .D(\wr_data_reg[31] [10]),
        .Q(tx_fifo_wr_data[10]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1_n_0 ),
        .D(\wr_data_reg[31] [11]),
        .Q(tx_fifo_wr_data[11]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1_n_0 ),
        .D(\wr_data_reg[31] [12]),
        .Q(tx_fifo_wr_data[12]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1_n_0 ),
        .D(\wr_data_reg[31] [13]),
        .Q(tx_fifo_wr_data[13]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1_n_0 ),
        .D(\wr_data_reg[31] [14]),
        .Q(tx_fifo_wr_data[14]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1_n_0 ),
        .D(\wr_data_reg[31] [15]),
        .Q(tx_fifo_wr_data[15]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1_n_0 ),
        .D(\wr_data_reg[31] [16]),
        .Q(tx_fifo_wr_data[16]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1_n_0 ),
        .D(\wr_data_reg[31] [17]),
        .Q(tx_fifo_wr_data[17]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1_n_0 ),
        .D(\wr_data_reg[31] [18]),
        .Q(tx_fifo_wr_data[18]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1_n_0 ),
        .D(\wr_data_reg[31] [19]),
        .Q(tx_fifo_wr_data[19]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1_n_0 ),
        .D(\wr_data_reg[31] [1]),
        .Q(tx_fifo_wr_data[1]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1_n_0 ),
        .D(\wr_data_reg[31] [20]),
        .Q(tx_fifo_wr_data[20]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1_n_0 ),
        .D(\wr_data_reg[31] [21]),
        .Q(tx_fifo_wr_data[21]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1_n_0 ),
        .D(\wr_data_reg[31] [22]),
        .Q(tx_fifo_wr_data[22]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1_n_0 ),
        .D(\wr_data_reg[31] [23]),
        .Q(tx_fifo_wr_data[23]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1_n_0 ),
        .D(\wr_data_reg[31] [24]),
        .Q(tx_fifo_wr_data[24]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1_n_0 ),
        .D(\wr_data_reg[31] [25]),
        .Q(tx_fifo_wr_data[25]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1_n_0 ),
        .D(\wr_data_reg[31] [26]),
        .Q(tx_fifo_wr_data[26]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1_n_0 ),
        .D(\wr_data_reg[31] [27]),
        .Q(tx_fifo_wr_data[27]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1_n_0 ),
        .D(\wr_data_reg[31] [28]),
        .Q(tx_fifo_wr_data[28]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1_n_0 ),
        .D(\wr_data_reg[31] [29]),
        .Q(tx_fifo_wr_data[29]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1_n_0 ),
        .D(\wr_data_reg[31] [2]),
        .Q(tx_fifo_wr_data[2]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1_n_0 ),
        .D(\wr_data_reg[31] [30]),
        .Q(tx_fifo_wr_data[30]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1_n_0 ),
        .D(\wr_data_reg[31] [31]),
        .Q(tx_fifo_wr_data[31]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1_n_0 ),
        .D(\wr_data_reg[31] [3]),
        .Q(tx_fifo_wr_data[3]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1_n_0 ),
        .D(\wr_data_reg[31] [4]),
        .Q(tx_fifo_wr_data[4]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1_n_0 ),
        .D(\wr_data_reg[31] [5]),
        .Q(tx_fifo_wr_data[5]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1_n_0 ),
        .D(\wr_data_reg[31] [6]),
        .Q(tx_fifo_wr_data[6]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1_n_0 ),
        .D(\wr_data_reg[31] [7]),
        .Q(tx_fifo_wr_data[7]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1_n_0 ),
        .D(\wr_data_reg[31] [8]),
        .Q(tx_fifo_wr_data[8]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1_n_0 ),
        .D(\wr_data_reg[31] [9]),
        .Q(tx_fifo_wr_data[9]),
        .R(s00_axi_aresetn_0));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    tx_wr_rdy_i_1__4
       (.I0(\ctrl_reg_reg_n_0_[0] ),
        .I1(s00_axi_aresetn),
        .I2(\wr_sector_addr_reg[2]_0 [1]),
        .I3(\ctrl_reg[2]_i_2__4_n_0 ),
        .I4(\wr_sector_addr_reg[2]_0 [0]),
        .I5(\wr_sector_addr_reg[2]_0 [2]),
        .O(tx_wr_rdy_i_1__4_n_0));
  FDRE tx_wr_rdy_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(tx_wr_rdy_i_1__4_n_0),
        .Q(tx_wr_rdy),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pfs_sector" *) 
module block_design_pfs_daughtercard_0_0_pfs_sector_0
   (clk_nxt,
    rx_err,
    rst_nxt,
    psu_en,
    \sector_rd_data[1]__0 ,
    cmd_nxt,
    ser_clk,
    s00_axi_aclk,
    rclk_nxt,
    resp_nxt,
    \wr_sector_addr_reg[2] ,
    Q,
    awready_reg,
    s00_axi_aresetn,
    \wr_sector_addr_reg[2]_0 ,
    \rd_sector_addr_reg[2] ,
    p_0_in,
    \rd_sector_addr_reg[0]_rep__0 ,
    \wr_sector_addr_reg[2]_1 ,
    \rd_sector_addr_reg[2]_rep ,
    \rd_sector_addr_reg[2]_0 ,
    s00_axi_aresetn_0,
    \wr_sector_addr_reg[1] ,
    \wr_data_reg[31] );
  output [0:0]clk_nxt;
  output [0:0]rx_err;
  output [0:0]rst_nxt;
  output [0:0]psu_en;
  output [31:0]\sector_rd_data[1]__0 ;
  output [0:0]cmd_nxt;
  input ser_clk;
  input s00_axi_aclk;
  input [0:0]rclk_nxt;
  input [0:0]resp_nxt;
  input \wr_sector_addr_reg[2] ;
  input [2:0]Q;
  input awready_reg;
  input s00_axi_aresetn;
  input [2:0]\wr_sector_addr_reg[2]_0 ;
  input \rd_sector_addr_reg[2] ;
  input [3:0]p_0_in;
  input \rd_sector_addr_reg[0]_rep__0 ;
  input \wr_sector_addr_reg[2]_1 ;
  input \rd_sector_addr_reg[2]_rep ;
  input [1:0]\rd_sector_addr_reg[2]_0 ;
  input s00_axi_aresetn_0;
  input \wr_sector_addr_reg[1] ;
  input [31:0]\wr_data_reg[31] ;

  wire [2:0]Q;
  wire awready_reg;
  wire [0:0]clk_nxt;
  wire [0:0]cmd_nxt;
  wire [5:0]counter_soft_rst;
  wire counter_soft_rst0;
  wire \counter_soft_rst[0]_i_1__0_n_0 ;
  wire \counter_soft_rst[1]_i_1__0_n_0 ;
  wire \counter_soft_rst[2]_i_1__0_n_0 ;
  wire \counter_soft_rst[3]_i_1__0_n_0 ;
  wire \counter_soft_rst[4]_i_1__0_n_0 ;
  wire \counter_soft_rst[5]_i_1__0_n_0 ;
  wire \counter_soft_rst[5]_i_2__0_n_0 ;
  wire \counter_soft_rst[5]_i_3__0_n_0 ;
  wire \counter_soft_rst[5]_i_5__0_n_0 ;
  wire \ctrl_reg[0]_i_1__0_n_0 ;
  wire \ctrl_reg[0]_i_2__0_n_0 ;
  wire \ctrl_reg[1]_i_1__0_n_0 ;
  wire \ctrl_reg[2]_i_1__0_n_0 ;
  wire \ctrl_reg_reg_n_0_[0] ;
  wire \ctrl_reg_reg_n_0_[1] ;
  wire \ctrl_reg_reg_n_0_[2] ;
  wire deserializer_n_1;
  wire deserializer_n_2;
  wire deserializer_n_3;
  wire deserializer_n_4;
  wire deserializer_n_5;
  wire deserializer_n_6;
  wire [3:0]p_0_in;
  wire p_33_in;
  wire [0:0]psu_en;
  wire [0:0]rclk_nxt;
  wire \rd_sector_addr_reg[0]_rep__0 ;
  wire \rd_sector_addr_reg[2] ;
  wire [1:0]\rd_sector_addr_reg[2]_0 ;
  wire \rd_sector_addr_reg[2]_rep ;
  wire [0:0]resp_nxt;
  wire [0:0]rst_nxt;
  wire [2:0]rst_pipe;
  wire [0:0]rx_err;
  wire rx_fifo_empty;
  wire rx_fifo_full;
  wire [31:4]rx_fifo_rd_data;
  wire rx_fifo_wr;
  wire [33:0]rx_fifo_wr_data;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire s00_axi_aresetn_0;
  wire [31:0]\sector_rd_data[1]__0 ;
  wire ser_clk;
  wire ser_rst;
  wire ser_rst_i_1__0_n_0;
  wire serializer_n_32;
  wire [3:0]status_reg;
  wire [31:0]tx_cnt_reg;
  wire tx_fifo_empty;
  wire tx_fifo_full;
  wire [33:0]tx_fifo_rd_data;
  wire [31:0]tx_fifo_wr_data;
  wire \tx_fifo_wr_data[31]_i_1__0_n_0 ;
  wire tx_wr_rdy;
  wire tx_wr_rdy_i_1__3_n_0;
  wire [31:0]\wr_data_reg[31] ;
  wire \wr_sector_addr_reg[1] ;
  wire \wr_sector_addr_reg[2] ;
  wire [2:0]\wr_sector_addr_reg[2]_0 ;
  wire \wr_sector_addr_reg[2]_1 ;
  wire NLW_clk_nxt_buf_R_UNCONNECTED;
  wire NLW_clk_nxt_buf_S_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "TRUE" *) 
  ODDR #(
    .DDR_CLK_EDGE("OPPOSITE_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    clk_nxt_buf
       (.C(ser_clk),
        .CE(1'b1),
        .D1(1'b1),
        .D2(1'b0),
        .Q(clk_nxt),
        .R(NLW_clk_nxt_buf_R_UNCONNECTED),
        .S(NLW_clk_nxt_buf_S_UNCONNECTED));
  LUT6 #(
    .INIT(64'h00000800FFFFFFFF)) 
    \counter_soft_rst[0]_i_1__0 
       (.I0(\wr_sector_addr_reg[2] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(awready_reg),
        .I4(Q[2]),
        .I5(counter_soft_rst[0]),
        .O(\counter_soft_rst[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hEB)) 
    \counter_soft_rst[1]_i_1__0 
       (.I0(counter_soft_rst0),
        .I1(counter_soft_rst[1]),
        .I2(counter_soft_rst[0]),
        .O(\counter_soft_rst[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hEEEB)) 
    \counter_soft_rst[2]_i_1__0 
       (.I0(counter_soft_rst0),
        .I1(counter_soft_rst[2]),
        .I2(counter_soft_rst[0]),
        .I3(counter_soft_rst[1]),
        .O(\counter_soft_rst[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hEEEEEEEB)) 
    \counter_soft_rst[3]_i_1__0 
       (.I0(counter_soft_rst0),
        .I1(counter_soft_rst[3]),
        .I2(counter_soft_rst[2]),
        .I3(counter_soft_rst[0]),
        .I4(counter_soft_rst[1]),
        .O(\counter_soft_rst[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEB)) 
    \counter_soft_rst[4]_i_1__0 
       (.I0(counter_soft_rst0),
        .I1(counter_soft_rst[4]),
        .I2(counter_soft_rst[1]),
        .I3(counter_soft_rst[0]),
        .I4(counter_soft_rst[2]),
        .I5(counter_soft_rst[3]),
        .O(\counter_soft_rst[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \counter_soft_rst[5]_i_1__0 
       (.I0(counter_soft_rst[5]),
        .I1(counter_soft_rst[3]),
        .I2(counter_soft_rst[4]),
        .I3(\counter_soft_rst[5]_i_3__0_n_0 ),
        .I4(counter_soft_rst0),
        .O(\counter_soft_rst[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hEEEB)) 
    \counter_soft_rst[5]_i_2__0 
       (.I0(counter_soft_rst0),
        .I1(counter_soft_rst[5]),
        .I2(\counter_soft_rst[5]_i_5__0_n_0 ),
        .I3(counter_soft_rst[4]),
        .O(\counter_soft_rst[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \counter_soft_rst[5]_i_3__0 
       (.I0(counter_soft_rst[1]),
        .I1(counter_soft_rst[0]),
        .I2(counter_soft_rst[2]),
        .O(\counter_soft_rst[5]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \counter_soft_rst[5]_i_4__0 
       (.I0(Q[2]),
        .I1(awready_reg),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\wr_sector_addr_reg[2] ),
        .O(counter_soft_rst0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \counter_soft_rst[5]_i_5__0 
       (.I0(counter_soft_rst[1]),
        .I1(counter_soft_rst[0]),
        .I2(counter_soft_rst[2]),
        .I3(counter_soft_rst[3]),
        .O(\counter_soft_rst[5]_i_5__0_n_0 ));
  FDRE \counter_soft_rst_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\counter_soft_rst[5]_i_1__0_n_0 ),
        .D(\counter_soft_rst[0]_i_1__0_n_0 ),
        .Q(counter_soft_rst[0]),
        .R(s00_axi_aresetn_0));
  FDRE \counter_soft_rst_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\counter_soft_rst[5]_i_1__0_n_0 ),
        .D(\counter_soft_rst[1]_i_1__0_n_0 ),
        .Q(counter_soft_rst[1]),
        .R(s00_axi_aresetn_0));
  FDRE \counter_soft_rst_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\counter_soft_rst[5]_i_1__0_n_0 ),
        .D(\counter_soft_rst[2]_i_1__0_n_0 ),
        .Q(counter_soft_rst[2]),
        .R(s00_axi_aresetn_0));
  FDRE \counter_soft_rst_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\counter_soft_rst[5]_i_1__0_n_0 ),
        .D(\counter_soft_rst[3]_i_1__0_n_0 ),
        .Q(counter_soft_rst[3]),
        .R(s00_axi_aresetn_0));
  FDRE \counter_soft_rst_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\counter_soft_rst[5]_i_1__0_n_0 ),
        .D(\counter_soft_rst[4]_i_1__0_n_0 ),
        .Q(counter_soft_rst[4]),
        .R(s00_axi_aresetn_0));
  FDRE \counter_soft_rst_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\counter_soft_rst[5]_i_1__0_n_0 ),
        .D(\counter_soft_rst[5]_i_2__0_n_0 ),
        .Q(counter_soft_rst[5]),
        .R(s00_axi_aresetn_0));
  LUT6 #(
    .INIT(64'hE200E2000000AA00)) 
    \ctrl_reg[0]_i_1__0 
       (.I0(\ctrl_reg_reg_n_0_[0] ),
        .I1(\wr_sector_addr_reg[1] ),
        .I2(\wr_data_reg[31] [0]),
        .I3(s00_axi_aresetn),
        .I4(\ctrl_reg[0]_i_2__0_n_0 ),
        .I5(p_33_in),
        .O(\ctrl_reg[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ctrl_reg[0]_i_2__0 
       (.I0(counter_soft_rst[0]),
        .I1(counter_soft_rst[4]),
        .I2(counter_soft_rst[1]),
        .I3(counter_soft_rst[5]),
        .I4(counter_soft_rst[3]),
        .I5(counter_soft_rst[2]),
        .O(\ctrl_reg[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \ctrl_reg[1]_i_1__0 
       (.I0(\wr_data_reg[31] [1]),
        .I1(p_33_in),
        .I2(\wr_sector_addr_reg[2]_0 [2]),
        .I3(\wr_sector_addr_reg[2]_0 [0]),
        .I4(\wr_sector_addr_reg[2]_0 [1]),
        .I5(\ctrl_reg_reg_n_0_[1] ),
        .O(\ctrl_reg[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \ctrl_reg[2]_i_1__0 
       (.I0(\wr_data_reg[31] [2]),
        .I1(p_33_in),
        .I2(\wr_sector_addr_reg[2]_0 [2]),
        .I3(\wr_sector_addr_reg[2]_0 [0]),
        .I4(\wr_sector_addr_reg[2]_0 [1]),
        .I5(\ctrl_reg_reg_n_0_[2] ),
        .O(\ctrl_reg[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \ctrl_reg[2]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(awready_reg),
        .I3(Q[2]),
        .O(p_33_in));
  FDRE \ctrl_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[0]_i_1__0_n_0 ),
        .Q(\ctrl_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ctrl_reg_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[1]_i_1__0_n_0 ),
        .Q(\ctrl_reg_reg_n_0_[1] ),
        .R(s00_axi_aresetn_0));
  FDRE \ctrl_reg_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[2]_i_1__0_n_0 ),
        .Q(\ctrl_reg_reg_n_0_[2] ),
        .R(s00_axi_aresetn_0));
  block_design_pfs_daughtercard_0_0_deserialize_25 deserializer
       (.AR(deserializer_n_1),
        .DO(rx_fifo_rd_data),
        .Q(tx_fifo_wr_data[31:4]),
        .\ctrl_reg_reg[0] (\ctrl_reg_reg_n_0_[0] ),
        .rclk_nxt(rclk_nxt),
        .\rd_data_reg[0] (deserializer_n_3),
        .\rd_data_reg[1] (deserializer_n_4),
        .\rd_data_reg[2] (deserializer_n_5),
        .\rd_data_reg[3] (deserializer_n_6),
        .\rd_sector_addr_reg[0]_rep__0 (\rd_sector_addr_reg[0]_rep__0 ),
        .\rd_sector_addr_reg[2] (\rd_sector_addr_reg[2]_0 ),
        .resp_nxt(resp_nxt),
        .rx_err(rx_err),
        .rx_err_reg(deserializer_n_2),
        .rx_fifo_wr(rx_fifo_wr),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .\sector_rd_data[1]__0 (\sector_rd_data[1]__0 [31:4]),
        .\status_reg_reg[2] (rx_fifo_wr_data),
        .tx_cnt_reg(tx_cnt_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \psu_en[1]_INST_0 
       (.I0(\ctrl_reg_reg_n_0_[1] ),
        .O(psu_en));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_nxt[1]_INST_0 
       (.I0(\ctrl_reg_reg_n_0_[0] ),
        .O(rst_nxt));
  FDSE \rst_pipe_reg[0] 
       (.C(ser_clk),
        .CE(1'b1),
        .D(\ctrl_reg_reg_n_0_[0] ),
        .Q(rst_pipe[0]),
        .S(s00_axi_aresetn_0));
  FDRE \rst_pipe_reg[1] 
       (.C(ser_clk),
        .CE(1'b1),
        .D(rst_pipe[0]),
        .Q(rst_pipe[1]),
        .R(1'b0));
  FDRE \rst_pipe_reg[2] 
       (.C(ser_clk),
        .CE(1'b1),
        .D(rst_pipe[1]),
        .Q(rst_pipe[2]),
        .R(1'b0));
  FDRE rx_err_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(deserializer_n_2),
        .Q(rx_err),
        .R(1'b0));
  block_design_pfs_daughtercard_0_0_fifo_26 rx_fifo
       (.AR(deserializer_n_1),
        .D({rx_fifo_full,rx_fifo_empty}),
        .DO(rx_fifo_rd_data),
        .Q(tx_fifo_wr_data[3:0]),
        .\ctrl_reg_reg[0] (\ctrl_reg_reg_n_0_[0] ),
        .\ctrl_reg_reg[1] (\ctrl_reg_reg_n_0_[1] ),
        .\ctrl_reg_reg[2] (\ctrl_reg_reg_n_0_[2] ),
        .\dout_reg[33] (rx_fifo_wr_data),
        .p_0_in(p_0_in),
        .\rd_sector_addr_reg[0]_rep__0 (\rd_sector_addr_reg[0]_rep__0 ),
        .\rd_sector_addr_reg[1] (\rd_sector_addr_reg[2]_0 [0]),
        .\rd_sector_addr_reg[2] (\rd_sector_addr_reg[2] ),
        .\rd_sector_addr_reg[2]_rep (\rd_sector_addr_reg[2]_rep ),
        .rx_fifo_wr(rx_fifo_wr),
        .s00_axi_aclk(s00_axi_aclk),
        .\sector_rd_data[1]__0 (\sector_rd_data[1]__0 [3:0]),
        .\status_reg_reg[3] (status_reg),
        .\stopbit_fail_cnt_reg[0] (deserializer_n_3),
        .\stopbit_fail_cnt_reg[1] (deserializer_n_4),
        .\stopbit_fail_cnt_reg[2] (deserializer_n_5),
        .\stopbit_fail_cnt_reg[3] (deserializer_n_6));
  LUT2 #(
    .INIT(4'hE)) 
    ser_rst_i_1__0
       (.I0(rst_pipe[2]),
        .I1(rst_pipe[1]),
        .O(ser_rst_i_1__0_n_0));
  FDRE ser_rst_reg
       (.C(ser_clk),
        .CE(1'b1),
        .D(ser_rst_i_1__0_n_0),
        .Q(ser_rst),
        .R(1'b0));
  block_design_pfs_daughtercard_0_0_serialize_27 serializer
       (.D(tx_fifo_empty),
        .cmd_nxt(cmd_nxt),
        .ser_clk(ser_clk),
        .ser_rst(ser_rst),
        .ser_rst_reg(tx_fifo_rd_data),
        .\status_reg_reg[0] (serializer_n_32),
        .tx_cnt_reg(tx_cnt_reg));
  FDRE \status_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(tx_fifo_empty),
        .Q(status_reg[0]),
        .R(1'b0));
  FDRE \status_reg_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(tx_fifo_full),
        .Q(status_reg[1]),
        .R(1'b0));
  FDRE \status_reg_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(rx_fifo_empty),
        .Q(status_reg[2]),
        .R(1'b0));
  FDRE \status_reg_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(rx_fifo_full),
        .Q(status_reg[3]),
        .R(1'b0));
  block_design_pfs_daughtercard_0_0_fifo_28 tx_fifo
       (.D({tx_fifo_full,tx_fifo_empty}),
        .\FSM_onehot_state_reg[1] (serializer_n_32),
        .Q(tx_fifo_wr_data),
        .s00_axi_aclk(s00_axi_aclk),
        .ser_clk(ser_clk),
        .ser_rst(ser_rst),
        .tx_wr_rdy(tx_wr_rdy),
        .\z1_data_reg[33] (tx_fifo_rd_data));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \tx_fifo_wr_data[31]_i_1__0 
       (.I0(\wr_sector_addr_reg[2]_0 [1]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(awready_reg),
        .I4(Q[2]),
        .I5(\wr_sector_addr_reg[2]_1 ),
        .O(\tx_fifo_wr_data[31]_i_1__0_n_0 ));
  FDRE \tx_fifo_wr_data_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__0_n_0 ),
        .D(\wr_data_reg[31] [0]),
        .Q(tx_fifo_wr_data[0]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__0_n_0 ),
        .D(\wr_data_reg[31] [10]),
        .Q(tx_fifo_wr_data[10]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__0_n_0 ),
        .D(\wr_data_reg[31] [11]),
        .Q(tx_fifo_wr_data[11]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__0_n_0 ),
        .D(\wr_data_reg[31] [12]),
        .Q(tx_fifo_wr_data[12]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__0_n_0 ),
        .D(\wr_data_reg[31] [13]),
        .Q(tx_fifo_wr_data[13]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__0_n_0 ),
        .D(\wr_data_reg[31] [14]),
        .Q(tx_fifo_wr_data[14]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__0_n_0 ),
        .D(\wr_data_reg[31] [15]),
        .Q(tx_fifo_wr_data[15]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__0_n_0 ),
        .D(\wr_data_reg[31] [16]),
        .Q(tx_fifo_wr_data[16]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__0_n_0 ),
        .D(\wr_data_reg[31] [17]),
        .Q(tx_fifo_wr_data[17]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__0_n_0 ),
        .D(\wr_data_reg[31] [18]),
        .Q(tx_fifo_wr_data[18]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__0_n_0 ),
        .D(\wr_data_reg[31] [19]),
        .Q(tx_fifo_wr_data[19]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__0_n_0 ),
        .D(\wr_data_reg[31] [1]),
        .Q(tx_fifo_wr_data[1]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__0_n_0 ),
        .D(\wr_data_reg[31] [20]),
        .Q(tx_fifo_wr_data[20]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__0_n_0 ),
        .D(\wr_data_reg[31] [21]),
        .Q(tx_fifo_wr_data[21]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__0_n_0 ),
        .D(\wr_data_reg[31] [22]),
        .Q(tx_fifo_wr_data[22]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__0_n_0 ),
        .D(\wr_data_reg[31] [23]),
        .Q(tx_fifo_wr_data[23]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__0_n_0 ),
        .D(\wr_data_reg[31] [24]),
        .Q(tx_fifo_wr_data[24]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__0_n_0 ),
        .D(\wr_data_reg[31] [25]),
        .Q(tx_fifo_wr_data[25]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__0_n_0 ),
        .D(\wr_data_reg[31] [26]),
        .Q(tx_fifo_wr_data[26]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__0_n_0 ),
        .D(\wr_data_reg[31] [27]),
        .Q(tx_fifo_wr_data[27]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__0_n_0 ),
        .D(\wr_data_reg[31] [28]),
        .Q(tx_fifo_wr_data[28]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__0_n_0 ),
        .D(\wr_data_reg[31] [29]),
        .Q(tx_fifo_wr_data[29]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__0_n_0 ),
        .D(\wr_data_reg[31] [2]),
        .Q(tx_fifo_wr_data[2]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__0_n_0 ),
        .D(\wr_data_reg[31] [30]),
        .Q(tx_fifo_wr_data[30]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__0_n_0 ),
        .D(\wr_data_reg[31] [31]),
        .Q(tx_fifo_wr_data[31]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__0_n_0 ),
        .D(\wr_data_reg[31] [3]),
        .Q(tx_fifo_wr_data[3]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__0_n_0 ),
        .D(\wr_data_reg[31] [4]),
        .Q(tx_fifo_wr_data[4]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__0_n_0 ),
        .D(\wr_data_reg[31] [5]),
        .Q(tx_fifo_wr_data[5]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__0_n_0 ),
        .D(\wr_data_reg[31] [6]),
        .Q(tx_fifo_wr_data[6]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__0_n_0 ),
        .D(\wr_data_reg[31] [7]),
        .Q(tx_fifo_wr_data[7]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__0_n_0 ),
        .D(\wr_data_reg[31] [8]),
        .Q(tx_fifo_wr_data[8]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__0_n_0 ),
        .D(\wr_data_reg[31] [9]),
        .Q(tx_fifo_wr_data[9]),
        .R(s00_axi_aresetn_0));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    tx_wr_rdy_i_1__3
       (.I0(\ctrl_reg_reg_n_0_[0] ),
        .I1(s00_axi_aresetn),
        .I2(\wr_sector_addr_reg[2]_0 [1]),
        .I3(p_33_in),
        .I4(\wr_sector_addr_reg[2]_0 [0]),
        .I5(\wr_sector_addr_reg[2]_0 [2]),
        .O(tx_wr_rdy_i_1__3_n_0));
  FDRE tx_wr_rdy_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(tx_wr_rdy_i_1__3_n_0),
        .Q(tx_wr_rdy),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pfs_sector" *) 
module block_design_pfs_daughtercard_0_0_pfs_sector_1
   (clk_nxt,
    rx_err,
    rst_nxt,
    psu_en,
    \rd_data_reg[0] ,
    \rd_data_reg[1] ,
    \rd_data_reg[2] ,
    \rd_data_reg[3] ,
    \rd_data_reg[4] ,
    \rd_data_reg[5] ,
    \rd_data_reg[6] ,
    \rd_data_reg[7] ,
    \rd_data_reg[8] ,
    \rd_data_reg[9] ,
    \rd_data_reg[10] ,
    \rd_data_reg[11] ,
    \rd_data_reg[12] ,
    \rd_data_reg[13] ,
    \rd_data_reg[14] ,
    \rd_data_reg[15] ,
    \rd_data_reg[16] ,
    \rd_data_reg[17] ,
    \rd_data_reg[18] ,
    \rd_data_reg[19] ,
    \rd_data_reg[20] ,
    \rd_data_reg[21] ,
    \rd_data_reg[22] ,
    \rd_data_reg[23] ,
    \rd_data_reg[24] ,
    \rd_data_reg[25] ,
    \rd_data_reg[26] ,
    \rd_data_reg[27] ,
    \rd_data_reg[28] ,
    \rd_data_reg[29] ,
    \rd_data_reg[30] ,
    \rd_data_reg[31] ,
    cmd_nxt,
    ser_clk,
    s00_axi_aclk,
    rclk_nxt,
    resp_nxt,
    \wr_sector_addr_reg[2] ,
    awready_reg,
    Q,
    s00_axi_aresetn,
    \wr_sector_addr_reg[2]_0 ,
    \rd_sector_addr_reg[2] ,
    p_0_in,
    \rd_sector_addr_reg[0]_rep ,
    \wr_sector_addr_reg[2]_1 ,
    \sector_rd_data[3]__0 ,
    \rd_sector_addr_reg[2]_rep ,
    \rd_sector_addr_reg[2]_0 ,
    s00_axi_aresetn_0,
    \wr_sector_addr_reg[1] ,
    \wr_data_reg[31] );
  output [0:0]clk_nxt;
  output [0:0]rx_err;
  output [0:0]rst_nxt;
  output [0:0]psu_en;
  output \rd_data_reg[0] ;
  output \rd_data_reg[1] ;
  output \rd_data_reg[2] ;
  output \rd_data_reg[3] ;
  output \rd_data_reg[4] ;
  output \rd_data_reg[5] ;
  output \rd_data_reg[6] ;
  output \rd_data_reg[7] ;
  output \rd_data_reg[8] ;
  output \rd_data_reg[9] ;
  output \rd_data_reg[10] ;
  output \rd_data_reg[11] ;
  output \rd_data_reg[12] ;
  output \rd_data_reg[13] ;
  output \rd_data_reg[14] ;
  output \rd_data_reg[15] ;
  output \rd_data_reg[16] ;
  output \rd_data_reg[17] ;
  output \rd_data_reg[18] ;
  output \rd_data_reg[19] ;
  output \rd_data_reg[20] ;
  output \rd_data_reg[21] ;
  output \rd_data_reg[22] ;
  output \rd_data_reg[23] ;
  output \rd_data_reg[24] ;
  output \rd_data_reg[25] ;
  output \rd_data_reg[26] ;
  output \rd_data_reg[27] ;
  output \rd_data_reg[28] ;
  output \rd_data_reg[29] ;
  output \rd_data_reg[30] ;
  output \rd_data_reg[31] ;
  output [0:0]cmd_nxt;
  input ser_clk;
  input s00_axi_aclk;
  input [0:0]rclk_nxt;
  input [0:0]resp_nxt;
  input \wr_sector_addr_reg[2] ;
  input awready_reg;
  input [2:0]Q;
  input s00_axi_aresetn;
  input [2:0]\wr_sector_addr_reg[2]_0 ;
  input \rd_sector_addr_reg[2] ;
  input [3:0]p_0_in;
  input \rd_sector_addr_reg[0]_rep ;
  input \wr_sector_addr_reg[2]_1 ;
  input [31:0]\sector_rd_data[3]__0 ;
  input \rd_sector_addr_reg[2]_rep ;
  input [1:0]\rd_sector_addr_reg[2]_0 ;
  input s00_axi_aresetn_0;
  input \wr_sector_addr_reg[1] ;
  input [31:0]\wr_data_reg[31] ;

  wire [2:0]Q;
  wire awready_reg;
  wire [0:0]clk_nxt;
  wire [0:0]cmd_nxt;
  wire [5:0]counter_soft_rst;
  wire counter_soft_rst0;
  wire \counter_soft_rst[0]_i_1__2_n_0 ;
  wire \counter_soft_rst[1]_i_1__2_n_0 ;
  wire \counter_soft_rst[2]_i_1__2_n_0 ;
  wire \counter_soft_rst[3]_i_1__2_n_0 ;
  wire \counter_soft_rst[4]_i_1__2_n_0 ;
  wire \counter_soft_rst[5]_i_1__1_n_0 ;
  wire \counter_soft_rst[5]_i_2__2_n_0 ;
  wire \counter_soft_rst[5]_i_3__1_n_0 ;
  wire \counter_soft_rst[5]_i_5__1_n_0 ;
  wire \ctrl_reg[0]_i_1__1_n_0 ;
  wire \ctrl_reg[0]_i_2__1_n_0 ;
  wire \ctrl_reg[1]_i_1__1_n_0 ;
  wire \ctrl_reg[2]_i_1__1_n_0 ;
  wire \ctrl_reg[2]_i_2__2_n_0 ;
  wire \ctrl_reg_reg_n_0_[0] ;
  wire \ctrl_reg_reg_n_0_[1] ;
  wire \ctrl_reg_reg_n_0_[2] ;
  wire deserializer_n_1;
  wire deserializer_n_2;
  wire deserializer_n_3;
  wire deserializer_n_4;
  wire deserializer_n_5;
  wire deserializer_n_6;
  wire [3:0]p_0_in;
  wire [0:0]psu_en;
  wire [0:0]rclk_nxt;
  wire \rd_data_reg[0] ;
  wire \rd_data_reg[10] ;
  wire \rd_data_reg[11] ;
  wire \rd_data_reg[12] ;
  wire \rd_data_reg[13] ;
  wire \rd_data_reg[14] ;
  wire \rd_data_reg[15] ;
  wire \rd_data_reg[16] ;
  wire \rd_data_reg[17] ;
  wire \rd_data_reg[18] ;
  wire \rd_data_reg[19] ;
  wire \rd_data_reg[1] ;
  wire \rd_data_reg[20] ;
  wire \rd_data_reg[21] ;
  wire \rd_data_reg[22] ;
  wire \rd_data_reg[23] ;
  wire \rd_data_reg[24] ;
  wire \rd_data_reg[25] ;
  wire \rd_data_reg[26] ;
  wire \rd_data_reg[27] ;
  wire \rd_data_reg[28] ;
  wire \rd_data_reg[29] ;
  wire \rd_data_reg[2] ;
  wire \rd_data_reg[30] ;
  wire \rd_data_reg[31] ;
  wire \rd_data_reg[3] ;
  wire \rd_data_reg[4] ;
  wire \rd_data_reg[5] ;
  wire \rd_data_reg[6] ;
  wire \rd_data_reg[7] ;
  wire \rd_data_reg[8] ;
  wire \rd_data_reg[9] ;
  wire \rd_sector_addr_reg[0]_rep ;
  wire \rd_sector_addr_reg[2] ;
  wire [1:0]\rd_sector_addr_reg[2]_0 ;
  wire \rd_sector_addr_reg[2]_rep ;
  wire [0:0]resp_nxt;
  wire [0:0]rst_nxt;
  wire [2:0]rst_pipe;
  wire [0:0]rx_err;
  wire rx_fifo_empty;
  wire rx_fifo_full;
  wire [31:4]rx_fifo_rd_data;
  wire rx_fifo_wr;
  wire [33:0]rx_fifo_wr_data;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire s00_axi_aresetn_0;
  wire [31:0]\sector_rd_data[3]__0 ;
  wire ser_clk;
  wire ser_rst;
  wire ser_rst_i_1__1_n_0;
  wire serializer_n_32;
  wire [3:0]status_reg;
  wire [31:0]tx_cnt_reg;
  wire tx_fifo_empty;
  wire tx_fifo_full;
  wire [33:0]tx_fifo_rd_data;
  wire [31:0]tx_fifo_wr_data;
  wire \tx_fifo_wr_data[31]_i_1__1_n_0 ;
  wire tx_wr_rdy;
  wire tx_wr_rdy_i_1__2_n_0;
  wire [31:0]\wr_data_reg[31] ;
  wire \wr_sector_addr_reg[1] ;
  wire \wr_sector_addr_reg[2] ;
  wire [2:0]\wr_sector_addr_reg[2]_0 ;
  wire \wr_sector_addr_reg[2]_1 ;
  wire NLW_clk_nxt_buf_R_UNCONNECTED;
  wire NLW_clk_nxt_buf_S_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "TRUE" *) 
  ODDR #(
    .DDR_CLK_EDGE("OPPOSITE_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    clk_nxt_buf
       (.C(ser_clk),
        .CE(1'b1),
        .D1(1'b1),
        .D2(1'b0),
        .Q(clk_nxt),
        .R(NLW_clk_nxt_buf_R_UNCONNECTED),
        .S(NLW_clk_nxt_buf_S_UNCONNECTED));
  LUT6 #(
    .INIT(64'h00000800FFFFFFFF)) 
    \counter_soft_rst[0]_i_1__2 
       (.I0(\wr_sector_addr_reg[2] ),
        .I1(awready_reg),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(counter_soft_rst[0]),
        .O(\counter_soft_rst[0]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hEB)) 
    \counter_soft_rst[1]_i_1__2 
       (.I0(counter_soft_rst0),
        .I1(counter_soft_rst[1]),
        .I2(counter_soft_rst[0]),
        .O(\counter_soft_rst[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hEEEB)) 
    \counter_soft_rst[2]_i_1__2 
       (.I0(counter_soft_rst0),
        .I1(counter_soft_rst[2]),
        .I2(counter_soft_rst[0]),
        .I3(counter_soft_rst[1]),
        .O(\counter_soft_rst[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hEEEEEEEB)) 
    \counter_soft_rst[3]_i_1__2 
       (.I0(counter_soft_rst0),
        .I1(counter_soft_rst[3]),
        .I2(counter_soft_rst[2]),
        .I3(counter_soft_rst[0]),
        .I4(counter_soft_rst[1]),
        .O(\counter_soft_rst[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEB)) 
    \counter_soft_rst[4]_i_1__2 
       (.I0(counter_soft_rst0),
        .I1(counter_soft_rst[4]),
        .I2(counter_soft_rst[1]),
        .I3(counter_soft_rst[0]),
        .I4(counter_soft_rst[2]),
        .I5(counter_soft_rst[3]),
        .O(\counter_soft_rst[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \counter_soft_rst[5]_i_1__1 
       (.I0(counter_soft_rst[5]),
        .I1(counter_soft_rst[3]),
        .I2(counter_soft_rst[4]),
        .I3(\counter_soft_rst[5]_i_3__1_n_0 ),
        .I4(counter_soft_rst0),
        .O(\counter_soft_rst[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hEEEB)) 
    \counter_soft_rst[5]_i_2__2 
       (.I0(counter_soft_rst0),
        .I1(counter_soft_rst[5]),
        .I2(\counter_soft_rst[5]_i_5__1_n_0 ),
        .I3(counter_soft_rst[4]),
        .O(\counter_soft_rst[5]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \counter_soft_rst[5]_i_3__1 
       (.I0(counter_soft_rst[1]),
        .I1(counter_soft_rst[0]),
        .I2(counter_soft_rst[2]),
        .O(\counter_soft_rst[5]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \counter_soft_rst[5]_i_4__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(awready_reg),
        .I4(\wr_sector_addr_reg[2] ),
        .O(counter_soft_rst0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \counter_soft_rst[5]_i_5__1 
       (.I0(counter_soft_rst[1]),
        .I1(counter_soft_rst[0]),
        .I2(counter_soft_rst[2]),
        .I3(counter_soft_rst[3]),
        .O(\counter_soft_rst[5]_i_5__1_n_0 ));
  FDRE \counter_soft_rst_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\counter_soft_rst[5]_i_1__1_n_0 ),
        .D(\counter_soft_rst[0]_i_1__2_n_0 ),
        .Q(counter_soft_rst[0]),
        .R(s00_axi_aresetn_0));
  FDRE \counter_soft_rst_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\counter_soft_rst[5]_i_1__1_n_0 ),
        .D(\counter_soft_rst[1]_i_1__2_n_0 ),
        .Q(counter_soft_rst[1]),
        .R(s00_axi_aresetn_0));
  FDRE \counter_soft_rst_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\counter_soft_rst[5]_i_1__1_n_0 ),
        .D(\counter_soft_rst[2]_i_1__2_n_0 ),
        .Q(counter_soft_rst[2]),
        .R(s00_axi_aresetn_0));
  FDRE \counter_soft_rst_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\counter_soft_rst[5]_i_1__1_n_0 ),
        .D(\counter_soft_rst[3]_i_1__2_n_0 ),
        .Q(counter_soft_rst[3]),
        .R(s00_axi_aresetn_0));
  FDRE \counter_soft_rst_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\counter_soft_rst[5]_i_1__1_n_0 ),
        .D(\counter_soft_rst[4]_i_1__2_n_0 ),
        .Q(counter_soft_rst[4]),
        .R(s00_axi_aresetn_0));
  FDRE \counter_soft_rst_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\counter_soft_rst[5]_i_1__1_n_0 ),
        .D(\counter_soft_rst[5]_i_2__2_n_0 ),
        .Q(counter_soft_rst[5]),
        .R(s00_axi_aresetn_0));
  LUT6 #(
    .INIT(64'hE200E2000000AA00)) 
    \ctrl_reg[0]_i_1__1 
       (.I0(\ctrl_reg_reg_n_0_[0] ),
        .I1(\wr_sector_addr_reg[1] ),
        .I2(\wr_data_reg[31] [0]),
        .I3(s00_axi_aresetn),
        .I4(\ctrl_reg[0]_i_2__1_n_0 ),
        .I5(\ctrl_reg[2]_i_2__2_n_0 ),
        .O(\ctrl_reg[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ctrl_reg[0]_i_2__1 
       (.I0(counter_soft_rst[0]),
        .I1(counter_soft_rst[4]),
        .I2(counter_soft_rst[1]),
        .I3(counter_soft_rst[5]),
        .I4(counter_soft_rst[3]),
        .I5(counter_soft_rst[2]),
        .O(\ctrl_reg[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \ctrl_reg[1]_i_1__1 
       (.I0(\wr_data_reg[31] [1]),
        .I1(\ctrl_reg[2]_i_2__2_n_0 ),
        .I2(\wr_sector_addr_reg[2]_0 [2]),
        .I3(\wr_sector_addr_reg[2]_0 [0]),
        .I4(\wr_sector_addr_reg[2]_0 [1]),
        .I5(\ctrl_reg_reg_n_0_[1] ),
        .O(\ctrl_reg[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \ctrl_reg[2]_i_1__1 
       (.I0(\wr_data_reg[31] [2]),
        .I1(\ctrl_reg[2]_i_2__2_n_0 ),
        .I2(\wr_sector_addr_reg[2]_0 [2]),
        .I3(\wr_sector_addr_reg[2]_0 [0]),
        .I4(\wr_sector_addr_reg[2]_0 [1]),
        .I5(\ctrl_reg_reg_n_0_[2] ),
        .O(\ctrl_reg[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \ctrl_reg[2]_i_2__2 
       (.I0(awready_reg),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\ctrl_reg[2]_i_2__2_n_0 ));
  FDRE \ctrl_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[0]_i_1__1_n_0 ),
        .Q(\ctrl_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ctrl_reg_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[1]_i_1__1_n_0 ),
        .Q(\ctrl_reg_reg_n_0_[1] ),
        .R(s00_axi_aresetn_0));
  FDRE \ctrl_reg_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[2]_i_1__1_n_0 ),
        .Q(\ctrl_reg_reg_n_0_[2] ),
        .R(s00_axi_aresetn_0));
  block_design_pfs_daughtercard_0_0_deserialize_19 deserializer
       (.AR(deserializer_n_1),
        .DO(rx_fifo_rd_data),
        .Q(tx_fifo_wr_data[31:4]),
        .\ctrl_reg_reg[0] (\ctrl_reg_reg_n_0_[0] ),
        .p_0_in(p_0_in[0]),
        .rclk_nxt(rclk_nxt),
        .\rd_data_reg[0] (deserializer_n_3),
        .\rd_data_reg[10] (\rd_data_reg[10] ),
        .\rd_data_reg[11] (\rd_data_reg[11] ),
        .\rd_data_reg[12] (\rd_data_reg[12] ),
        .\rd_data_reg[13] (\rd_data_reg[13] ),
        .\rd_data_reg[14] (\rd_data_reg[14] ),
        .\rd_data_reg[15] (\rd_data_reg[15] ),
        .\rd_data_reg[16] (\rd_data_reg[16] ),
        .\rd_data_reg[17] (\rd_data_reg[17] ),
        .\rd_data_reg[18] (\rd_data_reg[18] ),
        .\rd_data_reg[19] (\rd_data_reg[19] ),
        .\rd_data_reg[1] (deserializer_n_4),
        .\rd_data_reg[20] (\rd_data_reg[20] ),
        .\rd_data_reg[21] (\rd_data_reg[21] ),
        .\rd_data_reg[22] (\rd_data_reg[22] ),
        .\rd_data_reg[23] (\rd_data_reg[23] ),
        .\rd_data_reg[24] (\rd_data_reg[24] ),
        .\rd_data_reg[25] (\rd_data_reg[25] ),
        .\rd_data_reg[26] (\rd_data_reg[26] ),
        .\rd_data_reg[27] (\rd_data_reg[27] ),
        .\rd_data_reg[28] (\rd_data_reg[28] ),
        .\rd_data_reg[29] (\rd_data_reg[29] ),
        .\rd_data_reg[2] (deserializer_n_5),
        .\rd_data_reg[30] (\rd_data_reg[30] ),
        .\rd_data_reg[31] (\rd_data_reg[31] ),
        .\rd_data_reg[3] (deserializer_n_6),
        .\rd_data_reg[4] (\rd_data_reg[4] ),
        .\rd_data_reg[5] (\rd_data_reg[5] ),
        .\rd_data_reg[6] (\rd_data_reg[6] ),
        .\rd_data_reg[7] (\rd_data_reg[7] ),
        .\rd_data_reg[8] (\rd_data_reg[8] ),
        .\rd_data_reg[9] (\rd_data_reg[9] ),
        .\rd_sector_addr_reg[0]_rep (\rd_sector_addr_reg[0]_rep ),
        .\rd_sector_addr_reg[2] (\rd_sector_addr_reg[2]_0 ),
        .resp_nxt(resp_nxt),
        .rx_err(rx_err),
        .rx_err_reg(deserializer_n_2),
        .rx_fifo_wr(rx_fifo_wr),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .\sector_rd_data[3]__0 (\sector_rd_data[3]__0 [31:4]),
        .\status_reg_reg[2] (rx_fifo_wr_data),
        .tx_cnt_reg(tx_cnt_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \psu_en[2]_INST_0 
       (.I0(\ctrl_reg_reg_n_0_[1] ),
        .O(psu_en));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_nxt[2]_INST_0 
       (.I0(\ctrl_reg_reg_n_0_[0] ),
        .O(rst_nxt));
  FDSE \rst_pipe_reg[0] 
       (.C(ser_clk),
        .CE(1'b1),
        .D(\ctrl_reg_reg_n_0_[0] ),
        .Q(rst_pipe[0]),
        .S(s00_axi_aresetn_0));
  FDRE \rst_pipe_reg[1] 
       (.C(ser_clk),
        .CE(1'b1),
        .D(rst_pipe[0]),
        .Q(rst_pipe[1]),
        .R(1'b0));
  FDRE \rst_pipe_reg[2] 
       (.C(ser_clk),
        .CE(1'b1),
        .D(rst_pipe[1]),
        .Q(rst_pipe[2]),
        .R(1'b0));
  FDRE rx_err_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(deserializer_n_2),
        .Q(rx_err),
        .R(1'b0));
  block_design_pfs_daughtercard_0_0_fifo_20 rx_fifo
       (.AR(deserializer_n_1),
        .D({rx_fifo_full,rx_fifo_empty}),
        .DO(rx_fifo_rd_data),
        .Q(tx_fifo_wr_data[3:0]),
        .\ctrl_reg_reg[0] (\ctrl_reg_reg_n_0_[0] ),
        .\ctrl_reg_reg[1] (\ctrl_reg_reg_n_0_[1] ),
        .\ctrl_reg_reg[2] (\ctrl_reg_reg_n_0_[2] ),
        .\dout_reg[33] (rx_fifo_wr_data),
        .p_0_in(p_0_in),
        .\rd_data_reg[0] (\rd_data_reg[0] ),
        .\rd_data_reg[1] (\rd_data_reg[1] ),
        .\rd_data_reg[2] (\rd_data_reg[2] ),
        .\rd_data_reg[3] (\rd_data_reg[3] ),
        .\rd_sector_addr_reg[0]_rep (\rd_sector_addr_reg[0]_rep ),
        .\rd_sector_addr_reg[1] (\rd_sector_addr_reg[2]_0 [0]),
        .\rd_sector_addr_reg[2] (\rd_sector_addr_reg[2] ),
        .\rd_sector_addr_reg[2]_rep (\rd_sector_addr_reg[2]_rep ),
        .rx_fifo_wr(rx_fifo_wr),
        .s00_axi_aclk(s00_axi_aclk),
        .\sector_rd_data[3]__0 (\sector_rd_data[3]__0 [3:0]),
        .\status_reg_reg[3] (status_reg),
        .\stopbit_fail_cnt_reg[0] (deserializer_n_3),
        .\stopbit_fail_cnt_reg[1] (deserializer_n_4),
        .\stopbit_fail_cnt_reg[2] (deserializer_n_5),
        .\stopbit_fail_cnt_reg[3] (deserializer_n_6));
  LUT2 #(
    .INIT(4'hE)) 
    ser_rst_i_1__1
       (.I0(rst_pipe[2]),
        .I1(rst_pipe[1]),
        .O(ser_rst_i_1__1_n_0));
  FDRE ser_rst_reg
       (.C(ser_clk),
        .CE(1'b1),
        .D(ser_rst_i_1__1_n_0),
        .Q(ser_rst),
        .R(1'b0));
  block_design_pfs_daughtercard_0_0_serialize_21 serializer
       (.D(tx_fifo_empty),
        .cmd_nxt(cmd_nxt),
        .ser_clk(ser_clk),
        .ser_rst(ser_rst),
        .ser_rst_reg(tx_fifo_rd_data),
        .\status_reg_reg[0] (serializer_n_32),
        .tx_cnt_reg(tx_cnt_reg));
  FDRE \status_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(tx_fifo_empty),
        .Q(status_reg[0]),
        .R(1'b0));
  FDRE \status_reg_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(tx_fifo_full),
        .Q(status_reg[1]),
        .R(1'b0));
  FDRE \status_reg_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(rx_fifo_empty),
        .Q(status_reg[2]),
        .R(1'b0));
  FDRE \status_reg_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(rx_fifo_full),
        .Q(status_reg[3]),
        .R(1'b0));
  block_design_pfs_daughtercard_0_0_fifo_22 tx_fifo
       (.D({tx_fifo_full,tx_fifo_empty}),
        .\FSM_onehot_state_reg[1] (serializer_n_32),
        .Q(tx_fifo_wr_data),
        .s00_axi_aclk(s00_axi_aclk),
        .ser_clk(ser_clk),
        .ser_rst(ser_rst),
        .tx_wr_rdy(tx_wr_rdy),
        .\z1_data_reg[33] (tx_fifo_rd_data));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \tx_fifo_wr_data[31]_i_1__1 
       (.I0(\wr_sector_addr_reg[2]_0 [1]),
        .I1(awready_reg),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\wr_sector_addr_reg[2]_1 ),
        .O(\tx_fifo_wr_data[31]_i_1__1_n_0 ));
  FDRE \tx_fifo_wr_data_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__1_n_0 ),
        .D(\wr_data_reg[31] [0]),
        .Q(tx_fifo_wr_data[0]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__1_n_0 ),
        .D(\wr_data_reg[31] [10]),
        .Q(tx_fifo_wr_data[10]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__1_n_0 ),
        .D(\wr_data_reg[31] [11]),
        .Q(tx_fifo_wr_data[11]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__1_n_0 ),
        .D(\wr_data_reg[31] [12]),
        .Q(tx_fifo_wr_data[12]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__1_n_0 ),
        .D(\wr_data_reg[31] [13]),
        .Q(tx_fifo_wr_data[13]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__1_n_0 ),
        .D(\wr_data_reg[31] [14]),
        .Q(tx_fifo_wr_data[14]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__1_n_0 ),
        .D(\wr_data_reg[31] [15]),
        .Q(tx_fifo_wr_data[15]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__1_n_0 ),
        .D(\wr_data_reg[31] [16]),
        .Q(tx_fifo_wr_data[16]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__1_n_0 ),
        .D(\wr_data_reg[31] [17]),
        .Q(tx_fifo_wr_data[17]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__1_n_0 ),
        .D(\wr_data_reg[31] [18]),
        .Q(tx_fifo_wr_data[18]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__1_n_0 ),
        .D(\wr_data_reg[31] [19]),
        .Q(tx_fifo_wr_data[19]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__1_n_0 ),
        .D(\wr_data_reg[31] [1]),
        .Q(tx_fifo_wr_data[1]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__1_n_0 ),
        .D(\wr_data_reg[31] [20]),
        .Q(tx_fifo_wr_data[20]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__1_n_0 ),
        .D(\wr_data_reg[31] [21]),
        .Q(tx_fifo_wr_data[21]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__1_n_0 ),
        .D(\wr_data_reg[31] [22]),
        .Q(tx_fifo_wr_data[22]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__1_n_0 ),
        .D(\wr_data_reg[31] [23]),
        .Q(tx_fifo_wr_data[23]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__1_n_0 ),
        .D(\wr_data_reg[31] [24]),
        .Q(tx_fifo_wr_data[24]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__1_n_0 ),
        .D(\wr_data_reg[31] [25]),
        .Q(tx_fifo_wr_data[25]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__1_n_0 ),
        .D(\wr_data_reg[31] [26]),
        .Q(tx_fifo_wr_data[26]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__1_n_0 ),
        .D(\wr_data_reg[31] [27]),
        .Q(tx_fifo_wr_data[27]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__1_n_0 ),
        .D(\wr_data_reg[31] [28]),
        .Q(tx_fifo_wr_data[28]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__1_n_0 ),
        .D(\wr_data_reg[31] [29]),
        .Q(tx_fifo_wr_data[29]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__1_n_0 ),
        .D(\wr_data_reg[31] [2]),
        .Q(tx_fifo_wr_data[2]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__1_n_0 ),
        .D(\wr_data_reg[31] [30]),
        .Q(tx_fifo_wr_data[30]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__1_n_0 ),
        .D(\wr_data_reg[31] [31]),
        .Q(tx_fifo_wr_data[31]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__1_n_0 ),
        .D(\wr_data_reg[31] [3]),
        .Q(tx_fifo_wr_data[3]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__1_n_0 ),
        .D(\wr_data_reg[31] [4]),
        .Q(tx_fifo_wr_data[4]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__1_n_0 ),
        .D(\wr_data_reg[31] [5]),
        .Q(tx_fifo_wr_data[5]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__1_n_0 ),
        .D(\wr_data_reg[31] [6]),
        .Q(tx_fifo_wr_data[6]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__1_n_0 ),
        .D(\wr_data_reg[31] [7]),
        .Q(tx_fifo_wr_data[7]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__1_n_0 ),
        .D(\wr_data_reg[31] [8]),
        .Q(tx_fifo_wr_data[8]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__1_n_0 ),
        .D(\wr_data_reg[31] [9]),
        .Q(tx_fifo_wr_data[9]),
        .R(s00_axi_aresetn_0));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    tx_wr_rdy_i_1__2
       (.I0(\ctrl_reg_reg_n_0_[0] ),
        .I1(s00_axi_aresetn),
        .I2(\wr_sector_addr_reg[2]_0 [1]),
        .I3(\ctrl_reg[2]_i_2__2_n_0 ),
        .I4(\wr_sector_addr_reg[2]_0 [0]),
        .I5(\wr_sector_addr_reg[2]_0 [2]),
        .O(tx_wr_rdy_i_1__2_n_0));
  FDRE tx_wr_rdy_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(tx_wr_rdy_i_1__2_n_0),
        .Q(tx_wr_rdy),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pfs_sector" *) 
module block_design_pfs_daughtercard_0_0_pfs_sector_2
   (clk_nxt,
    rx_err,
    rst_nxt,
    psu_en,
    \sector_rd_data[3]__0 ,
    cmd_nxt,
    ser_clk,
    s00_axi_aclk,
    rclk_nxt,
    resp_nxt,
    \wr_sector_addr_reg[2] ,
    Q,
    awready_reg,
    s00_axi_aresetn,
    \wr_sector_addr_reg[2]_0 ,
    \rd_sector_addr_reg[2] ,
    p_0_in,
    \rd_sector_addr_reg[0]_rep ,
    \wr_sector_addr_reg[2]_1 ,
    \rd_sector_addr_reg[2]_rep ,
    \rd_sector_addr_reg[2]_0 ,
    s00_axi_aresetn_0,
    \wr_sector_addr_reg[1] ,
    \wr_data_reg[31] );
  output [0:0]clk_nxt;
  output [0:0]rx_err;
  output [0:0]rst_nxt;
  output [0:0]psu_en;
  output [31:0]\sector_rd_data[3]__0 ;
  output [0:0]cmd_nxt;
  input ser_clk;
  input s00_axi_aclk;
  input [0:0]rclk_nxt;
  input [0:0]resp_nxt;
  input \wr_sector_addr_reg[2] ;
  input [2:0]Q;
  input awready_reg;
  input s00_axi_aresetn;
  input [2:0]\wr_sector_addr_reg[2]_0 ;
  input \rd_sector_addr_reg[2] ;
  input [3:0]p_0_in;
  input \rd_sector_addr_reg[0]_rep ;
  input \wr_sector_addr_reg[2]_1 ;
  input \rd_sector_addr_reg[2]_rep ;
  input [1:0]\rd_sector_addr_reg[2]_0 ;
  input s00_axi_aresetn_0;
  input \wr_sector_addr_reg[1] ;
  input [31:0]\wr_data_reg[31] ;

  wire [2:0]Q;
  wire awready_reg;
  wire [0:0]clk_nxt;
  wire [0:0]cmd_nxt;
  wire [5:0]counter_soft_rst;
  wire counter_soft_rst0;
  wire \counter_soft_rst[0]_i_1_n_0 ;
  wire \counter_soft_rst[1]_i_1_n_0 ;
  wire \counter_soft_rst[2]_i_1_n_0 ;
  wire \counter_soft_rst[3]_i_1_n_0 ;
  wire \counter_soft_rst[4]_i_1_n_0 ;
  wire \counter_soft_rst[5]_i_1__2_n_0 ;
  wire \counter_soft_rst[5]_i_2_n_0 ;
  wire \counter_soft_rst[5]_i_3__2_n_0 ;
  wire \counter_soft_rst[5]_i_5__2_n_0 ;
  wire \ctrl_reg[0]_i_1__2_n_0 ;
  wire \ctrl_reg[0]_i_2__2_n_0 ;
  wire \ctrl_reg[1]_i_1__2_n_0 ;
  wire \ctrl_reg[2]_i_1__2_n_0 ;
  wire \ctrl_reg_reg_n_0_[0] ;
  wire \ctrl_reg_reg_n_0_[1] ;
  wire \ctrl_reg_reg_n_0_[2] ;
  wire deserializer_n_1;
  wire deserializer_n_2;
  wire deserializer_n_3;
  wire deserializer_n_4;
  wire deserializer_n_5;
  wire deserializer_n_6;
  wire [3:0]p_0_in;
  wire p_17_in;
  wire [0:0]psu_en;
  wire [0:0]rclk_nxt;
  wire \rd_sector_addr_reg[0]_rep ;
  wire \rd_sector_addr_reg[2] ;
  wire [1:0]\rd_sector_addr_reg[2]_0 ;
  wire \rd_sector_addr_reg[2]_rep ;
  wire [0:0]resp_nxt;
  wire [0:0]rst_nxt;
  wire [2:0]rst_pipe;
  wire [0:0]rx_err;
  wire rx_fifo_empty;
  wire rx_fifo_full;
  wire [31:4]rx_fifo_rd_data;
  wire rx_fifo_wr;
  wire [33:0]rx_fifo_wr_data;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire s00_axi_aresetn_0;
  wire [31:0]\sector_rd_data[3]__0 ;
  wire ser_clk;
  wire ser_rst;
  wire ser_rst_i_1__2_n_0;
  wire serializer_n_32;
  wire [3:0]status_reg;
  wire [31:0]tx_cnt_reg;
  wire tx_fifo_empty;
  wire tx_fifo_full;
  wire [33:0]tx_fifo_rd_data;
  wire [31:0]tx_fifo_wr_data;
  wire \tx_fifo_wr_data[31]_i_1__2_n_0 ;
  wire tx_wr_rdy;
  wire tx_wr_rdy_i_1__1_n_0;
  wire [31:0]\wr_data_reg[31] ;
  wire \wr_sector_addr_reg[1] ;
  wire \wr_sector_addr_reg[2] ;
  wire [2:0]\wr_sector_addr_reg[2]_0 ;
  wire \wr_sector_addr_reg[2]_1 ;
  wire NLW_clk_nxt_buf_R_UNCONNECTED;
  wire NLW_clk_nxt_buf_S_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "TRUE" *) 
  ODDR #(
    .DDR_CLK_EDGE("OPPOSITE_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    clk_nxt_buf
       (.C(ser_clk),
        .CE(1'b1),
        .D1(1'b1),
        .D2(1'b0),
        .Q(clk_nxt),
        .R(NLW_clk_nxt_buf_R_UNCONNECTED),
        .S(NLW_clk_nxt_buf_S_UNCONNECTED));
  LUT6 #(
    .INIT(64'h00800000FFFFFFFF)) 
    \counter_soft_rst[0]_i_1 
       (.I0(\wr_sector_addr_reg[2] ),
        .I1(Q[0]),
        .I2(awready_reg),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(counter_soft_rst[0]),
        .O(\counter_soft_rst[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEB)) 
    \counter_soft_rst[1]_i_1 
       (.I0(counter_soft_rst0),
        .I1(counter_soft_rst[1]),
        .I2(counter_soft_rst[0]),
        .O(\counter_soft_rst[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hEEEB)) 
    \counter_soft_rst[2]_i_1 
       (.I0(counter_soft_rst0),
        .I1(counter_soft_rst[2]),
        .I2(counter_soft_rst[0]),
        .I3(counter_soft_rst[1]),
        .O(\counter_soft_rst[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hEEEEEEEB)) 
    \counter_soft_rst[3]_i_1 
       (.I0(counter_soft_rst0),
        .I1(counter_soft_rst[3]),
        .I2(counter_soft_rst[2]),
        .I3(counter_soft_rst[0]),
        .I4(counter_soft_rst[1]),
        .O(\counter_soft_rst[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEB)) 
    \counter_soft_rst[4]_i_1 
       (.I0(counter_soft_rst0),
        .I1(counter_soft_rst[4]),
        .I2(counter_soft_rst[1]),
        .I3(counter_soft_rst[0]),
        .I4(counter_soft_rst[2]),
        .I5(counter_soft_rst[3]),
        .O(\counter_soft_rst[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \counter_soft_rst[5]_i_1__2 
       (.I0(counter_soft_rst[5]),
        .I1(counter_soft_rst[3]),
        .I2(counter_soft_rst[4]),
        .I3(\counter_soft_rst[5]_i_3__2_n_0 ),
        .I4(counter_soft_rst0),
        .O(\counter_soft_rst[5]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hEEEB)) 
    \counter_soft_rst[5]_i_2 
       (.I0(counter_soft_rst0),
        .I1(counter_soft_rst[5]),
        .I2(\counter_soft_rst[5]_i_5__2_n_0 ),
        .I3(counter_soft_rst[4]),
        .O(\counter_soft_rst[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \counter_soft_rst[5]_i_3__2 
       (.I0(counter_soft_rst[1]),
        .I1(counter_soft_rst[0]),
        .I2(counter_soft_rst[2]),
        .O(\counter_soft_rst[5]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \counter_soft_rst[5]_i_4 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(awready_reg),
        .I3(Q[0]),
        .I4(\wr_sector_addr_reg[2] ),
        .O(counter_soft_rst0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \counter_soft_rst[5]_i_5__2 
       (.I0(counter_soft_rst[1]),
        .I1(counter_soft_rst[0]),
        .I2(counter_soft_rst[2]),
        .I3(counter_soft_rst[3]),
        .O(\counter_soft_rst[5]_i_5__2_n_0 ));
  FDRE \counter_soft_rst_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\counter_soft_rst[5]_i_1__2_n_0 ),
        .D(\counter_soft_rst[0]_i_1_n_0 ),
        .Q(counter_soft_rst[0]),
        .R(s00_axi_aresetn_0));
  FDRE \counter_soft_rst_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\counter_soft_rst[5]_i_1__2_n_0 ),
        .D(\counter_soft_rst[1]_i_1_n_0 ),
        .Q(counter_soft_rst[1]),
        .R(s00_axi_aresetn_0));
  FDRE \counter_soft_rst_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\counter_soft_rst[5]_i_1__2_n_0 ),
        .D(\counter_soft_rst[2]_i_1_n_0 ),
        .Q(counter_soft_rst[2]),
        .R(s00_axi_aresetn_0));
  FDRE \counter_soft_rst_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\counter_soft_rst[5]_i_1__2_n_0 ),
        .D(\counter_soft_rst[3]_i_1_n_0 ),
        .Q(counter_soft_rst[3]),
        .R(s00_axi_aresetn_0));
  FDRE \counter_soft_rst_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\counter_soft_rst[5]_i_1__2_n_0 ),
        .D(\counter_soft_rst[4]_i_1_n_0 ),
        .Q(counter_soft_rst[4]),
        .R(s00_axi_aresetn_0));
  FDRE \counter_soft_rst_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\counter_soft_rst[5]_i_1__2_n_0 ),
        .D(\counter_soft_rst[5]_i_2_n_0 ),
        .Q(counter_soft_rst[5]),
        .R(s00_axi_aresetn_0));
  LUT6 #(
    .INIT(64'hE200E2000000AA00)) 
    \ctrl_reg[0]_i_1__2 
       (.I0(\ctrl_reg_reg_n_0_[0] ),
        .I1(\wr_sector_addr_reg[1] ),
        .I2(\wr_data_reg[31] [0]),
        .I3(s00_axi_aresetn),
        .I4(\ctrl_reg[0]_i_2__2_n_0 ),
        .I5(p_17_in),
        .O(\ctrl_reg[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ctrl_reg[0]_i_2__2 
       (.I0(counter_soft_rst[0]),
        .I1(counter_soft_rst[4]),
        .I2(counter_soft_rst[1]),
        .I3(counter_soft_rst[5]),
        .I4(counter_soft_rst[3]),
        .I5(counter_soft_rst[2]),
        .O(\ctrl_reg[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \ctrl_reg[1]_i_1__2 
       (.I0(\wr_data_reg[31] [1]),
        .I1(p_17_in),
        .I2(\wr_sector_addr_reg[2]_0 [2]),
        .I3(\wr_sector_addr_reg[2]_0 [0]),
        .I4(\wr_sector_addr_reg[2]_0 [1]),
        .I5(\ctrl_reg_reg_n_0_[1] ),
        .O(\ctrl_reg[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \ctrl_reg[2]_i_1__2 
       (.I0(\wr_data_reg[31] [2]),
        .I1(p_17_in),
        .I2(\wr_sector_addr_reg[2]_0 [2]),
        .I3(\wr_sector_addr_reg[2]_0 [0]),
        .I4(\wr_sector_addr_reg[2]_0 [1]),
        .I5(\ctrl_reg_reg_n_0_[2] ),
        .O(\ctrl_reg[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \ctrl_reg[2]_i_2__0 
       (.I0(Q[0]),
        .I1(awready_reg),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(p_17_in));
  FDRE \ctrl_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[0]_i_1__2_n_0 ),
        .Q(\ctrl_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ctrl_reg_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[1]_i_1__2_n_0 ),
        .Q(\ctrl_reg_reg_n_0_[1] ),
        .R(s00_axi_aresetn_0));
  FDRE \ctrl_reg_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[2]_i_1__2_n_0 ),
        .Q(\ctrl_reg_reg_n_0_[2] ),
        .R(s00_axi_aresetn_0));
  block_design_pfs_daughtercard_0_0_deserialize_13 deserializer
       (.AR(deserializer_n_1),
        .DO(rx_fifo_rd_data),
        .Q(tx_fifo_wr_data[31:4]),
        .\ctrl_reg_reg[0] (\ctrl_reg_reg_n_0_[0] ),
        .rclk_nxt(rclk_nxt),
        .\rd_data_reg[0] (deserializer_n_3),
        .\rd_data_reg[1] (deserializer_n_4),
        .\rd_data_reg[2] (deserializer_n_5),
        .\rd_data_reg[3] (deserializer_n_6),
        .\rd_sector_addr_reg[0]_rep (\rd_sector_addr_reg[0]_rep ),
        .\rd_sector_addr_reg[2] (\rd_sector_addr_reg[2]_0 ),
        .resp_nxt(resp_nxt),
        .rx_err(rx_err),
        .rx_err_reg(deserializer_n_2),
        .rx_fifo_wr(rx_fifo_wr),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .\sector_rd_data[3]__0 (\sector_rd_data[3]__0 [31:4]),
        .\status_reg_reg[2] (rx_fifo_wr_data),
        .tx_cnt_reg(tx_cnt_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \psu_en[3]_INST_0 
       (.I0(\ctrl_reg_reg_n_0_[1] ),
        .O(psu_en));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_nxt[3]_INST_0 
       (.I0(\ctrl_reg_reg_n_0_[0] ),
        .O(rst_nxt));
  FDSE \rst_pipe_reg[0] 
       (.C(ser_clk),
        .CE(1'b1),
        .D(\ctrl_reg_reg_n_0_[0] ),
        .Q(rst_pipe[0]),
        .S(s00_axi_aresetn_0));
  FDRE \rst_pipe_reg[1] 
       (.C(ser_clk),
        .CE(1'b1),
        .D(rst_pipe[0]),
        .Q(rst_pipe[1]),
        .R(1'b0));
  FDRE \rst_pipe_reg[2] 
       (.C(ser_clk),
        .CE(1'b1),
        .D(rst_pipe[1]),
        .Q(rst_pipe[2]),
        .R(1'b0));
  FDRE rx_err_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(deserializer_n_2),
        .Q(rx_err),
        .R(1'b0));
  block_design_pfs_daughtercard_0_0_fifo_14 rx_fifo
       (.AR(deserializer_n_1),
        .D({rx_fifo_full,rx_fifo_empty}),
        .DO(rx_fifo_rd_data),
        .Q(tx_fifo_wr_data[3:0]),
        .\ctrl_reg_reg[0] (\ctrl_reg_reg_n_0_[0] ),
        .\ctrl_reg_reg[1] (\ctrl_reg_reg_n_0_[1] ),
        .\ctrl_reg_reg[2] (\ctrl_reg_reg_n_0_[2] ),
        .\dout_reg[33] (rx_fifo_wr_data),
        .p_0_in(p_0_in),
        .\rd_sector_addr_reg[0]_rep (\rd_sector_addr_reg[0]_rep ),
        .\rd_sector_addr_reg[1] (\rd_sector_addr_reg[2]_0 [0]),
        .\rd_sector_addr_reg[2] (\rd_sector_addr_reg[2] ),
        .\rd_sector_addr_reg[2]_rep (\rd_sector_addr_reg[2]_rep ),
        .rx_fifo_wr(rx_fifo_wr),
        .s00_axi_aclk(s00_axi_aclk),
        .\sector_rd_data[3]__0 (\sector_rd_data[3]__0 [3:0]),
        .\status_reg_reg[3] (status_reg),
        .\stopbit_fail_cnt_reg[0] (deserializer_n_3),
        .\stopbit_fail_cnt_reg[1] (deserializer_n_4),
        .\stopbit_fail_cnt_reg[2] (deserializer_n_5),
        .\stopbit_fail_cnt_reg[3] (deserializer_n_6));
  LUT2 #(
    .INIT(4'hE)) 
    ser_rst_i_1__2
       (.I0(rst_pipe[2]),
        .I1(rst_pipe[1]),
        .O(ser_rst_i_1__2_n_0));
  FDRE ser_rst_reg
       (.C(ser_clk),
        .CE(1'b1),
        .D(ser_rst_i_1__2_n_0),
        .Q(ser_rst),
        .R(1'b0));
  block_design_pfs_daughtercard_0_0_serialize_15 serializer
       (.D(tx_fifo_empty),
        .cmd_nxt(cmd_nxt),
        .ser_clk(ser_clk),
        .ser_rst(ser_rst),
        .ser_rst_reg(tx_fifo_rd_data),
        .\status_reg_reg[0] (serializer_n_32),
        .tx_cnt_reg(tx_cnt_reg));
  FDRE \status_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(tx_fifo_empty),
        .Q(status_reg[0]),
        .R(1'b0));
  FDRE \status_reg_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(tx_fifo_full),
        .Q(status_reg[1]),
        .R(1'b0));
  FDRE \status_reg_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(rx_fifo_empty),
        .Q(status_reg[2]),
        .R(1'b0));
  FDRE \status_reg_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(rx_fifo_full),
        .Q(status_reg[3]),
        .R(1'b0));
  block_design_pfs_daughtercard_0_0_fifo_16 tx_fifo
       (.D({tx_fifo_full,tx_fifo_empty}),
        .\FSM_onehot_state_reg[1] (serializer_n_32),
        .Q(tx_fifo_wr_data),
        .s00_axi_aclk(s00_axi_aclk),
        .ser_clk(ser_clk),
        .ser_rst(ser_rst),
        .tx_wr_rdy(tx_wr_rdy),
        .\z1_data_reg[33] (tx_fifo_rd_data));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \tx_fifo_wr_data[31]_i_1__2 
       (.I0(\wr_sector_addr_reg[2]_0 [1]),
        .I1(Q[0]),
        .I2(awready_reg),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\wr_sector_addr_reg[2]_1 ),
        .O(\tx_fifo_wr_data[31]_i_1__2_n_0 ));
  FDRE \tx_fifo_wr_data_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__2_n_0 ),
        .D(\wr_data_reg[31] [0]),
        .Q(tx_fifo_wr_data[0]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__2_n_0 ),
        .D(\wr_data_reg[31] [10]),
        .Q(tx_fifo_wr_data[10]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__2_n_0 ),
        .D(\wr_data_reg[31] [11]),
        .Q(tx_fifo_wr_data[11]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__2_n_0 ),
        .D(\wr_data_reg[31] [12]),
        .Q(tx_fifo_wr_data[12]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__2_n_0 ),
        .D(\wr_data_reg[31] [13]),
        .Q(tx_fifo_wr_data[13]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__2_n_0 ),
        .D(\wr_data_reg[31] [14]),
        .Q(tx_fifo_wr_data[14]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__2_n_0 ),
        .D(\wr_data_reg[31] [15]),
        .Q(tx_fifo_wr_data[15]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__2_n_0 ),
        .D(\wr_data_reg[31] [16]),
        .Q(tx_fifo_wr_data[16]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__2_n_0 ),
        .D(\wr_data_reg[31] [17]),
        .Q(tx_fifo_wr_data[17]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__2_n_0 ),
        .D(\wr_data_reg[31] [18]),
        .Q(tx_fifo_wr_data[18]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__2_n_0 ),
        .D(\wr_data_reg[31] [19]),
        .Q(tx_fifo_wr_data[19]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__2_n_0 ),
        .D(\wr_data_reg[31] [1]),
        .Q(tx_fifo_wr_data[1]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__2_n_0 ),
        .D(\wr_data_reg[31] [20]),
        .Q(tx_fifo_wr_data[20]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__2_n_0 ),
        .D(\wr_data_reg[31] [21]),
        .Q(tx_fifo_wr_data[21]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__2_n_0 ),
        .D(\wr_data_reg[31] [22]),
        .Q(tx_fifo_wr_data[22]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__2_n_0 ),
        .D(\wr_data_reg[31] [23]),
        .Q(tx_fifo_wr_data[23]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__2_n_0 ),
        .D(\wr_data_reg[31] [24]),
        .Q(tx_fifo_wr_data[24]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__2_n_0 ),
        .D(\wr_data_reg[31] [25]),
        .Q(tx_fifo_wr_data[25]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__2_n_0 ),
        .D(\wr_data_reg[31] [26]),
        .Q(tx_fifo_wr_data[26]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__2_n_0 ),
        .D(\wr_data_reg[31] [27]),
        .Q(tx_fifo_wr_data[27]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__2_n_0 ),
        .D(\wr_data_reg[31] [28]),
        .Q(tx_fifo_wr_data[28]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__2_n_0 ),
        .D(\wr_data_reg[31] [29]),
        .Q(tx_fifo_wr_data[29]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__2_n_0 ),
        .D(\wr_data_reg[31] [2]),
        .Q(tx_fifo_wr_data[2]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__2_n_0 ),
        .D(\wr_data_reg[31] [30]),
        .Q(tx_fifo_wr_data[30]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__2_n_0 ),
        .D(\wr_data_reg[31] [31]),
        .Q(tx_fifo_wr_data[31]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__2_n_0 ),
        .D(\wr_data_reg[31] [3]),
        .Q(tx_fifo_wr_data[3]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__2_n_0 ),
        .D(\wr_data_reg[31] [4]),
        .Q(tx_fifo_wr_data[4]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__2_n_0 ),
        .D(\wr_data_reg[31] [5]),
        .Q(tx_fifo_wr_data[5]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__2_n_0 ),
        .D(\wr_data_reg[31] [6]),
        .Q(tx_fifo_wr_data[6]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__2_n_0 ),
        .D(\wr_data_reg[31] [7]),
        .Q(tx_fifo_wr_data[7]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__2_n_0 ),
        .D(\wr_data_reg[31] [8]),
        .Q(tx_fifo_wr_data[8]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__2_n_0 ),
        .D(\wr_data_reg[31] [9]),
        .Q(tx_fifo_wr_data[9]),
        .R(s00_axi_aresetn_0));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    tx_wr_rdy_i_1__1
       (.I0(\ctrl_reg_reg_n_0_[0] ),
        .I1(s00_axi_aresetn),
        .I2(\wr_sector_addr_reg[2]_0 [1]),
        .I3(p_17_in),
        .I4(\wr_sector_addr_reg[2]_0 [0]),
        .I5(\wr_sector_addr_reg[2]_0 [2]),
        .O(tx_wr_rdy_i_1__1_n_0));
  FDRE tx_wr_rdy_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(tx_wr_rdy_i_1__1_n_0),
        .Q(tx_wr_rdy),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pfs_sector" *) 
module block_design_pfs_daughtercard_0_0_pfs_sector_3
   (clk_nxt,
    rx_err,
    rst_nxt,
    psu_en,
    D,
    cmd_nxt,
    ser_clk,
    s00_axi_aclk,
    rclk_nxt,
    resp_nxt,
    \wr_sector_addr_reg[2] ,
    Q,
    awready_reg,
    s00_axi_aresetn,
    \wr_sector_addr_reg[2]_0 ,
    \rd_sector_sel_reg[0] ,
    \rd_sector_sel_reg[0]_0 ,
    timer_reg,
    p_0_in,
    \rd_sector_sel_reg[0]_1 ,
    \rd_sector_sel_reg[0]_2 ,
    \rd_sector_sel_reg[0]_3 ,
    \rd_sector_sel_reg[0]_4 ,
    \rd_sector_sel_reg[0]_5 ,
    \rd_sector_sel_reg[0]_6 ,
    \rd_sector_sel_reg[0]_7 ,
    \rd_sector_sel_reg[0]_8 ,
    \rd_sector_sel_reg[0]_9 ,
    \rd_sector_sel_reg[0]_10 ,
    \rd_sector_sel_reg[0]_11 ,
    \rd_sector_sel_reg[0]_12 ,
    \rd_sector_sel_reg[0]_13 ,
    \rd_sector_sel_reg[0]_14 ,
    \rd_sector_sel_reg[0]_15 ,
    \rd_sector_sel_reg[0]_16 ,
    \rd_sector_sel_reg[0]_17 ,
    \rd_sector_sel_reg[0]_18 ,
    \rd_sector_sel_reg[0]_19 ,
    \rd_sector_sel_reg[0]_20 ,
    \rd_sector_sel_reg[0]_21 ,
    \rd_sector_sel_reg[0]_22 ,
    \rd_sector_sel_reg[0]_23 ,
    \rd_sector_sel_reg[0]_24 ,
    \rd_sector_sel_reg[0]_25 ,
    \rd_sector_sel_reg[0]_26 ,
    \rd_sector_sel_reg[0]_27 ,
    \rd_sector_sel_reg[0]_28 ,
    \rd_sector_sel_reg[0]_29 ,
    \rd_sector_sel_reg[0]_30 ,
    \rd_sector_sel_reg[0]_31 ,
    \rd_sector_sel_reg[0]_32 ,
    \rd_sector_sel_reg[0]_33 ,
    \rd_sector_sel_reg[0]_34 ,
    \rd_sector_sel_reg[0]_35 ,
    \rd_sector_sel_reg[0]_36 ,
    \rd_sector_sel_reg[0]_37 ,
    \rd_sector_sel_reg[0]_38 ,
    \rd_sector_sel_reg[0]_39 ,
    \rd_sector_sel_reg[0]_40 ,
    \rd_sector_sel_reg[0]_41 ,
    \rd_sector_sel_reg[0]_42 ,
    \rd_sector_sel_reg[0]_43 ,
    \rd_sector_sel_reg[0]_44 ,
    \rd_sector_sel_reg[0]_45 ,
    \rd_sector_sel_reg[0]_46 ,
    \rd_sector_sel_reg[0]_47 ,
    \rd_sector_sel_reg[0]_48 ,
    \rd_sector_sel_reg[0]_49 ,
    \rd_sector_sel_reg[0]_50 ,
    \rd_sector_sel_reg[0]_51 ,
    \rd_sector_sel_reg[0]_52 ,
    \rd_sector_sel_reg[0]_53 ,
    \rd_sector_sel_reg[0]_54 ,
    \rd_sector_sel_reg[0]_55 ,
    \rd_sector_sel_reg[0]_56 ,
    \rd_sector_sel_reg[0]_57 ,
    \rd_sector_sel_reg[0]_58 ,
    \rd_sector_sel_reg[0]_59 ,
    \rd_sector_sel_reg[0]_60 ,
    \rd_sector_sel_reg[0]_61 ,
    \rd_sector_sel_reg[0]_62 ,
    \rd_sector_addr_reg[2] ,
    \rd_sector_addr_reg[2]_0 ,
    \wr_sector_addr_reg[2]_1 ,
    \sector_rd_data[5]__0 ,
    \rd_sector_addr_reg[2]_rep ,
    s00_axi_aresetn_0,
    \wr_sector_addr_reg[1] ,
    \wr_data_reg[31] );
  output [0:0]clk_nxt;
  output [0:0]rx_err;
  output [0:0]rst_nxt;
  output [0:0]psu_en;
  output [31:0]D;
  output [0:0]cmd_nxt;
  input ser_clk;
  input s00_axi_aclk;
  input [0:0]rclk_nxt;
  input [0:0]resp_nxt;
  input \wr_sector_addr_reg[2] ;
  input [2:0]Q;
  input awready_reg;
  input s00_axi_aresetn;
  input [2:0]\wr_sector_addr_reg[2]_0 ;
  input \rd_sector_sel_reg[0] ;
  input \rd_sector_sel_reg[0]_0 ;
  input [31:0]timer_reg;
  input [3:0]p_0_in;
  input \rd_sector_sel_reg[0]_1 ;
  input \rd_sector_sel_reg[0]_2 ;
  input \rd_sector_sel_reg[0]_3 ;
  input \rd_sector_sel_reg[0]_4 ;
  input \rd_sector_sel_reg[0]_5 ;
  input \rd_sector_sel_reg[0]_6 ;
  input \rd_sector_sel_reg[0]_7 ;
  input \rd_sector_sel_reg[0]_8 ;
  input \rd_sector_sel_reg[0]_9 ;
  input \rd_sector_sel_reg[0]_10 ;
  input \rd_sector_sel_reg[0]_11 ;
  input \rd_sector_sel_reg[0]_12 ;
  input \rd_sector_sel_reg[0]_13 ;
  input \rd_sector_sel_reg[0]_14 ;
  input \rd_sector_sel_reg[0]_15 ;
  input \rd_sector_sel_reg[0]_16 ;
  input \rd_sector_sel_reg[0]_17 ;
  input \rd_sector_sel_reg[0]_18 ;
  input \rd_sector_sel_reg[0]_19 ;
  input \rd_sector_sel_reg[0]_20 ;
  input \rd_sector_sel_reg[0]_21 ;
  input \rd_sector_sel_reg[0]_22 ;
  input \rd_sector_sel_reg[0]_23 ;
  input \rd_sector_sel_reg[0]_24 ;
  input \rd_sector_sel_reg[0]_25 ;
  input \rd_sector_sel_reg[0]_26 ;
  input \rd_sector_sel_reg[0]_27 ;
  input \rd_sector_sel_reg[0]_28 ;
  input \rd_sector_sel_reg[0]_29 ;
  input \rd_sector_sel_reg[0]_30 ;
  input \rd_sector_sel_reg[0]_31 ;
  input \rd_sector_sel_reg[0]_32 ;
  input \rd_sector_sel_reg[0]_33 ;
  input \rd_sector_sel_reg[0]_34 ;
  input \rd_sector_sel_reg[0]_35 ;
  input \rd_sector_sel_reg[0]_36 ;
  input \rd_sector_sel_reg[0]_37 ;
  input \rd_sector_sel_reg[0]_38 ;
  input \rd_sector_sel_reg[0]_39 ;
  input \rd_sector_sel_reg[0]_40 ;
  input \rd_sector_sel_reg[0]_41 ;
  input \rd_sector_sel_reg[0]_42 ;
  input \rd_sector_sel_reg[0]_43 ;
  input \rd_sector_sel_reg[0]_44 ;
  input \rd_sector_sel_reg[0]_45 ;
  input \rd_sector_sel_reg[0]_46 ;
  input \rd_sector_sel_reg[0]_47 ;
  input \rd_sector_sel_reg[0]_48 ;
  input \rd_sector_sel_reg[0]_49 ;
  input \rd_sector_sel_reg[0]_50 ;
  input \rd_sector_sel_reg[0]_51 ;
  input \rd_sector_sel_reg[0]_52 ;
  input \rd_sector_sel_reg[0]_53 ;
  input \rd_sector_sel_reg[0]_54 ;
  input \rd_sector_sel_reg[0]_55 ;
  input \rd_sector_sel_reg[0]_56 ;
  input \rd_sector_sel_reg[0]_57 ;
  input \rd_sector_sel_reg[0]_58 ;
  input \rd_sector_sel_reg[0]_59 ;
  input \rd_sector_sel_reg[0]_60 ;
  input \rd_sector_sel_reg[0]_61 ;
  input \rd_sector_sel_reg[0]_62 ;
  input \rd_sector_addr_reg[2] ;
  input [2:0]\rd_sector_addr_reg[2]_0 ;
  input \wr_sector_addr_reg[2]_1 ;
  input [31:0]\sector_rd_data[5]__0 ;
  input \rd_sector_addr_reg[2]_rep ;
  input s00_axi_aresetn_0;
  input \wr_sector_addr_reg[1] ;
  input [31:0]\wr_data_reg[31] ;

  wire [31:0]D;
  wire [2:0]Q;
  wire awready_reg;
  wire [0:0]clk_nxt;
  wire [0:0]cmd_nxt;
  wire [5:0]counter_soft_rst;
  wire counter_soft_rst0;
  wire \counter_soft_rst[0]_i_1__3_n_0 ;
  wire \counter_soft_rst[1]_i_1__3_n_0 ;
  wire \counter_soft_rst[2]_i_1__3_n_0 ;
  wire \counter_soft_rst[3]_i_1__3_n_0 ;
  wire \counter_soft_rst[4]_i_1__3_n_0 ;
  wire \counter_soft_rst[5]_i_1__3_n_0 ;
  wire \counter_soft_rst[5]_i_2__3_n_0 ;
  wire \counter_soft_rst[5]_i_3__3_n_0 ;
  wire \counter_soft_rst[5]_i_5__3_n_0 ;
  wire \ctrl_reg[0]_i_1__3_n_0 ;
  wire \ctrl_reg[0]_i_2__3_n_0 ;
  wire \ctrl_reg[1]_i_1__3_n_0 ;
  wire \ctrl_reg[2]_i_1__3_n_0 ;
  wire \ctrl_reg[2]_i_2__3_n_0 ;
  wire \ctrl_reg_reg_n_0_[0] ;
  wire \ctrl_reg_reg_n_0_[1] ;
  wire \ctrl_reg_reg_n_0_[2] ;
  wire deserializer_n_1;
  wire deserializer_n_2;
  wire deserializer_n_31;
  wire deserializer_n_32;
  wire deserializer_n_33;
  wire deserializer_n_34;
  wire [3:0]p_0_in;
  wire [0:0]psu_en;
  wire [0:0]rclk_nxt;
  wire \rd_sector_addr_reg[2] ;
  wire [2:0]\rd_sector_addr_reg[2]_0 ;
  wire \rd_sector_addr_reg[2]_rep ;
  wire \rd_sector_sel_reg[0] ;
  wire \rd_sector_sel_reg[0]_0 ;
  wire \rd_sector_sel_reg[0]_1 ;
  wire \rd_sector_sel_reg[0]_10 ;
  wire \rd_sector_sel_reg[0]_11 ;
  wire \rd_sector_sel_reg[0]_12 ;
  wire \rd_sector_sel_reg[0]_13 ;
  wire \rd_sector_sel_reg[0]_14 ;
  wire \rd_sector_sel_reg[0]_15 ;
  wire \rd_sector_sel_reg[0]_16 ;
  wire \rd_sector_sel_reg[0]_17 ;
  wire \rd_sector_sel_reg[0]_18 ;
  wire \rd_sector_sel_reg[0]_19 ;
  wire \rd_sector_sel_reg[0]_2 ;
  wire \rd_sector_sel_reg[0]_20 ;
  wire \rd_sector_sel_reg[0]_21 ;
  wire \rd_sector_sel_reg[0]_22 ;
  wire \rd_sector_sel_reg[0]_23 ;
  wire \rd_sector_sel_reg[0]_24 ;
  wire \rd_sector_sel_reg[0]_25 ;
  wire \rd_sector_sel_reg[0]_26 ;
  wire \rd_sector_sel_reg[0]_27 ;
  wire \rd_sector_sel_reg[0]_28 ;
  wire \rd_sector_sel_reg[0]_29 ;
  wire \rd_sector_sel_reg[0]_3 ;
  wire \rd_sector_sel_reg[0]_30 ;
  wire \rd_sector_sel_reg[0]_31 ;
  wire \rd_sector_sel_reg[0]_32 ;
  wire \rd_sector_sel_reg[0]_33 ;
  wire \rd_sector_sel_reg[0]_34 ;
  wire \rd_sector_sel_reg[0]_35 ;
  wire \rd_sector_sel_reg[0]_36 ;
  wire \rd_sector_sel_reg[0]_37 ;
  wire \rd_sector_sel_reg[0]_38 ;
  wire \rd_sector_sel_reg[0]_39 ;
  wire \rd_sector_sel_reg[0]_4 ;
  wire \rd_sector_sel_reg[0]_40 ;
  wire \rd_sector_sel_reg[0]_41 ;
  wire \rd_sector_sel_reg[0]_42 ;
  wire \rd_sector_sel_reg[0]_43 ;
  wire \rd_sector_sel_reg[0]_44 ;
  wire \rd_sector_sel_reg[0]_45 ;
  wire \rd_sector_sel_reg[0]_46 ;
  wire \rd_sector_sel_reg[0]_47 ;
  wire \rd_sector_sel_reg[0]_48 ;
  wire \rd_sector_sel_reg[0]_49 ;
  wire \rd_sector_sel_reg[0]_5 ;
  wire \rd_sector_sel_reg[0]_50 ;
  wire \rd_sector_sel_reg[0]_51 ;
  wire \rd_sector_sel_reg[0]_52 ;
  wire \rd_sector_sel_reg[0]_53 ;
  wire \rd_sector_sel_reg[0]_54 ;
  wire \rd_sector_sel_reg[0]_55 ;
  wire \rd_sector_sel_reg[0]_56 ;
  wire \rd_sector_sel_reg[0]_57 ;
  wire \rd_sector_sel_reg[0]_58 ;
  wire \rd_sector_sel_reg[0]_59 ;
  wire \rd_sector_sel_reg[0]_6 ;
  wire \rd_sector_sel_reg[0]_60 ;
  wire \rd_sector_sel_reg[0]_61 ;
  wire \rd_sector_sel_reg[0]_62 ;
  wire \rd_sector_sel_reg[0]_7 ;
  wire \rd_sector_sel_reg[0]_8 ;
  wire \rd_sector_sel_reg[0]_9 ;
  wire [0:0]resp_nxt;
  wire [0:0]rst_nxt;
  wire [2:0]rst_pipe;
  wire [0:0]rx_err;
  wire rx_fifo_empty;
  wire rx_fifo_full;
  wire [31:4]rx_fifo_rd_data;
  wire rx_fifo_wr;
  wire [33:0]rx_fifo_wr_data;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire s00_axi_aresetn_0;
  wire [31:0]\sector_rd_data[5]__0 ;
  wire ser_clk;
  wire ser_rst;
  wire ser_rst_i_1__3_n_0;
  wire serializer_n_32;
  wire [3:0]status_reg;
  wire [31:0]timer_reg;
  wire [31:0]tx_cnt_reg;
  wire tx_fifo_empty;
  wire tx_fifo_full;
  wire [33:0]tx_fifo_rd_data;
  wire [31:0]tx_fifo_wr_data;
  wire \tx_fifo_wr_data[31]_i_1__3_n_0 ;
  wire tx_wr_rdy;
  wire tx_wr_rdy_i_1__0_n_0;
  wire [31:0]\wr_data_reg[31] ;
  wire \wr_sector_addr_reg[1] ;
  wire \wr_sector_addr_reg[2] ;
  wire [2:0]\wr_sector_addr_reg[2]_0 ;
  wire \wr_sector_addr_reg[2]_1 ;
  wire NLW_clk_nxt_buf_R_UNCONNECTED;
  wire NLW_clk_nxt_buf_S_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "TRUE" *) 
  ODDR #(
    .DDR_CLK_EDGE("OPPOSITE_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    clk_nxt_buf
       (.C(ser_clk),
        .CE(1'b1),
        .D1(1'b1),
        .D2(1'b0),
        .Q(clk_nxt),
        .R(NLW_clk_nxt_buf_R_UNCONNECTED),
        .S(NLW_clk_nxt_buf_S_UNCONNECTED));
  LUT6 #(
    .INIT(64'h00000080FFFFFFFF)) 
    \counter_soft_rst[0]_i_1__3 
       (.I0(\wr_sector_addr_reg[2] ),
        .I1(Q[2]),
        .I2(awready_reg),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(counter_soft_rst[0]),
        .O(\counter_soft_rst[0]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'hEB)) 
    \counter_soft_rst[1]_i_1__3 
       (.I0(counter_soft_rst0),
        .I1(counter_soft_rst[1]),
        .I2(counter_soft_rst[0]),
        .O(\counter_soft_rst[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hEEEB)) 
    \counter_soft_rst[2]_i_1__3 
       (.I0(counter_soft_rst0),
        .I1(counter_soft_rst[2]),
        .I2(counter_soft_rst[0]),
        .I3(counter_soft_rst[1]),
        .O(\counter_soft_rst[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hEEEEEEEB)) 
    \counter_soft_rst[3]_i_1__3 
       (.I0(counter_soft_rst0),
        .I1(counter_soft_rst[3]),
        .I2(counter_soft_rst[2]),
        .I3(counter_soft_rst[0]),
        .I4(counter_soft_rst[1]),
        .O(\counter_soft_rst[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEB)) 
    \counter_soft_rst[4]_i_1__3 
       (.I0(counter_soft_rst0),
        .I1(counter_soft_rst[4]),
        .I2(counter_soft_rst[1]),
        .I3(counter_soft_rst[0]),
        .I4(counter_soft_rst[2]),
        .I5(counter_soft_rst[3]),
        .O(\counter_soft_rst[4]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \counter_soft_rst[5]_i_1__3 
       (.I0(counter_soft_rst[5]),
        .I1(counter_soft_rst[3]),
        .I2(counter_soft_rst[4]),
        .I3(\counter_soft_rst[5]_i_3__3_n_0 ),
        .I4(counter_soft_rst0),
        .O(\counter_soft_rst[5]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hEEEB)) 
    \counter_soft_rst[5]_i_2__3 
       (.I0(counter_soft_rst0),
        .I1(counter_soft_rst[5]),
        .I2(\counter_soft_rst[5]_i_5__3_n_0 ),
        .I3(counter_soft_rst[4]),
        .O(\counter_soft_rst[5]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \counter_soft_rst[5]_i_3__3 
       (.I0(counter_soft_rst[1]),
        .I1(counter_soft_rst[0]),
        .I2(counter_soft_rst[2]),
        .O(\counter_soft_rst[5]_i_3__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    \counter_soft_rst[5]_i_4__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(awready_reg),
        .I3(Q[2]),
        .I4(\wr_sector_addr_reg[2] ),
        .O(counter_soft_rst0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \counter_soft_rst[5]_i_5__3 
       (.I0(counter_soft_rst[1]),
        .I1(counter_soft_rst[0]),
        .I2(counter_soft_rst[2]),
        .I3(counter_soft_rst[3]),
        .O(\counter_soft_rst[5]_i_5__3_n_0 ));
  FDRE \counter_soft_rst_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\counter_soft_rst[5]_i_1__3_n_0 ),
        .D(\counter_soft_rst[0]_i_1__3_n_0 ),
        .Q(counter_soft_rst[0]),
        .R(s00_axi_aresetn_0));
  FDRE \counter_soft_rst_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\counter_soft_rst[5]_i_1__3_n_0 ),
        .D(\counter_soft_rst[1]_i_1__3_n_0 ),
        .Q(counter_soft_rst[1]),
        .R(s00_axi_aresetn_0));
  FDRE \counter_soft_rst_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\counter_soft_rst[5]_i_1__3_n_0 ),
        .D(\counter_soft_rst[2]_i_1__3_n_0 ),
        .Q(counter_soft_rst[2]),
        .R(s00_axi_aresetn_0));
  FDRE \counter_soft_rst_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\counter_soft_rst[5]_i_1__3_n_0 ),
        .D(\counter_soft_rst[3]_i_1__3_n_0 ),
        .Q(counter_soft_rst[3]),
        .R(s00_axi_aresetn_0));
  FDRE \counter_soft_rst_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\counter_soft_rst[5]_i_1__3_n_0 ),
        .D(\counter_soft_rst[4]_i_1__3_n_0 ),
        .Q(counter_soft_rst[4]),
        .R(s00_axi_aresetn_0));
  FDRE \counter_soft_rst_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\counter_soft_rst[5]_i_1__3_n_0 ),
        .D(\counter_soft_rst[5]_i_2__3_n_0 ),
        .Q(counter_soft_rst[5]),
        .R(s00_axi_aresetn_0));
  LUT6 #(
    .INIT(64'hE200E2000000AA00)) 
    \ctrl_reg[0]_i_1__3 
       (.I0(\ctrl_reg_reg_n_0_[0] ),
        .I1(\wr_sector_addr_reg[1] ),
        .I2(\wr_data_reg[31] [0]),
        .I3(s00_axi_aresetn),
        .I4(\ctrl_reg[0]_i_2__3_n_0 ),
        .I5(\ctrl_reg[2]_i_2__3_n_0 ),
        .O(\ctrl_reg[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ctrl_reg[0]_i_2__3 
       (.I0(counter_soft_rst[0]),
        .I1(counter_soft_rst[4]),
        .I2(counter_soft_rst[1]),
        .I3(counter_soft_rst[5]),
        .I4(counter_soft_rst[3]),
        .I5(counter_soft_rst[2]),
        .O(\ctrl_reg[0]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \ctrl_reg[1]_i_1__3 
       (.I0(\wr_data_reg[31] [1]),
        .I1(\ctrl_reg[2]_i_2__3_n_0 ),
        .I2(\wr_sector_addr_reg[2]_0 [2]),
        .I3(\wr_sector_addr_reg[2]_0 [0]),
        .I4(\wr_sector_addr_reg[2]_0 [1]),
        .I5(\ctrl_reg_reg_n_0_[1] ),
        .O(\ctrl_reg[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \ctrl_reg[2]_i_1__3 
       (.I0(\wr_data_reg[31] [2]),
        .I1(\ctrl_reg[2]_i_2__3_n_0 ),
        .I2(\wr_sector_addr_reg[2]_0 [2]),
        .I3(\wr_sector_addr_reg[2]_0 [0]),
        .I4(\wr_sector_addr_reg[2]_0 [1]),
        .I5(\ctrl_reg_reg_n_0_[2] ),
        .O(\ctrl_reg[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \ctrl_reg[2]_i_2__3 
       (.I0(Q[2]),
        .I1(awready_reg),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\ctrl_reg[2]_i_2__3_n_0 ));
  FDRE \ctrl_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[0]_i_1__3_n_0 ),
        .Q(\ctrl_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ctrl_reg_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[1]_i_1__3_n_0 ),
        .Q(\ctrl_reg_reg_n_0_[1] ),
        .R(s00_axi_aresetn_0));
  FDRE \ctrl_reg_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[2]_i_1__3_n_0 ),
        .Q(\ctrl_reg_reg_n_0_[2] ),
        .R(s00_axi_aresetn_0));
  block_design_pfs_daughtercard_0_0_deserialize_7 deserializer
       (.AR(deserializer_n_1),
        .D(D[31:4]),
        .DO(rx_fifo_rd_data),
        .Q(tx_fifo_wr_data[31:4]),
        .\ctrl_reg_reg[0] (\ctrl_reg_reg_n_0_[0] ),
        .p_0_in(p_0_in[2:0]),
        .rclk_nxt(rclk_nxt),
        .\rd_data_reg[0] (deserializer_n_31),
        .\rd_data_reg[1] (deserializer_n_32),
        .\rd_data_reg[2] (deserializer_n_33),
        .\rd_data_reg[3] (deserializer_n_34),
        .\rd_sector_addr_reg[2] (\rd_sector_addr_reg[2]_0 ),
        .\rd_sector_sel_reg[0] (\rd_sector_sel_reg[0]_7 ),
        .\rd_sector_sel_reg[0]_0 (\rd_sector_sel_reg[0]_8 ),
        .\rd_sector_sel_reg[0]_1 (\rd_sector_sel_reg[0]_9 ),
        .\rd_sector_sel_reg[0]_10 (\rd_sector_sel_reg[0]_18 ),
        .\rd_sector_sel_reg[0]_11 (\rd_sector_sel_reg[0]_19 ),
        .\rd_sector_sel_reg[0]_12 (\rd_sector_sel_reg[0]_20 ),
        .\rd_sector_sel_reg[0]_13 (\rd_sector_sel_reg[0]_21 ),
        .\rd_sector_sel_reg[0]_14 (\rd_sector_sel_reg[0]_22 ),
        .\rd_sector_sel_reg[0]_15 (\rd_sector_sel_reg[0]_23 ),
        .\rd_sector_sel_reg[0]_16 (\rd_sector_sel_reg[0]_24 ),
        .\rd_sector_sel_reg[0]_17 (\rd_sector_sel_reg[0]_25 ),
        .\rd_sector_sel_reg[0]_18 (\rd_sector_sel_reg[0]_26 ),
        .\rd_sector_sel_reg[0]_19 (\rd_sector_sel_reg[0]_27 ),
        .\rd_sector_sel_reg[0]_2 (\rd_sector_sel_reg[0]_10 ),
        .\rd_sector_sel_reg[0]_20 (\rd_sector_sel_reg[0]_28 ),
        .\rd_sector_sel_reg[0]_21 (\rd_sector_sel_reg[0]_29 ),
        .\rd_sector_sel_reg[0]_22 (\rd_sector_sel_reg[0]_30 ),
        .\rd_sector_sel_reg[0]_23 (\rd_sector_sel_reg[0]_31 ),
        .\rd_sector_sel_reg[0]_24 (\rd_sector_sel_reg[0]_32 ),
        .\rd_sector_sel_reg[0]_25 (\rd_sector_sel_reg[0]_33 ),
        .\rd_sector_sel_reg[0]_26 (\rd_sector_sel_reg[0]_34 ),
        .\rd_sector_sel_reg[0]_27 (\rd_sector_sel_reg[0]_35 ),
        .\rd_sector_sel_reg[0]_28 (\rd_sector_sel_reg[0]_36 ),
        .\rd_sector_sel_reg[0]_29 (\rd_sector_sel_reg[0]_37 ),
        .\rd_sector_sel_reg[0]_3 (\rd_sector_sel_reg[0]_11 ),
        .\rd_sector_sel_reg[0]_30 (\rd_sector_sel_reg[0]_38 ),
        .\rd_sector_sel_reg[0]_31 (\rd_sector_sel_reg[0]_39 ),
        .\rd_sector_sel_reg[0]_32 (\rd_sector_sel_reg[0]_40 ),
        .\rd_sector_sel_reg[0]_33 (\rd_sector_sel_reg[0]_41 ),
        .\rd_sector_sel_reg[0]_34 (\rd_sector_sel_reg[0]_42 ),
        .\rd_sector_sel_reg[0]_35 (\rd_sector_sel_reg[0]_43 ),
        .\rd_sector_sel_reg[0]_36 (\rd_sector_sel_reg[0]_44 ),
        .\rd_sector_sel_reg[0]_37 (\rd_sector_sel_reg[0]_45 ),
        .\rd_sector_sel_reg[0]_38 (\rd_sector_sel_reg[0]_46 ),
        .\rd_sector_sel_reg[0]_39 (\rd_sector_sel_reg[0]_47 ),
        .\rd_sector_sel_reg[0]_4 (\rd_sector_sel_reg[0]_12 ),
        .\rd_sector_sel_reg[0]_40 (\rd_sector_sel_reg[0]_48 ),
        .\rd_sector_sel_reg[0]_41 (\rd_sector_sel_reg[0]_49 ),
        .\rd_sector_sel_reg[0]_42 (\rd_sector_sel_reg[0]_50 ),
        .\rd_sector_sel_reg[0]_43 (\rd_sector_sel_reg[0]_51 ),
        .\rd_sector_sel_reg[0]_44 (\rd_sector_sel_reg[0]_52 ),
        .\rd_sector_sel_reg[0]_45 (\rd_sector_sel_reg[0]_53 ),
        .\rd_sector_sel_reg[0]_46 (\rd_sector_sel_reg[0]_54 ),
        .\rd_sector_sel_reg[0]_47 (\rd_sector_sel_reg[0]_55 ),
        .\rd_sector_sel_reg[0]_48 (\rd_sector_sel_reg[0]_56 ),
        .\rd_sector_sel_reg[0]_49 (\rd_sector_sel_reg[0]_57 ),
        .\rd_sector_sel_reg[0]_5 (\rd_sector_sel_reg[0]_13 ),
        .\rd_sector_sel_reg[0]_50 (\rd_sector_sel_reg[0]_58 ),
        .\rd_sector_sel_reg[0]_51 (\rd_sector_sel_reg[0]_59 ),
        .\rd_sector_sel_reg[0]_52 (\rd_sector_sel_reg[0]_60 ),
        .\rd_sector_sel_reg[0]_53 (\rd_sector_sel_reg[0]_61 ),
        .\rd_sector_sel_reg[0]_54 (\rd_sector_sel_reg[0]_62 ),
        .\rd_sector_sel_reg[0]_6 (\rd_sector_sel_reg[0]_14 ),
        .\rd_sector_sel_reg[0]_7 (\rd_sector_sel_reg[0]_15 ),
        .\rd_sector_sel_reg[0]_8 (\rd_sector_sel_reg[0]_16 ),
        .\rd_sector_sel_reg[0]_9 (\rd_sector_sel_reg[0]_17 ),
        .resp_nxt(resp_nxt),
        .rx_err(rx_err),
        .rx_err_reg(deserializer_n_2),
        .rx_fifo_wr(rx_fifo_wr),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .\sector_rd_data[5]__0 (\sector_rd_data[5]__0 [31:4]),
        .\status_reg_reg[2] (rx_fifo_wr_data),
        .timer_reg(timer_reg[31:4]),
        .tx_cnt_reg(tx_cnt_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \psu_en[4]_INST_0 
       (.I0(\ctrl_reg_reg_n_0_[1] ),
        .O(psu_en));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_nxt[4]_INST_0 
       (.I0(\ctrl_reg_reg_n_0_[0] ),
        .O(rst_nxt));
  FDSE \rst_pipe_reg[0] 
       (.C(ser_clk),
        .CE(1'b1),
        .D(\ctrl_reg_reg_n_0_[0] ),
        .Q(rst_pipe[0]),
        .S(s00_axi_aresetn_0));
  FDRE \rst_pipe_reg[1] 
       (.C(ser_clk),
        .CE(1'b1),
        .D(rst_pipe[0]),
        .Q(rst_pipe[1]),
        .R(1'b0));
  FDRE \rst_pipe_reg[2] 
       (.C(ser_clk),
        .CE(1'b1),
        .D(rst_pipe[1]),
        .Q(rst_pipe[2]),
        .R(1'b0));
  FDRE rx_err_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(deserializer_n_2),
        .Q(rx_err),
        .R(1'b0));
  block_design_pfs_daughtercard_0_0_fifo_8 rx_fifo
       (.AR(deserializer_n_1),
        .D({rx_fifo_full,rx_fifo_empty}),
        .DO(rx_fifo_rd_data),
        .Q(tx_fifo_wr_data[3:0]),
        .\ctrl_reg_reg[0] (\ctrl_reg_reg_n_0_[0] ),
        .\ctrl_reg_reg[1] (\ctrl_reg_reg_n_0_[1] ),
        .\ctrl_reg_reg[2] (\ctrl_reg_reg_n_0_[2] ),
        .\dout_reg[33] (rx_fifo_wr_data),
        .p_0_in(p_0_in),
        .\rd_data_reg[3] (D[3:0]),
        .\rd_sector_addr_reg[1] (\rd_sector_addr_reg[2]_0 [1:0]),
        .\rd_sector_addr_reg[2] (\rd_sector_addr_reg[2] ),
        .\rd_sector_addr_reg[2]_rep (\rd_sector_addr_reg[2]_rep ),
        .\rd_sector_sel_reg[0] (\rd_sector_sel_reg[0] ),
        .\rd_sector_sel_reg[0]_0 (\rd_sector_sel_reg[0]_0 ),
        .\rd_sector_sel_reg[0]_1 (\rd_sector_sel_reg[0]_1 ),
        .\rd_sector_sel_reg[0]_2 (\rd_sector_sel_reg[0]_2 ),
        .\rd_sector_sel_reg[0]_3 (\rd_sector_sel_reg[0]_3 ),
        .\rd_sector_sel_reg[0]_4 (\rd_sector_sel_reg[0]_4 ),
        .\rd_sector_sel_reg[0]_5 (\rd_sector_sel_reg[0]_5 ),
        .\rd_sector_sel_reg[0]_6 (\rd_sector_sel_reg[0]_6 ),
        .rx_fifo_wr(rx_fifo_wr),
        .s00_axi_aclk(s00_axi_aclk),
        .\sector_rd_data[5]__0 (\sector_rd_data[5]__0 [3:0]),
        .\status_reg_reg[3] (status_reg),
        .\stopbit_fail_cnt_reg[0] (deserializer_n_31),
        .\stopbit_fail_cnt_reg[1] (deserializer_n_32),
        .\stopbit_fail_cnt_reg[2] (deserializer_n_33),
        .\stopbit_fail_cnt_reg[3] (deserializer_n_34),
        .timer_reg(timer_reg[3:0]));
  LUT2 #(
    .INIT(4'hE)) 
    ser_rst_i_1__3
       (.I0(rst_pipe[2]),
        .I1(rst_pipe[1]),
        .O(ser_rst_i_1__3_n_0));
  FDRE ser_rst_reg
       (.C(ser_clk),
        .CE(1'b1),
        .D(ser_rst_i_1__3_n_0),
        .Q(ser_rst),
        .R(1'b0));
  block_design_pfs_daughtercard_0_0_serialize_9 serializer
       (.D(tx_fifo_empty),
        .cmd_nxt(cmd_nxt),
        .ser_clk(ser_clk),
        .ser_rst(ser_rst),
        .ser_rst_reg(tx_fifo_rd_data),
        .\status_reg_reg[0] (serializer_n_32),
        .tx_cnt_reg(tx_cnt_reg));
  FDRE \status_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(tx_fifo_empty),
        .Q(status_reg[0]),
        .R(1'b0));
  FDRE \status_reg_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(tx_fifo_full),
        .Q(status_reg[1]),
        .R(1'b0));
  FDRE \status_reg_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(rx_fifo_empty),
        .Q(status_reg[2]),
        .R(1'b0));
  FDRE \status_reg_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(rx_fifo_full),
        .Q(status_reg[3]),
        .R(1'b0));
  block_design_pfs_daughtercard_0_0_fifo_10 tx_fifo
       (.D({tx_fifo_full,tx_fifo_empty}),
        .\FSM_onehot_state_reg[1] (serializer_n_32),
        .Q(tx_fifo_wr_data),
        .s00_axi_aclk(s00_axi_aclk),
        .ser_clk(ser_clk),
        .ser_rst(ser_rst),
        .tx_wr_rdy(tx_wr_rdy),
        .\z1_data_reg[33] (tx_fifo_rd_data));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \tx_fifo_wr_data[31]_i_1__3 
       (.I0(\wr_sector_addr_reg[2]_0 [1]),
        .I1(Q[2]),
        .I2(awready_reg),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\wr_sector_addr_reg[2]_1 ),
        .O(\tx_fifo_wr_data[31]_i_1__3_n_0 ));
  FDRE \tx_fifo_wr_data_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__3_n_0 ),
        .D(\wr_data_reg[31] [0]),
        .Q(tx_fifo_wr_data[0]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__3_n_0 ),
        .D(\wr_data_reg[31] [10]),
        .Q(tx_fifo_wr_data[10]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__3_n_0 ),
        .D(\wr_data_reg[31] [11]),
        .Q(tx_fifo_wr_data[11]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__3_n_0 ),
        .D(\wr_data_reg[31] [12]),
        .Q(tx_fifo_wr_data[12]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__3_n_0 ),
        .D(\wr_data_reg[31] [13]),
        .Q(tx_fifo_wr_data[13]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__3_n_0 ),
        .D(\wr_data_reg[31] [14]),
        .Q(tx_fifo_wr_data[14]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__3_n_0 ),
        .D(\wr_data_reg[31] [15]),
        .Q(tx_fifo_wr_data[15]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__3_n_0 ),
        .D(\wr_data_reg[31] [16]),
        .Q(tx_fifo_wr_data[16]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__3_n_0 ),
        .D(\wr_data_reg[31] [17]),
        .Q(tx_fifo_wr_data[17]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__3_n_0 ),
        .D(\wr_data_reg[31] [18]),
        .Q(tx_fifo_wr_data[18]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__3_n_0 ),
        .D(\wr_data_reg[31] [19]),
        .Q(tx_fifo_wr_data[19]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__3_n_0 ),
        .D(\wr_data_reg[31] [1]),
        .Q(tx_fifo_wr_data[1]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__3_n_0 ),
        .D(\wr_data_reg[31] [20]),
        .Q(tx_fifo_wr_data[20]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__3_n_0 ),
        .D(\wr_data_reg[31] [21]),
        .Q(tx_fifo_wr_data[21]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__3_n_0 ),
        .D(\wr_data_reg[31] [22]),
        .Q(tx_fifo_wr_data[22]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__3_n_0 ),
        .D(\wr_data_reg[31] [23]),
        .Q(tx_fifo_wr_data[23]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__3_n_0 ),
        .D(\wr_data_reg[31] [24]),
        .Q(tx_fifo_wr_data[24]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__3_n_0 ),
        .D(\wr_data_reg[31] [25]),
        .Q(tx_fifo_wr_data[25]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__3_n_0 ),
        .D(\wr_data_reg[31] [26]),
        .Q(tx_fifo_wr_data[26]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__3_n_0 ),
        .D(\wr_data_reg[31] [27]),
        .Q(tx_fifo_wr_data[27]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__3_n_0 ),
        .D(\wr_data_reg[31] [28]),
        .Q(tx_fifo_wr_data[28]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__3_n_0 ),
        .D(\wr_data_reg[31] [29]),
        .Q(tx_fifo_wr_data[29]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__3_n_0 ),
        .D(\wr_data_reg[31] [2]),
        .Q(tx_fifo_wr_data[2]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__3_n_0 ),
        .D(\wr_data_reg[31] [30]),
        .Q(tx_fifo_wr_data[30]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__3_n_0 ),
        .D(\wr_data_reg[31] [31]),
        .Q(tx_fifo_wr_data[31]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__3_n_0 ),
        .D(\wr_data_reg[31] [3]),
        .Q(tx_fifo_wr_data[3]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__3_n_0 ),
        .D(\wr_data_reg[31] [4]),
        .Q(tx_fifo_wr_data[4]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__3_n_0 ),
        .D(\wr_data_reg[31] [5]),
        .Q(tx_fifo_wr_data[5]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__3_n_0 ),
        .D(\wr_data_reg[31] [6]),
        .Q(tx_fifo_wr_data[6]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__3_n_0 ),
        .D(\wr_data_reg[31] [7]),
        .Q(tx_fifo_wr_data[7]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__3_n_0 ),
        .D(\wr_data_reg[31] [8]),
        .Q(tx_fifo_wr_data[8]),
        .R(s00_axi_aresetn_0));
  FDRE \tx_fifo_wr_data_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__3_n_0 ),
        .D(\wr_data_reg[31] [9]),
        .Q(tx_fifo_wr_data[9]),
        .R(s00_axi_aresetn_0));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    tx_wr_rdy_i_1__0
       (.I0(\ctrl_reg_reg_n_0_[0] ),
        .I1(s00_axi_aresetn),
        .I2(\wr_sector_addr_reg[2]_0 [1]),
        .I3(\ctrl_reg[2]_i_2__3_n_0 ),
        .I4(\wr_sector_addr_reg[2]_0 [0]),
        .I5(\wr_sector_addr_reg[2]_0 [2]),
        .O(tx_wr_rdy_i_1__0_n_0));
  FDRE tx_wr_rdy_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(tx_wr_rdy_i_1__0_n_0),
        .Q(tx_wr_rdy),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pfs_sector" *) 
module block_design_pfs_daughtercard_0_0_pfs_sector_4
   (clk_nxt,
    rx_err,
    \counter_soft_rst_reg[0]_0 ,
    \status_reg_reg[2]_0 ,
    \tx_fifo_wr_data_reg[31]_0 ,
    rst_nxt,
    psu_en,
    \ctrl_reg_reg[2]_0 ,
    \ctrl_reg_reg[0]_0 ,
    \sector_rd_data[5]__0 ,
    cmd_nxt,
    ser_clk,
    s00_axi_aclk,
    rclk_nxt,
    resp_nxt,
    Q,
    awready_reg,
    s00_axi_aresetn,
    \rd_sector_addr_reg[2] ,
    \wr_sector_addr_reg[2] ,
    \wr_data_reg[31] ,
    p_0_in,
    \rd_sector_addr_reg[2]_rep );
  output [0:0]clk_nxt;
  output [0:0]rx_err;
  output \counter_soft_rst_reg[0]_0 ;
  output \status_reg_reg[2]_0 ;
  output \tx_fifo_wr_data_reg[31]_0 ;
  output [0:0]rst_nxt;
  output [0:0]psu_en;
  output \ctrl_reg_reg[2]_0 ;
  output \ctrl_reg_reg[0]_0 ;
  output [31:0]\sector_rd_data[5]__0 ;
  output [0:0]cmd_nxt;
  input ser_clk;
  input s00_axi_aclk;
  input [0:0]rclk_nxt;
  input [0:0]resp_nxt;
  input [2:0]Q;
  input awready_reg;
  input s00_axi_aresetn;
  input [2:0]\rd_sector_addr_reg[2] ;
  input [2:0]\wr_sector_addr_reg[2] ;
  input [31:0]\wr_data_reg[31] ;
  input [3:0]p_0_in;
  input \rd_sector_addr_reg[2]_rep ;

  wire [2:0]Q;
  wire awready_reg;
  wire [0:0]clk_nxt;
  wire [0:0]cmd_nxt;
  wire [5:0]counter_soft_rst;
  wire counter_soft_rst0;
  wire \counter_soft_rst[0]_i_1__4_n_0 ;
  wire \counter_soft_rst[1]_i_1__4_n_0 ;
  wire \counter_soft_rst[2]_i_1__4_n_0 ;
  wire \counter_soft_rst[3]_i_1__4_n_0 ;
  wire \counter_soft_rst[4]_i_1__4_n_0 ;
  wire \counter_soft_rst[5]_i_1__4_n_0 ;
  wire \counter_soft_rst[5]_i_2__4_n_0 ;
  wire \counter_soft_rst[5]_i_3__4_n_0 ;
  wire \counter_soft_rst[5]_i_5__4_n_0 ;
  wire \counter_soft_rst_reg[0]_0 ;
  wire \ctrl_reg[0]_i_1__4_n_0 ;
  wire \ctrl_reg[0]_i_2__4_n_0 ;
  wire \ctrl_reg[1]_i_1__4_n_0 ;
  wire \ctrl_reg[2]_i_1__4_n_0 ;
  wire \ctrl_reg_reg[0]_0 ;
  wire \ctrl_reg_reg[2]_0 ;
  wire \ctrl_reg_reg_n_0_[0] ;
  wire \ctrl_reg_reg_n_0_[1] ;
  wire \ctrl_reg_reg_n_0_[2] ;
  wire deserializer_n_1;
  wire deserializer_n_2;
  wire deserializer_n_3;
  wire deserializer_n_4;
  wire deserializer_n_5;
  wire deserializer_n_6;
  wire [3:0]p_0_in;
  wire p_1_in;
  wire [0:0]psu_en;
  wire [0:0]rclk_nxt;
  wire [2:0]\rd_sector_addr_reg[2] ;
  wire \rd_sector_addr_reg[2]_rep ;
  wire [0:0]resp_nxt;
  wire [0:0]rst_nxt;
  wire [2:0]rst_pipe;
  wire [0:0]rx_err;
  wire rx_fifo_empty;
  wire rx_fifo_full;
  wire [31:4]rx_fifo_rd_data;
  wire rx_fifo_wr;
  wire [33:0]rx_fifo_wr_data;
  wire s00_axi_aclk;
  wire s00_axi_aresetn;
  wire [31:0]\sector_rd_data[5]__0 ;
  wire ser_clk;
  wire ser_rst;
  wire ser_rst_i_1__4_n_0;
  wire serializer_n_32;
  wire [3:0]status_reg;
  wire \status_reg_reg[2]_0 ;
  wire [31:0]tx_cnt_reg;
  wire tx_fifo_empty;
  wire tx_fifo_full;
  wire [33:0]tx_fifo_rd_data;
  wire [31:0]tx_fifo_wr_data;
  wire \tx_fifo_wr_data[31]_i_1__4_n_0 ;
  wire \tx_fifo_wr_data_reg[31]_0 ;
  wire tx_wr_rdy;
  wire tx_wr_rdy_i_1_n_0;
  wire [31:0]\wr_data_reg[31] ;
  wire [2:0]\wr_sector_addr_reg[2] ;
  wire NLW_clk_nxt_buf_R_UNCONNECTED;
  wire NLW_clk_nxt_buf_S_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    arready_i_1
       (.I0(s00_axi_aresetn),
        .O(\ctrl_reg_reg[2]_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* __SRVAL = "TRUE" *) 
  ODDR #(
    .DDR_CLK_EDGE("OPPOSITE_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    clk_nxt_buf
       (.C(ser_clk),
        .CE(1'b1),
        .D1(1'b1),
        .D2(1'b0),
        .Q(clk_nxt),
        .R(NLW_clk_nxt_buf_R_UNCONNECTED),
        .S(NLW_clk_nxt_buf_S_UNCONNECTED));
  LUT6 #(
    .INIT(64'h00008000FFFFFFFF)) 
    \counter_soft_rst[0]_i_1__4 
       (.I0(\counter_soft_rst_reg[0]_0 ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(awready_reg),
        .I4(Q[1]),
        .I5(counter_soft_rst[0]),
        .O(\counter_soft_rst[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \counter_soft_rst[0]_i_2 
       (.I0(\wr_sector_addr_reg[2] [2]),
        .I1(\wr_sector_addr_reg[2] [1]),
        .I2(\wr_data_reg[31] [0]),
        .I3(\wr_sector_addr_reg[2] [0]),
        .O(\counter_soft_rst_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hEB)) 
    \counter_soft_rst[1]_i_1__4 
       (.I0(counter_soft_rst0),
        .I1(counter_soft_rst[1]),
        .I2(counter_soft_rst[0]),
        .O(\counter_soft_rst[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hEEEB)) 
    \counter_soft_rst[2]_i_1__4 
       (.I0(counter_soft_rst0),
        .I1(counter_soft_rst[2]),
        .I2(counter_soft_rst[0]),
        .I3(counter_soft_rst[1]),
        .O(\counter_soft_rst[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hEEEEEEEB)) 
    \counter_soft_rst[3]_i_1__4 
       (.I0(counter_soft_rst0),
        .I1(counter_soft_rst[3]),
        .I2(counter_soft_rst[2]),
        .I3(counter_soft_rst[0]),
        .I4(counter_soft_rst[1]),
        .O(\counter_soft_rst[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEEEEEEB)) 
    \counter_soft_rst[4]_i_1__4 
       (.I0(counter_soft_rst0),
        .I1(counter_soft_rst[4]),
        .I2(counter_soft_rst[1]),
        .I3(counter_soft_rst[0]),
        .I4(counter_soft_rst[2]),
        .I5(counter_soft_rst[3]),
        .O(\counter_soft_rst[4]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \counter_soft_rst[5]_i_1__4 
       (.I0(counter_soft_rst[5]),
        .I1(counter_soft_rst[3]),
        .I2(counter_soft_rst[4]),
        .I3(\counter_soft_rst[5]_i_3__4_n_0 ),
        .I4(counter_soft_rst0),
        .O(\counter_soft_rst[5]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hEEEB)) 
    \counter_soft_rst[5]_i_2__4 
       (.I0(counter_soft_rst0),
        .I1(counter_soft_rst[5]),
        .I2(\counter_soft_rst[5]_i_5__4_n_0 ),
        .I3(counter_soft_rst[4]),
        .O(\counter_soft_rst[5]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \counter_soft_rst[5]_i_3__4 
       (.I0(counter_soft_rst[1]),
        .I1(counter_soft_rst[0]),
        .I2(counter_soft_rst[2]),
        .O(\counter_soft_rst[5]_i_3__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \counter_soft_rst[5]_i_4__4 
       (.I0(Q[1]),
        .I1(awready_reg),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\counter_soft_rst_reg[0]_0 ),
        .O(counter_soft_rst0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \counter_soft_rst[5]_i_5__4 
       (.I0(counter_soft_rst[1]),
        .I1(counter_soft_rst[0]),
        .I2(counter_soft_rst[2]),
        .I3(counter_soft_rst[3]),
        .O(\counter_soft_rst[5]_i_5__4_n_0 ));
  FDRE \counter_soft_rst_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\counter_soft_rst[5]_i_1__4_n_0 ),
        .D(\counter_soft_rst[0]_i_1__4_n_0 ),
        .Q(counter_soft_rst[0]),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \counter_soft_rst_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\counter_soft_rst[5]_i_1__4_n_0 ),
        .D(\counter_soft_rst[1]_i_1__4_n_0 ),
        .Q(counter_soft_rst[1]),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \counter_soft_rst_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\counter_soft_rst[5]_i_1__4_n_0 ),
        .D(\counter_soft_rst[2]_i_1__4_n_0 ),
        .Q(counter_soft_rst[2]),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \counter_soft_rst_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\counter_soft_rst[5]_i_1__4_n_0 ),
        .D(\counter_soft_rst[3]_i_1__4_n_0 ),
        .Q(counter_soft_rst[3]),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \counter_soft_rst_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\counter_soft_rst[5]_i_1__4_n_0 ),
        .D(\counter_soft_rst[4]_i_1__4_n_0 ),
        .Q(counter_soft_rst[4]),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \counter_soft_rst_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\counter_soft_rst[5]_i_1__4_n_0 ),
        .D(\counter_soft_rst[5]_i_2__4_n_0 ),
        .Q(counter_soft_rst[5]),
        .R(\ctrl_reg_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hE200E2000000AA00)) 
    \ctrl_reg[0]_i_1__4 
       (.I0(\ctrl_reg_reg_n_0_[0] ),
        .I1(\ctrl_reg_reg[0]_0 ),
        .I2(\wr_data_reg[31] [0]),
        .I3(s00_axi_aresetn),
        .I4(\ctrl_reg[0]_i_2__4_n_0 ),
        .I5(p_1_in),
        .O(\ctrl_reg[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \ctrl_reg[0]_i_2 
       (.I0(\wr_sector_addr_reg[2] [1]),
        .I1(\wr_sector_addr_reg[2] [0]),
        .I2(\wr_sector_addr_reg[2] [2]),
        .O(\ctrl_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ctrl_reg[0]_i_2__4 
       (.I0(counter_soft_rst[0]),
        .I1(counter_soft_rst[4]),
        .I2(counter_soft_rst[1]),
        .I3(counter_soft_rst[5]),
        .I4(counter_soft_rst[3]),
        .I5(counter_soft_rst[2]),
        .O(\ctrl_reg[0]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \ctrl_reg[1]_i_1__4 
       (.I0(\wr_data_reg[31] [1]),
        .I1(p_1_in),
        .I2(\wr_sector_addr_reg[2] [2]),
        .I3(\wr_sector_addr_reg[2] [0]),
        .I4(\wr_sector_addr_reg[2] [1]),
        .I5(\ctrl_reg_reg_n_0_[1] ),
        .O(\ctrl_reg[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000008)) 
    \ctrl_reg[2]_i_1__4 
       (.I0(\wr_data_reg[31] [2]),
        .I1(p_1_in),
        .I2(\wr_sector_addr_reg[2] [2]),
        .I3(\wr_sector_addr_reg[2] [0]),
        .I4(\wr_sector_addr_reg[2] [1]),
        .I5(\ctrl_reg_reg_n_0_[2] ),
        .O(\ctrl_reg[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \ctrl_reg[2]_i_2__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(awready_reg),
        .I3(Q[1]),
        .O(p_1_in));
  FDRE \ctrl_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[0]_i_1__4_n_0 ),
        .Q(\ctrl_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ctrl_reg_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[1]_i_1__4_n_0 ),
        .Q(\ctrl_reg_reg_n_0_[1] ),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \ctrl_reg_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ctrl_reg[2]_i_1__4_n_0 ),
        .Q(\ctrl_reg_reg_n_0_[2] ),
        .R(\ctrl_reg_reg[2]_0 ));
  block_design_pfs_daughtercard_0_0_deserialize deserializer
       (.AR(deserializer_n_1),
        .DO(rx_fifo_rd_data),
        .Q(tx_fifo_wr_data[31:4]),
        .\ctrl_reg_reg[0] (\ctrl_reg_reg_n_0_[0] ),
        .rclk_nxt(rclk_nxt),
        .\rd_data_reg[0] (deserializer_n_3),
        .\rd_data_reg[1] (deserializer_n_4),
        .\rd_data_reg[2] (deserializer_n_5),
        .\rd_data_reg[3] (deserializer_n_6),
        .\rd_sector_addr_reg[2] (\rd_sector_addr_reg[2] ),
        .resp_nxt(resp_nxt),
        .rx_err(rx_err),
        .rx_err_reg(deserializer_n_2),
        .rx_fifo_wr(rx_fifo_wr),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_aresetn(s00_axi_aresetn),
        .\sector_rd_data[5]__0 (\sector_rd_data[5]__0 [31:4]),
        .\status_reg_reg[2] (rx_fifo_wr_data),
        .tx_cnt_reg(tx_cnt_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \psu_en[5]_INST_0 
       (.I0(\ctrl_reg_reg_n_0_[1] ),
        .O(psu_en));
  LUT1 #(
    .INIT(2'h1)) 
    \rst_nxt[5]_INST_0 
       (.I0(\ctrl_reg_reg_n_0_[0] ),
        .O(rst_nxt));
  FDSE \rst_pipe_reg[0] 
       (.C(ser_clk),
        .CE(1'b1),
        .D(\ctrl_reg_reg_n_0_[0] ),
        .Q(rst_pipe[0]),
        .S(\ctrl_reg_reg[2]_0 ));
  FDRE \rst_pipe_reg[1] 
       (.C(ser_clk),
        .CE(1'b1),
        .D(rst_pipe[0]),
        .Q(rst_pipe[1]),
        .R(1'b0));
  FDRE \rst_pipe_reg[2] 
       (.C(ser_clk),
        .CE(1'b1),
        .D(rst_pipe[1]),
        .Q(rst_pipe[2]),
        .R(1'b0));
  FDRE rx_err_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(deserializer_n_2),
        .Q(rx_err),
        .R(1'b0));
  block_design_pfs_daughtercard_0_0_fifo rx_fifo
       (.AR(deserializer_n_1),
        .D({rx_fifo_full,rx_fifo_empty}),
        .DO(rx_fifo_rd_data),
        .Q(tx_fifo_wr_data[3:0]),
        .\ctrl_reg_reg[0] (\ctrl_reg_reg_n_0_[0] ),
        .\ctrl_reg_reg[1] (\ctrl_reg_reg_n_0_[1] ),
        .\ctrl_reg_reg[2] (\ctrl_reg_reg_n_0_[2] ),
        .\dout_reg[33] (rx_fifo_wr_data),
        .p_0_in(p_0_in),
        .\rd_sector_addr_reg[2] (\rd_sector_addr_reg[2] ),
        .\rd_sector_addr_reg[2]_rep (\rd_sector_addr_reg[2]_rep ),
        .rx_fifo_wr(rx_fifo_wr),
        .s00_axi_aclk(s00_axi_aclk),
        .\sector_rd_data[5]__0 (\sector_rd_data[5]__0 [3:0]),
        .\status_reg_reg[2] (\status_reg_reg[2]_0 ),
        .\status_reg_reg[3] (status_reg),
        .\stopbit_fail_cnt_reg[0] (deserializer_n_3),
        .\stopbit_fail_cnt_reg[1] (deserializer_n_4),
        .\stopbit_fail_cnt_reg[2] (deserializer_n_5),
        .\stopbit_fail_cnt_reg[3] (deserializer_n_6));
  LUT2 #(
    .INIT(4'hE)) 
    ser_rst_i_1__4
       (.I0(rst_pipe[2]),
        .I1(rst_pipe[1]),
        .O(ser_rst_i_1__4_n_0));
  FDRE ser_rst_reg
       (.C(ser_clk),
        .CE(1'b1),
        .D(ser_rst_i_1__4_n_0),
        .Q(ser_rst),
        .R(1'b0));
  block_design_pfs_daughtercard_0_0_serialize serializer
       (.D(tx_fifo_empty),
        .cmd_nxt(cmd_nxt),
        .ser_clk(ser_clk),
        .ser_rst(ser_rst),
        .ser_rst_reg(tx_fifo_rd_data),
        .\status_reg_reg[0] (serializer_n_32),
        .tx_cnt_reg(tx_cnt_reg));
  FDRE \status_reg_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(tx_fifo_empty),
        .Q(status_reg[0]),
        .R(1'b0));
  FDRE \status_reg_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(tx_fifo_full),
        .Q(status_reg[1]),
        .R(1'b0));
  FDRE \status_reg_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(rx_fifo_empty),
        .Q(status_reg[2]),
        .R(1'b0));
  FDRE \status_reg_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(rx_fifo_full),
        .Q(status_reg[3]),
        .R(1'b0));
  block_design_pfs_daughtercard_0_0_fifo_5 tx_fifo
       (.D({tx_fifo_full,tx_fifo_empty}),
        .\FSM_onehot_state_reg[1] (serializer_n_32),
        .Q(tx_fifo_wr_data),
        .s00_axi_aclk(s00_axi_aclk),
        .ser_clk(ser_clk),
        .ser_rst(ser_rst),
        .tx_wr_rdy(tx_wr_rdy),
        .\z1_data_reg[33] (tx_fifo_rd_data));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \tx_fifo_wr_data[31]_i_1__4 
       (.I0(\wr_sector_addr_reg[2] [1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(awready_reg),
        .I4(Q[1]),
        .I5(\tx_fifo_wr_data_reg[31]_0 ),
        .O(\tx_fifo_wr_data[31]_i_1__4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tx_fifo_wr_data[31]_i_2 
       (.I0(\wr_sector_addr_reg[2] [2]),
        .I1(\wr_sector_addr_reg[2] [0]),
        .O(\tx_fifo_wr_data_reg[31]_0 ));
  FDRE \tx_fifo_wr_data_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__4_n_0 ),
        .D(\wr_data_reg[31] [0]),
        .Q(tx_fifo_wr_data[0]),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \tx_fifo_wr_data_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__4_n_0 ),
        .D(\wr_data_reg[31] [10]),
        .Q(tx_fifo_wr_data[10]),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \tx_fifo_wr_data_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__4_n_0 ),
        .D(\wr_data_reg[31] [11]),
        .Q(tx_fifo_wr_data[11]),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \tx_fifo_wr_data_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__4_n_0 ),
        .D(\wr_data_reg[31] [12]),
        .Q(tx_fifo_wr_data[12]),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \tx_fifo_wr_data_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__4_n_0 ),
        .D(\wr_data_reg[31] [13]),
        .Q(tx_fifo_wr_data[13]),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \tx_fifo_wr_data_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__4_n_0 ),
        .D(\wr_data_reg[31] [14]),
        .Q(tx_fifo_wr_data[14]),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \tx_fifo_wr_data_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__4_n_0 ),
        .D(\wr_data_reg[31] [15]),
        .Q(tx_fifo_wr_data[15]),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \tx_fifo_wr_data_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__4_n_0 ),
        .D(\wr_data_reg[31] [16]),
        .Q(tx_fifo_wr_data[16]),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \tx_fifo_wr_data_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__4_n_0 ),
        .D(\wr_data_reg[31] [17]),
        .Q(tx_fifo_wr_data[17]),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \tx_fifo_wr_data_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__4_n_0 ),
        .D(\wr_data_reg[31] [18]),
        .Q(tx_fifo_wr_data[18]),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \tx_fifo_wr_data_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__4_n_0 ),
        .D(\wr_data_reg[31] [19]),
        .Q(tx_fifo_wr_data[19]),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \tx_fifo_wr_data_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__4_n_0 ),
        .D(\wr_data_reg[31] [1]),
        .Q(tx_fifo_wr_data[1]),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \tx_fifo_wr_data_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__4_n_0 ),
        .D(\wr_data_reg[31] [20]),
        .Q(tx_fifo_wr_data[20]),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \tx_fifo_wr_data_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__4_n_0 ),
        .D(\wr_data_reg[31] [21]),
        .Q(tx_fifo_wr_data[21]),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \tx_fifo_wr_data_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__4_n_0 ),
        .D(\wr_data_reg[31] [22]),
        .Q(tx_fifo_wr_data[22]),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \tx_fifo_wr_data_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__4_n_0 ),
        .D(\wr_data_reg[31] [23]),
        .Q(tx_fifo_wr_data[23]),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \tx_fifo_wr_data_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__4_n_0 ),
        .D(\wr_data_reg[31] [24]),
        .Q(tx_fifo_wr_data[24]),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \tx_fifo_wr_data_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__4_n_0 ),
        .D(\wr_data_reg[31] [25]),
        .Q(tx_fifo_wr_data[25]),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \tx_fifo_wr_data_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__4_n_0 ),
        .D(\wr_data_reg[31] [26]),
        .Q(tx_fifo_wr_data[26]),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \tx_fifo_wr_data_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__4_n_0 ),
        .D(\wr_data_reg[31] [27]),
        .Q(tx_fifo_wr_data[27]),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \tx_fifo_wr_data_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__4_n_0 ),
        .D(\wr_data_reg[31] [28]),
        .Q(tx_fifo_wr_data[28]),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \tx_fifo_wr_data_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__4_n_0 ),
        .D(\wr_data_reg[31] [29]),
        .Q(tx_fifo_wr_data[29]),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \tx_fifo_wr_data_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__4_n_0 ),
        .D(\wr_data_reg[31] [2]),
        .Q(tx_fifo_wr_data[2]),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \tx_fifo_wr_data_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__4_n_0 ),
        .D(\wr_data_reg[31] [30]),
        .Q(tx_fifo_wr_data[30]),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \tx_fifo_wr_data_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__4_n_0 ),
        .D(\wr_data_reg[31] [31]),
        .Q(tx_fifo_wr_data[31]),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \tx_fifo_wr_data_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__4_n_0 ),
        .D(\wr_data_reg[31] [3]),
        .Q(tx_fifo_wr_data[3]),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \tx_fifo_wr_data_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__4_n_0 ),
        .D(\wr_data_reg[31] [4]),
        .Q(tx_fifo_wr_data[4]),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \tx_fifo_wr_data_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__4_n_0 ),
        .D(\wr_data_reg[31] [5]),
        .Q(tx_fifo_wr_data[5]),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \tx_fifo_wr_data_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__4_n_0 ),
        .D(\wr_data_reg[31] [6]),
        .Q(tx_fifo_wr_data[6]),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \tx_fifo_wr_data_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__4_n_0 ),
        .D(\wr_data_reg[31] [7]),
        .Q(tx_fifo_wr_data[7]),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \tx_fifo_wr_data_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__4_n_0 ),
        .D(\wr_data_reg[31] [8]),
        .Q(tx_fifo_wr_data[8]),
        .R(\ctrl_reg_reg[2]_0 ));
  FDRE \tx_fifo_wr_data_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\tx_fifo_wr_data[31]_i_1__4_n_0 ),
        .D(\wr_data_reg[31] [9]),
        .Q(tx_fifo_wr_data[9]),
        .R(\ctrl_reg_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    tx_wr_rdy_i_1
       (.I0(\ctrl_reg_reg_n_0_[0] ),
        .I1(s00_axi_aresetn),
        .I2(\wr_sector_addr_reg[2] [1]),
        .I3(p_1_in),
        .I4(\wr_sector_addr_reg[2] [0]),
        .I5(\wr_sector_addr_reg[2] [2]),
        .O(tx_wr_rdy_i_1_n_0));
  FDRE tx_wr_rdy_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(tx_wr_rdy_i_1_n_0),
        .Q(tx_wr_rdy),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "serialize" *) 
module block_design_pfs_daughtercard_0_0_serialize
   (tx_cnt_reg,
    \status_reg_reg[0] ,
    cmd_nxt,
    ser_clk,
    ser_rst,
    D,
    ser_rst_reg);
  output [31:0]tx_cnt_reg;
  output \status_reg_reg[0] ;
  output [0:0]cmd_nxt;
  input ser_clk;
  input ser_rst;
  input [0:0]D;
  input [33:0]ser_rst_reg;

  wire \/i__n_0 ;
  wire [0:0]D;
  wire \FSM_onehot_state[1]_i_1__4_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[3] ;
  wire [31:0]bitcount;
  wire bitcount0_carry__0_i_1__10_n_0;
  wire bitcount0_carry__0_i_2__10_n_0;
  wire bitcount0_carry__0_i_3__10_n_0;
  wire bitcount0_carry__0_i_4__10_n_0;
  wire bitcount0_carry__0_n_0;
  wire bitcount0_carry__0_n_1;
  wire bitcount0_carry__0_n_2;
  wire bitcount0_carry__0_n_3;
  wire bitcount0_carry__0_n_4;
  wire bitcount0_carry__0_n_5;
  wire bitcount0_carry__0_n_6;
  wire bitcount0_carry__0_n_7;
  wire bitcount0_carry__1_i_1__10_n_0;
  wire bitcount0_carry__1_i_2__10_n_0;
  wire bitcount0_carry__1_i_3__10_n_0;
  wire bitcount0_carry__1_i_4__10_n_0;
  wire bitcount0_carry__1_n_0;
  wire bitcount0_carry__1_n_1;
  wire bitcount0_carry__1_n_2;
  wire bitcount0_carry__1_n_3;
  wire bitcount0_carry__1_n_4;
  wire bitcount0_carry__1_n_5;
  wire bitcount0_carry__1_n_6;
  wire bitcount0_carry__1_n_7;
  wire bitcount0_carry__2_i_1__10_n_0;
  wire bitcount0_carry__2_i_2__10_n_0;
  wire bitcount0_carry__2_i_3__10_n_0;
  wire bitcount0_carry__2_i_4__10_n_0;
  wire bitcount0_carry__2_n_0;
  wire bitcount0_carry__2_n_1;
  wire bitcount0_carry__2_n_2;
  wire bitcount0_carry__2_n_3;
  wire bitcount0_carry__2_n_4;
  wire bitcount0_carry__2_n_5;
  wire bitcount0_carry__2_n_6;
  wire bitcount0_carry__2_n_7;
  wire bitcount0_carry__3_i_1__10_n_0;
  wire bitcount0_carry__3_i_2__10_n_0;
  wire bitcount0_carry__3_i_3__10_n_0;
  wire bitcount0_carry__3_i_4__10_n_0;
  wire bitcount0_carry__3_n_0;
  wire bitcount0_carry__3_n_1;
  wire bitcount0_carry__3_n_2;
  wire bitcount0_carry__3_n_3;
  wire bitcount0_carry__3_n_4;
  wire bitcount0_carry__3_n_5;
  wire bitcount0_carry__3_n_6;
  wire bitcount0_carry__3_n_7;
  wire bitcount0_carry__4_i_1__10_n_0;
  wire bitcount0_carry__4_i_2__10_n_0;
  wire bitcount0_carry__4_i_3__10_n_0;
  wire bitcount0_carry__4_i_4__10_n_0;
  wire bitcount0_carry__4_n_0;
  wire bitcount0_carry__4_n_1;
  wire bitcount0_carry__4_n_2;
  wire bitcount0_carry__4_n_3;
  wire bitcount0_carry__4_n_4;
  wire bitcount0_carry__4_n_5;
  wire bitcount0_carry__4_n_6;
  wire bitcount0_carry__4_n_7;
  wire bitcount0_carry__5_i_1__10_n_0;
  wire bitcount0_carry__5_i_2__10_n_0;
  wire bitcount0_carry__5_i_3__10_n_0;
  wire bitcount0_carry__5_i_4__10_n_0;
  wire bitcount0_carry__5_n_0;
  wire bitcount0_carry__5_n_1;
  wire bitcount0_carry__5_n_2;
  wire bitcount0_carry__5_n_3;
  wire bitcount0_carry__5_n_4;
  wire bitcount0_carry__5_n_5;
  wire bitcount0_carry__5_n_6;
  wire bitcount0_carry__5_n_7;
  wire bitcount0_carry__6_i_1__10_n_0;
  wire bitcount0_carry__6_i_2__10_n_0;
  wire bitcount0_carry__6_i_3__10_n_0;
  wire bitcount0_carry__6_n_2;
  wire bitcount0_carry__6_n_3;
  wire bitcount0_carry__6_n_5;
  wire bitcount0_carry__6_n_6;
  wire bitcount0_carry__6_n_7;
  wire bitcount0_carry_i_1__10_n_0;
  wire bitcount0_carry_i_2__10_n_0;
  wire bitcount0_carry_i_3__10_n_0;
  wire bitcount0_carry_i_4__10_n_0;
  wire bitcount0_carry_n_0;
  wire bitcount0_carry_n_1;
  wire bitcount0_carry_n_2;
  wire bitcount0_carry_n_3;
  wire bitcount0_carry_n_4;
  wire bitcount0_carry_n_5;
  wire bitcount0_carry_n_6;
  wire bitcount0_carry_n_7;
  wire \bitcount[0]_i_1__10_n_0 ;
  wire \bitcount[2]_i_1__4_n_0 ;
  wire \bitcount[5]_i_1__10_n_0 ;
  wire [31:1]bitcount_0;
  wire [0:0]cmd_nxt;
  wire i__i_2__4_n_0;
  wire i__i_3__4_n_0;
  wire i__i_4__4_n_0;
  wire i__i_5__4_n_0;
  wire i__i_6__4_n_0;
  wire i__i_7__4_n_0;
  wire next_state;
  wire [35:2]p_0_in;
  wire [36:2]p_1_in;
  wire ser_clk;
  (* RTL_KEEP = "yes" *) wire ser_rdy;
  wire ser_rst;
  wire [33:0]ser_rst_reg;
  wire [35:2]shift_reg;
  wire \shift_reg[1]_i_1__4_n_0 ;
  wire \shift_reg[1]_i_2_n_0 ;
  wire \shift_reg[1]_i_3_n_0 ;
  wire \shift_reg[1]_i_4_n_0 ;
  wire \shift_reg[1]_i_5_n_0 ;
  wire \shift_reg[1]_i_6_n_0 ;
  wire \shift_reg[1]_i_7_n_0 ;
  wire \shift_reg[36]_i_1__4_n_0 ;
  wire \shift_reg[36]_i_2__4_n_0 ;
  wire \status_reg_reg[0] ;
  wire \tx_cnt[0]_i_2__4_n_0 ;
  wire \tx_cnt[0]_i_3__4_n_0 ;
  wire \tx_cnt[0]_i_4__4_n_0 ;
  wire \tx_cnt[0]_i_5__4_n_0 ;
  wire \tx_cnt[12]_i_2__4_n_0 ;
  wire \tx_cnt[12]_i_3__4_n_0 ;
  wire \tx_cnt[12]_i_4__4_n_0 ;
  wire \tx_cnt[12]_i_5__4_n_0 ;
  wire \tx_cnt[16]_i_2__4_n_0 ;
  wire \tx_cnt[16]_i_3__4_n_0 ;
  wire \tx_cnt[16]_i_4__4_n_0 ;
  wire \tx_cnt[16]_i_5__4_n_0 ;
  wire \tx_cnt[20]_i_2__4_n_0 ;
  wire \tx_cnt[20]_i_3__4_n_0 ;
  wire \tx_cnt[20]_i_4__4_n_0 ;
  wire \tx_cnt[20]_i_5__4_n_0 ;
  wire \tx_cnt[24]_i_2__4_n_0 ;
  wire \tx_cnt[24]_i_3__4_n_0 ;
  wire \tx_cnt[24]_i_4__4_n_0 ;
  wire \tx_cnt[24]_i_5__4_n_0 ;
  wire \tx_cnt[28]_i_2__4_n_0 ;
  wire \tx_cnt[28]_i_3__4_n_0 ;
  wire \tx_cnt[28]_i_4__4_n_0 ;
  wire \tx_cnt[28]_i_5__4_n_0 ;
  wire \tx_cnt[4]_i_2__4_n_0 ;
  wire \tx_cnt[4]_i_3__4_n_0 ;
  wire \tx_cnt[4]_i_4__4_n_0 ;
  wire \tx_cnt[4]_i_5__4_n_0 ;
  wire \tx_cnt[8]_i_2__4_n_0 ;
  wire \tx_cnt[8]_i_3__4_n_0 ;
  wire \tx_cnt[8]_i_4__4_n_0 ;
  wire \tx_cnt[8]_i_5__4_n_0 ;
  wire [31:0]tx_cnt_reg;
  wire \tx_cnt_reg[0]_i_1__4_n_0 ;
  wire \tx_cnt_reg[0]_i_1__4_n_1 ;
  wire \tx_cnt_reg[0]_i_1__4_n_2 ;
  wire \tx_cnt_reg[0]_i_1__4_n_3 ;
  wire \tx_cnt_reg[0]_i_1__4_n_4 ;
  wire \tx_cnt_reg[0]_i_1__4_n_5 ;
  wire \tx_cnt_reg[0]_i_1__4_n_6 ;
  wire \tx_cnt_reg[0]_i_1__4_n_7 ;
  wire \tx_cnt_reg[12]_i_1__4_n_0 ;
  wire \tx_cnt_reg[12]_i_1__4_n_1 ;
  wire \tx_cnt_reg[12]_i_1__4_n_2 ;
  wire \tx_cnt_reg[12]_i_1__4_n_3 ;
  wire \tx_cnt_reg[12]_i_1__4_n_4 ;
  wire \tx_cnt_reg[12]_i_1__4_n_5 ;
  wire \tx_cnt_reg[12]_i_1__4_n_6 ;
  wire \tx_cnt_reg[12]_i_1__4_n_7 ;
  wire \tx_cnt_reg[16]_i_1__4_n_0 ;
  wire \tx_cnt_reg[16]_i_1__4_n_1 ;
  wire \tx_cnt_reg[16]_i_1__4_n_2 ;
  wire \tx_cnt_reg[16]_i_1__4_n_3 ;
  wire \tx_cnt_reg[16]_i_1__4_n_4 ;
  wire \tx_cnt_reg[16]_i_1__4_n_5 ;
  wire \tx_cnt_reg[16]_i_1__4_n_6 ;
  wire \tx_cnt_reg[16]_i_1__4_n_7 ;
  wire \tx_cnt_reg[20]_i_1__4_n_0 ;
  wire \tx_cnt_reg[20]_i_1__4_n_1 ;
  wire \tx_cnt_reg[20]_i_1__4_n_2 ;
  wire \tx_cnt_reg[20]_i_1__4_n_3 ;
  wire \tx_cnt_reg[20]_i_1__4_n_4 ;
  wire \tx_cnt_reg[20]_i_1__4_n_5 ;
  wire \tx_cnt_reg[20]_i_1__4_n_6 ;
  wire \tx_cnt_reg[20]_i_1__4_n_7 ;
  wire \tx_cnt_reg[24]_i_1__4_n_0 ;
  wire \tx_cnt_reg[24]_i_1__4_n_1 ;
  wire \tx_cnt_reg[24]_i_1__4_n_2 ;
  wire \tx_cnt_reg[24]_i_1__4_n_3 ;
  wire \tx_cnt_reg[24]_i_1__4_n_4 ;
  wire \tx_cnt_reg[24]_i_1__4_n_5 ;
  wire \tx_cnt_reg[24]_i_1__4_n_6 ;
  wire \tx_cnt_reg[24]_i_1__4_n_7 ;
  wire \tx_cnt_reg[28]_i_1__4_n_1 ;
  wire \tx_cnt_reg[28]_i_1__4_n_2 ;
  wire \tx_cnt_reg[28]_i_1__4_n_3 ;
  wire \tx_cnt_reg[28]_i_1__4_n_4 ;
  wire \tx_cnt_reg[28]_i_1__4_n_5 ;
  wire \tx_cnt_reg[28]_i_1__4_n_6 ;
  wire \tx_cnt_reg[28]_i_1__4_n_7 ;
  wire \tx_cnt_reg[4]_i_1__4_n_0 ;
  wire \tx_cnt_reg[4]_i_1__4_n_1 ;
  wire \tx_cnt_reg[4]_i_1__4_n_2 ;
  wire \tx_cnt_reg[4]_i_1__4_n_3 ;
  wire \tx_cnt_reg[4]_i_1__4_n_4 ;
  wire \tx_cnt_reg[4]_i_1__4_n_5 ;
  wire \tx_cnt_reg[4]_i_1__4_n_6 ;
  wire \tx_cnt_reg[4]_i_1__4_n_7 ;
  wire \tx_cnt_reg[8]_i_1__4_n_0 ;
  wire \tx_cnt_reg[8]_i_1__4_n_1 ;
  wire \tx_cnt_reg[8]_i_1__4_n_2 ;
  wire \tx_cnt_reg[8]_i_1__4_n_3 ;
  wire \tx_cnt_reg[8]_i_1__4_n_4 ;
  wire \tx_cnt_reg[8]_i_1__4_n_5 ;
  wire \tx_cnt_reg[8]_i_1__4_n_6 ;
  wire \tx_cnt_reg[8]_i_1__4_n_7 ;
  wire [3:2]NLW_bitcount0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_bitcount0_carry__6_O_UNCONNECTED;
  wire [3:3]\NLW_tx_cnt_reg[28]_i_1__4_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFEEEFFFFFEEEFEEE)) 
    \/i_ 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(next_state),
        .I4(D),
        .I5(ser_rdy),
        .O(\/i__n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_state[1]_i_1__4 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[1]_i_1__4_n_0 ));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(ser_clk),
        .CE(\/i__n_0 ),
        .D(1'b0),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .S(ser_rst));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(ser_clk),
        .CE(\/i__n_0 ),
        .D(\FSM_onehot_state[1]_i_1__4_n_0 ),
        .Q(ser_rdy),
        .R(ser_rst));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(ser_clk),
        .CE(\/i__n_0 ),
        .D(ser_rdy),
        .Q(\FSM_onehot_state_reg_n_0_[2] ),
        .R(ser_rst));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(ser_clk),
        .CE(\/i__n_0 ),
        .D(\FSM_onehot_state_reg_n_0_[2] ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(ser_rst));
  CARRY4 bitcount0_carry
       (.CI(1'b0),
        .CO({bitcount0_carry_n_0,bitcount0_carry_n_1,bitcount0_carry_n_2,bitcount0_carry_n_3}),
        .CYINIT(bitcount[0]),
        .DI(bitcount[4:1]),
        .O({bitcount0_carry_n_4,bitcount0_carry_n_5,bitcount0_carry_n_6,bitcount0_carry_n_7}),
        .S({bitcount0_carry_i_1__10_n_0,bitcount0_carry_i_2__10_n_0,bitcount0_carry_i_3__10_n_0,bitcount0_carry_i_4__10_n_0}));
  CARRY4 bitcount0_carry__0
       (.CI(bitcount0_carry_n_0),
        .CO({bitcount0_carry__0_n_0,bitcount0_carry__0_n_1,bitcount0_carry__0_n_2,bitcount0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(bitcount[8:5]),
        .O({bitcount0_carry__0_n_4,bitcount0_carry__0_n_5,bitcount0_carry__0_n_6,bitcount0_carry__0_n_7}),
        .S({bitcount0_carry__0_i_1__10_n_0,bitcount0_carry__0_i_2__10_n_0,bitcount0_carry__0_i_3__10_n_0,bitcount0_carry__0_i_4__10_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_1__10
       (.I0(bitcount[8]),
        .O(bitcount0_carry__0_i_1__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_2__10
       (.I0(bitcount[7]),
        .O(bitcount0_carry__0_i_2__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_3__10
       (.I0(bitcount[6]),
        .O(bitcount0_carry__0_i_3__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_4__10
       (.I0(bitcount[5]),
        .O(bitcount0_carry__0_i_4__10_n_0));
  CARRY4 bitcount0_carry__1
       (.CI(bitcount0_carry__0_n_0),
        .CO({bitcount0_carry__1_n_0,bitcount0_carry__1_n_1,bitcount0_carry__1_n_2,bitcount0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(bitcount[12:9]),
        .O({bitcount0_carry__1_n_4,bitcount0_carry__1_n_5,bitcount0_carry__1_n_6,bitcount0_carry__1_n_7}),
        .S({bitcount0_carry__1_i_1__10_n_0,bitcount0_carry__1_i_2__10_n_0,bitcount0_carry__1_i_3__10_n_0,bitcount0_carry__1_i_4__10_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_1__10
       (.I0(bitcount[12]),
        .O(bitcount0_carry__1_i_1__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_2__10
       (.I0(bitcount[11]),
        .O(bitcount0_carry__1_i_2__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_3__10
       (.I0(bitcount[10]),
        .O(bitcount0_carry__1_i_3__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_4__10
       (.I0(bitcount[9]),
        .O(bitcount0_carry__1_i_4__10_n_0));
  CARRY4 bitcount0_carry__2
       (.CI(bitcount0_carry__1_n_0),
        .CO({bitcount0_carry__2_n_0,bitcount0_carry__2_n_1,bitcount0_carry__2_n_2,bitcount0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(bitcount[16:13]),
        .O({bitcount0_carry__2_n_4,bitcount0_carry__2_n_5,bitcount0_carry__2_n_6,bitcount0_carry__2_n_7}),
        .S({bitcount0_carry__2_i_1__10_n_0,bitcount0_carry__2_i_2__10_n_0,bitcount0_carry__2_i_3__10_n_0,bitcount0_carry__2_i_4__10_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_1__10
       (.I0(bitcount[16]),
        .O(bitcount0_carry__2_i_1__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_2__10
       (.I0(bitcount[15]),
        .O(bitcount0_carry__2_i_2__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_3__10
       (.I0(bitcount[14]),
        .O(bitcount0_carry__2_i_3__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_4__10
       (.I0(bitcount[13]),
        .O(bitcount0_carry__2_i_4__10_n_0));
  CARRY4 bitcount0_carry__3
       (.CI(bitcount0_carry__2_n_0),
        .CO({bitcount0_carry__3_n_0,bitcount0_carry__3_n_1,bitcount0_carry__3_n_2,bitcount0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(bitcount[20:17]),
        .O({bitcount0_carry__3_n_4,bitcount0_carry__3_n_5,bitcount0_carry__3_n_6,bitcount0_carry__3_n_7}),
        .S({bitcount0_carry__3_i_1__10_n_0,bitcount0_carry__3_i_2__10_n_0,bitcount0_carry__3_i_3__10_n_0,bitcount0_carry__3_i_4__10_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_1__10
       (.I0(bitcount[20]),
        .O(bitcount0_carry__3_i_1__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_2__10
       (.I0(bitcount[19]),
        .O(bitcount0_carry__3_i_2__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_3__10
       (.I0(bitcount[18]),
        .O(bitcount0_carry__3_i_3__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_4__10
       (.I0(bitcount[17]),
        .O(bitcount0_carry__3_i_4__10_n_0));
  CARRY4 bitcount0_carry__4
       (.CI(bitcount0_carry__3_n_0),
        .CO({bitcount0_carry__4_n_0,bitcount0_carry__4_n_1,bitcount0_carry__4_n_2,bitcount0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(bitcount[24:21]),
        .O({bitcount0_carry__4_n_4,bitcount0_carry__4_n_5,bitcount0_carry__4_n_6,bitcount0_carry__4_n_7}),
        .S({bitcount0_carry__4_i_1__10_n_0,bitcount0_carry__4_i_2__10_n_0,bitcount0_carry__4_i_3__10_n_0,bitcount0_carry__4_i_4__10_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_1__10
       (.I0(bitcount[24]),
        .O(bitcount0_carry__4_i_1__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_2__10
       (.I0(bitcount[23]),
        .O(bitcount0_carry__4_i_2__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_3__10
       (.I0(bitcount[22]),
        .O(bitcount0_carry__4_i_3__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_4__10
       (.I0(bitcount[21]),
        .O(bitcount0_carry__4_i_4__10_n_0));
  CARRY4 bitcount0_carry__5
       (.CI(bitcount0_carry__4_n_0),
        .CO({bitcount0_carry__5_n_0,bitcount0_carry__5_n_1,bitcount0_carry__5_n_2,bitcount0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(bitcount[28:25]),
        .O({bitcount0_carry__5_n_4,bitcount0_carry__5_n_5,bitcount0_carry__5_n_6,bitcount0_carry__5_n_7}),
        .S({bitcount0_carry__5_i_1__10_n_0,bitcount0_carry__5_i_2__10_n_0,bitcount0_carry__5_i_3__10_n_0,bitcount0_carry__5_i_4__10_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_1__10
       (.I0(bitcount[28]),
        .O(bitcount0_carry__5_i_1__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_2__10
       (.I0(bitcount[27]),
        .O(bitcount0_carry__5_i_2__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_3__10
       (.I0(bitcount[26]),
        .O(bitcount0_carry__5_i_3__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_4__10
       (.I0(bitcount[25]),
        .O(bitcount0_carry__5_i_4__10_n_0));
  CARRY4 bitcount0_carry__6
       (.CI(bitcount0_carry__5_n_0),
        .CO({NLW_bitcount0_carry__6_CO_UNCONNECTED[3:2],bitcount0_carry__6_n_2,bitcount0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,bitcount[30:29]}),
        .O({NLW_bitcount0_carry__6_O_UNCONNECTED[3],bitcount0_carry__6_n_5,bitcount0_carry__6_n_6,bitcount0_carry__6_n_7}),
        .S({1'b0,bitcount0_carry__6_i_1__10_n_0,bitcount0_carry__6_i_2__10_n_0,bitcount0_carry__6_i_3__10_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__6_i_1__10
       (.I0(bitcount[31]),
        .O(bitcount0_carry__6_i_1__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__6_i_2__10
       (.I0(bitcount[30]),
        .O(bitcount0_carry__6_i_2__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__6_i_3__10
       (.I0(bitcount[29]),
        .O(bitcount0_carry__6_i_3__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_1__10
       (.I0(bitcount[4]),
        .O(bitcount0_carry_i_1__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_2__10
       (.I0(bitcount[3]),
        .O(bitcount0_carry_i_2__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_3__10
       (.I0(bitcount[2]),
        .O(bitcount0_carry_i_3__10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_4__10
       (.I0(bitcount[1]),
        .O(bitcount0_carry_i_4__10_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \bitcount[0]_i_1__10 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount[0]),
        .O(\bitcount[0]_i_1__10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[10]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__1_n_6),
        .O(bitcount_0[10]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[11]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__1_n_5),
        .O(bitcount_0[11]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[12]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__1_n_4),
        .O(bitcount_0[12]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[13]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__2_n_7),
        .O(bitcount_0[13]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[14]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__2_n_6),
        .O(bitcount_0[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[15]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__2_n_5),
        .O(bitcount_0[15]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[16]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__2_n_4),
        .O(bitcount_0[16]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[17]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__3_n_7),
        .O(bitcount_0[17]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[18]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__3_n_6),
        .O(bitcount_0[18]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[19]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__3_n_5),
        .O(bitcount_0[19]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[1]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry_n_7),
        .O(bitcount_0[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[20]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__3_n_4),
        .O(bitcount_0[20]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[21]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__4_n_7),
        .O(bitcount_0[21]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[22]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__4_n_6),
        .O(bitcount_0[22]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[23]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__4_n_5),
        .O(bitcount_0[23]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[24]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__4_n_4),
        .O(bitcount_0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[25]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__5_n_7),
        .O(bitcount_0[25]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[26]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__5_n_6),
        .O(bitcount_0[26]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[27]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__5_n_5),
        .O(bitcount_0[27]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[28]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__5_n_4),
        .O(bitcount_0[28]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[29]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__6_n_7),
        .O(bitcount_0[29]));
  LUT2 #(
    .INIT(4'hB)) 
    \bitcount[2]_i_1__4 
       (.I0(bitcount0_carry_n_6),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\bitcount[2]_i_1__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[30]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__6_n_6),
        .O(bitcount_0[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[31]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__6_n_5),
        .O(bitcount_0[31]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[3]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry_n_5),
        .O(bitcount_0[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[4]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry_n_4),
        .O(bitcount_0[4]));
  LUT2 #(
    .INIT(4'hB)) 
    \bitcount[5]_i_1__10 
       (.I0(bitcount0_carry__0_n_7),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\bitcount[5]_i_1__10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[6]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__0_n_6),
        .O(bitcount_0[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[7]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__0_n_5),
        .O(bitcount_0[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[8]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__0_n_4),
        .O(bitcount_0[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[9]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__1_n_7),
        .O(bitcount_0[9]));
  FDCE \bitcount_reg[0] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(\bitcount[0]_i_1__10_n_0 ),
        .Q(bitcount[0]));
  FDCE \bitcount_reg[10] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[10]),
        .Q(bitcount[10]));
  FDCE \bitcount_reg[11] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[11]),
        .Q(bitcount[11]));
  FDCE \bitcount_reg[12] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[12]),
        .Q(bitcount[12]));
  FDCE \bitcount_reg[13] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[13]),
        .Q(bitcount[13]));
  FDCE \bitcount_reg[14] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[14]),
        .Q(bitcount[14]));
  FDCE \bitcount_reg[15] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[15]),
        .Q(bitcount[15]));
  FDCE \bitcount_reg[16] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[16]),
        .Q(bitcount[16]));
  FDCE \bitcount_reg[17] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[17]),
        .Q(bitcount[17]));
  FDCE \bitcount_reg[18] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[18]),
        .Q(bitcount[18]));
  FDCE \bitcount_reg[19] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[19]),
        .Q(bitcount[19]));
  FDCE \bitcount_reg[1] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[1]),
        .Q(bitcount[1]));
  FDCE \bitcount_reg[20] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[20]),
        .Q(bitcount[20]));
  FDCE \bitcount_reg[21] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[21]),
        .Q(bitcount[21]));
  FDCE \bitcount_reg[22] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[22]),
        .Q(bitcount[22]));
  FDCE \bitcount_reg[23] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[23]),
        .Q(bitcount[23]));
  FDCE \bitcount_reg[24] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[24]),
        .Q(bitcount[24]));
  FDCE \bitcount_reg[25] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[25]),
        .Q(bitcount[25]));
  FDCE \bitcount_reg[26] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[26]),
        .Q(bitcount[26]));
  FDCE \bitcount_reg[27] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[27]),
        .Q(bitcount[27]));
  FDCE \bitcount_reg[28] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[28]),
        .Q(bitcount[28]));
  FDCE \bitcount_reg[29] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[29]),
        .Q(bitcount[29]));
  FDCE \bitcount_reg[2] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(\bitcount[2]_i_1__4_n_0 ),
        .Q(bitcount[2]));
  FDCE \bitcount_reg[30] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[30]),
        .Q(bitcount[30]));
  FDCE \bitcount_reg[31] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[31]),
        .Q(bitcount[31]));
  FDCE \bitcount_reg[3] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[3]),
        .Q(bitcount[3]));
  FDCE \bitcount_reg[4] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[4]),
        .Q(bitcount[4]));
  FDCE \bitcount_reg[5] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(\bitcount[5]_i_1__10_n_0 ),
        .Q(bitcount[5]));
  FDCE \bitcount_reg[6] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[6]),
        .Q(bitcount[6]));
  FDCE \bitcount_reg[7] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[7]),
        .Q(bitcount[7]));
  FDCE \bitcount_reg[8] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[8]),
        .Q(bitcount[8]));
  FDCE \bitcount_reg[9] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[9]),
        .Q(bitcount[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \genblk5_0.fifo_36_bl.fifo_36_bl_i_1__10 
       (.I0(ser_rdy),
        .I1(D),
        .O(\status_reg_reg[0] ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    i__i_1__4
       (.I0(i__i_2__4_n_0),
        .I1(i__i_3__4_n_0),
        .I2(i__i_4__4_n_0),
        .I3(i__i_5__4_n_0),
        .I4(i__i_6__4_n_0),
        .I5(i__i_7__4_n_0),
        .O(next_state));
  LUT2 #(
    .INIT(4'h1)) 
    i__i_2__4
       (.I0(bitcount[0]),
        .I1(bitcount[1]),
        .O(i__i_2__4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    i__i_3__4
       (.I0(bitcount[4]),
        .I1(bitcount[5]),
        .I2(bitcount[2]),
        .I3(bitcount[3]),
        .I4(bitcount[7]),
        .I5(bitcount[6]),
        .O(i__i_3__4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    i__i_4__4
       (.I0(bitcount[10]),
        .I1(bitcount[11]),
        .I2(bitcount[8]),
        .I3(bitcount[9]),
        .I4(bitcount[13]),
        .I5(bitcount[12]),
        .O(i__i_4__4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    i__i_5__4
       (.I0(bitcount[16]),
        .I1(bitcount[17]),
        .I2(bitcount[14]),
        .I3(bitcount[15]),
        .I4(bitcount[19]),
        .I5(bitcount[18]),
        .O(i__i_5__4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    i__i_6__4
       (.I0(bitcount[22]),
        .I1(bitcount[23]),
        .I2(bitcount[20]),
        .I3(bitcount[21]),
        .I4(bitcount[25]),
        .I5(bitcount[24]),
        .O(i__i_6__4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    i__i_7__4
       (.I0(bitcount[28]),
        .I1(bitcount[29]),
        .I2(bitcount[26]),
        .I3(bitcount[27]),
        .I4(bitcount[31]),
        .I5(bitcount[30]),
        .O(i__i_7__4_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[10]_i_1 
       (.I0(p_1_in[10]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[10]),
        .O(shift_reg[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[11]_i_1 
       (.I0(p_1_in[11]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[11]),
        .O(shift_reg[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[12]_i_1 
       (.I0(p_1_in[12]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[12]),
        .O(shift_reg[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[13]_i_1 
       (.I0(p_1_in[13]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[13]),
        .O(shift_reg[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[14]_i_1 
       (.I0(p_1_in[14]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[14]),
        .O(shift_reg[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[15]_i_1 
       (.I0(p_1_in[15]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[15]),
        .O(shift_reg[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[16]_i_1 
       (.I0(p_1_in[16]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[16]),
        .O(shift_reg[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[17]_i_1 
       (.I0(p_1_in[17]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[17]),
        .O(shift_reg[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[18]_i_1 
       (.I0(p_1_in[18]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[18]),
        .O(shift_reg[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[19]_i_1 
       (.I0(p_1_in[19]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[19]),
        .O(shift_reg[19]));
  LUT6 #(
    .INIT(64'h0000000096696996)) 
    \shift_reg[1]_i_1__4 
       (.I0(\shift_reg[1]_i_2_n_0 ),
        .I1(\shift_reg[1]_i_3_n_0 ),
        .I2(\shift_reg[1]_i_4_n_0 ),
        .I3(\shift_reg[1]_i_5_n_0 ),
        .I4(\shift_reg[1]_i_6_n_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\shift_reg[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \shift_reg[1]_i_2 
       (.I0(p_0_in[19]),
        .I1(p_0_in[18]),
        .I2(p_0_in[22]),
        .I3(p_0_in[23]),
        .I4(p_0_in[20]),
        .I5(p_0_in[21]),
        .O(\shift_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \shift_reg[1]_i_3 
       (.I0(p_0_in[25]),
        .I1(p_0_in[24]),
        .I2(p_0_in[28]),
        .I3(p_0_in[29]),
        .I4(p_0_in[26]),
        .I5(p_0_in[27]),
        .O(\shift_reg[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \shift_reg[1]_i_4 
       (.I0(p_0_in[6]),
        .I1(p_0_in[7]),
        .I2(p_0_in[11]),
        .I3(p_0_in[10]),
        .I4(p_0_in[9]),
        .I5(p_0_in[8]),
        .O(\shift_reg[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \shift_reg[1]_i_5 
       (.I0(p_0_in[12]),
        .I1(p_0_in[13]),
        .I2(p_0_in[17]),
        .I3(p_0_in[16]),
        .I4(p_0_in[15]),
        .I5(p_0_in[14]),
        .O(\shift_reg[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \shift_reg[1]_i_6 
       (.I0(p_0_in[4]),
        .I1(p_0_in[5]),
        .I2(p_0_in[2]),
        .I3(p_0_in[3]),
        .I4(\shift_reg[1]_i_7_n_0 ),
        .O(\shift_reg[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \shift_reg[1]_i_7 
       (.I0(p_0_in[31]),
        .I1(p_0_in[30]),
        .I2(p_0_in[34]),
        .I3(p_0_in[35]),
        .I4(p_0_in[32]),
        .I5(p_0_in[33]),
        .O(\shift_reg[1]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[20]_i_1 
       (.I0(p_1_in[20]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[20]),
        .O(shift_reg[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[21]_i_1 
       (.I0(p_1_in[21]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[21]),
        .O(shift_reg[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[22]_i_1 
       (.I0(p_1_in[22]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[22]),
        .O(shift_reg[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[23]_i_1 
       (.I0(p_1_in[23]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[23]),
        .O(shift_reg[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[24]_i_1 
       (.I0(p_1_in[24]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[24]),
        .O(shift_reg[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[25]_i_1 
       (.I0(p_1_in[25]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[25]),
        .O(shift_reg[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[26]_i_1 
       (.I0(p_1_in[26]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[26]),
        .O(shift_reg[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[27]_i_1 
       (.I0(p_1_in[27]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[27]),
        .O(shift_reg[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[28]_i_1 
       (.I0(p_1_in[28]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[28]),
        .O(shift_reg[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[29]_i_1 
       (.I0(p_1_in[29]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[29]),
        .O(shift_reg[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[2]_i_1 
       (.I0(p_1_in[2]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[2]),
        .O(shift_reg[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[30]_i_1 
       (.I0(p_1_in[30]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[30]),
        .O(shift_reg[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[31]_i_1 
       (.I0(p_1_in[31]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[31]),
        .O(shift_reg[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[32]_i_1 
       (.I0(p_1_in[32]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[32]),
        .O(shift_reg[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[33]_i_1 
       (.I0(p_1_in[33]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[33]),
        .O(shift_reg[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[34]_i_1 
       (.I0(p_1_in[34]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[34]),
        .O(shift_reg[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[35]_i_1 
       (.I0(p_1_in[35]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[35]),
        .O(shift_reg[35]));
  LUT2 #(
    .INIT(4'hE)) 
    \shift_reg[36]_i_1__4 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .O(\shift_reg[36]_i_1__4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \shift_reg[36]_i_2__4 
       (.I0(p_1_in[36]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\shift_reg[36]_i_2__4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[3]_i_1 
       (.I0(p_1_in[3]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[3]),
        .O(shift_reg[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[4]_i_1 
       (.I0(p_1_in[4]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[4]),
        .O(shift_reg[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[5]_i_1 
       (.I0(p_1_in[5]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[5]),
        .O(shift_reg[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[6]_i_1 
       (.I0(p_1_in[6]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[6]),
        .O(shift_reg[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[7]_i_1 
       (.I0(p_1_in[7]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[7]),
        .O(shift_reg[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[8]_i_1 
       (.I0(p_1_in[8]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[8]),
        .O(shift_reg[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[9]_i_1 
       (.I0(p_1_in[9]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[9]),
        .O(shift_reg[9]));
  FDCE \shift_reg_reg[10] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[10]),
        .Q(p_1_in[11]));
  FDCE \shift_reg_reg[11] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[11]),
        .Q(p_1_in[12]));
  FDCE \shift_reg_reg[12] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[12]),
        .Q(p_1_in[13]));
  FDCE \shift_reg_reg[13] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[13]),
        .Q(p_1_in[14]));
  FDCE \shift_reg_reg[14] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[14]),
        .Q(p_1_in[15]));
  FDCE \shift_reg_reg[15] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[15]),
        .Q(p_1_in[16]));
  FDCE \shift_reg_reg[16] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[16]),
        .Q(p_1_in[17]));
  FDCE \shift_reg_reg[17] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[17]),
        .Q(p_1_in[18]));
  FDCE \shift_reg_reg[18] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[18]),
        .Q(p_1_in[19]));
  FDCE \shift_reg_reg[19] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[19]),
        .Q(p_1_in[20]));
  FDCE \shift_reg_reg[1] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(\shift_reg[1]_i_1__4_n_0 ),
        .Q(p_1_in[2]));
  FDCE \shift_reg_reg[20] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[20]),
        .Q(p_1_in[21]));
  FDCE \shift_reg_reg[21] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[21]),
        .Q(p_1_in[22]));
  FDCE \shift_reg_reg[22] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[22]),
        .Q(p_1_in[23]));
  FDCE \shift_reg_reg[23] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[23]),
        .Q(p_1_in[24]));
  FDCE \shift_reg_reg[24] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[24]),
        .Q(p_1_in[25]));
  FDCE \shift_reg_reg[25] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[25]),
        .Q(p_1_in[26]));
  FDCE \shift_reg_reg[26] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[26]),
        .Q(p_1_in[27]));
  FDCE \shift_reg_reg[27] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[27]),
        .Q(p_1_in[28]));
  FDCE \shift_reg_reg[28] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[28]),
        .Q(p_1_in[29]));
  FDCE \shift_reg_reg[29] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[29]),
        .Q(p_1_in[30]));
  FDCE \shift_reg_reg[2] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[2]),
        .Q(p_1_in[3]));
  FDCE \shift_reg_reg[30] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[30]),
        .Q(p_1_in[31]));
  FDCE \shift_reg_reg[31] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[31]),
        .Q(p_1_in[32]));
  FDCE \shift_reg_reg[32] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[32]),
        .Q(p_1_in[33]));
  FDCE \shift_reg_reg[33] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[33]),
        .Q(p_1_in[34]));
  FDCE \shift_reg_reg[34] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[34]),
        .Q(p_1_in[35]));
  FDCE \shift_reg_reg[35] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[35]),
        .Q(p_1_in[36]));
  FDCE \shift_reg_reg[36] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(\shift_reg[36]_i_2__4_n_0 ),
        .Q(cmd_nxt));
  FDCE \shift_reg_reg[3] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[3]),
        .Q(p_1_in[4]));
  FDCE \shift_reg_reg[4] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[4]),
        .Q(p_1_in[5]));
  FDCE \shift_reg_reg[5] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[5]),
        .Q(p_1_in[6]));
  FDCE \shift_reg_reg[6] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[6]),
        .Q(p_1_in[7]));
  FDCE \shift_reg_reg[7] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[7]),
        .Q(p_1_in[8]));
  FDCE \shift_reg_reg[8] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[8]),
        .Q(p_1_in[9]));
  FDCE \shift_reg_reg[9] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__4_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[9]),
        .Q(p_1_in[10]));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[0]_i_2__4 
       (.I0(tx_cnt_reg[3]),
        .O(\tx_cnt[0]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[0]_i_3__4 
       (.I0(tx_cnt_reg[2]),
        .O(\tx_cnt[0]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[0]_i_4__4 
       (.I0(tx_cnt_reg[1]),
        .O(\tx_cnt[0]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tx_cnt[0]_i_5__4 
       (.I0(tx_cnt_reg[0]),
        .O(\tx_cnt[0]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[12]_i_2__4 
       (.I0(tx_cnt_reg[15]),
        .O(\tx_cnt[12]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[12]_i_3__4 
       (.I0(tx_cnt_reg[14]),
        .O(\tx_cnt[12]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[12]_i_4__4 
       (.I0(tx_cnt_reg[13]),
        .O(\tx_cnt[12]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[12]_i_5__4 
       (.I0(tx_cnt_reg[12]),
        .O(\tx_cnt[12]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[16]_i_2__4 
       (.I0(tx_cnt_reg[19]),
        .O(\tx_cnt[16]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[16]_i_3__4 
       (.I0(tx_cnt_reg[18]),
        .O(\tx_cnt[16]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[16]_i_4__4 
       (.I0(tx_cnt_reg[17]),
        .O(\tx_cnt[16]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[16]_i_5__4 
       (.I0(tx_cnt_reg[16]),
        .O(\tx_cnt[16]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[20]_i_2__4 
       (.I0(tx_cnt_reg[23]),
        .O(\tx_cnt[20]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[20]_i_3__4 
       (.I0(tx_cnt_reg[22]),
        .O(\tx_cnt[20]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[20]_i_4__4 
       (.I0(tx_cnt_reg[21]),
        .O(\tx_cnt[20]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[20]_i_5__4 
       (.I0(tx_cnt_reg[20]),
        .O(\tx_cnt[20]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[24]_i_2__4 
       (.I0(tx_cnt_reg[27]),
        .O(\tx_cnt[24]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[24]_i_3__4 
       (.I0(tx_cnt_reg[26]),
        .O(\tx_cnt[24]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[24]_i_4__4 
       (.I0(tx_cnt_reg[25]),
        .O(\tx_cnt[24]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[24]_i_5__4 
       (.I0(tx_cnt_reg[24]),
        .O(\tx_cnt[24]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[28]_i_2__4 
       (.I0(tx_cnt_reg[31]),
        .O(\tx_cnt[28]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[28]_i_3__4 
       (.I0(tx_cnt_reg[30]),
        .O(\tx_cnt[28]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[28]_i_4__4 
       (.I0(tx_cnt_reg[29]),
        .O(\tx_cnt[28]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[28]_i_5__4 
       (.I0(tx_cnt_reg[28]),
        .O(\tx_cnt[28]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[4]_i_2__4 
       (.I0(tx_cnt_reg[7]),
        .O(\tx_cnt[4]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[4]_i_3__4 
       (.I0(tx_cnt_reg[6]),
        .O(\tx_cnt[4]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[4]_i_4__4 
       (.I0(tx_cnt_reg[5]),
        .O(\tx_cnt[4]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[4]_i_5__4 
       (.I0(tx_cnt_reg[4]),
        .O(\tx_cnt[4]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[8]_i_2__4 
       (.I0(tx_cnt_reg[11]),
        .O(\tx_cnt[8]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[8]_i_3__4 
       (.I0(tx_cnt_reg[10]),
        .O(\tx_cnt[8]_i_3__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[8]_i_4__4 
       (.I0(tx_cnt_reg[9]),
        .O(\tx_cnt[8]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[8]_i_5__4 
       (.I0(tx_cnt_reg[8]),
        .O(\tx_cnt[8]_i_5__4_n_0 ));
  FDCE \tx_cnt_reg[0] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[0]_i_1__4_n_7 ),
        .Q(tx_cnt_reg[0]));
  CARRY4 \tx_cnt_reg[0]_i_1__4 
       (.CI(1'b0),
        .CO({\tx_cnt_reg[0]_i_1__4_n_0 ,\tx_cnt_reg[0]_i_1__4_n_1 ,\tx_cnt_reg[0]_i_1__4_n_2 ,\tx_cnt_reg[0]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\tx_cnt_reg[0]_i_1__4_n_4 ,\tx_cnt_reg[0]_i_1__4_n_5 ,\tx_cnt_reg[0]_i_1__4_n_6 ,\tx_cnt_reg[0]_i_1__4_n_7 }),
        .S({\tx_cnt[0]_i_2__4_n_0 ,\tx_cnt[0]_i_3__4_n_0 ,\tx_cnt[0]_i_4__4_n_0 ,\tx_cnt[0]_i_5__4_n_0 }));
  FDCE \tx_cnt_reg[10] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[8]_i_1__4_n_5 ),
        .Q(tx_cnt_reg[10]));
  FDCE \tx_cnt_reg[11] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[8]_i_1__4_n_4 ),
        .Q(tx_cnt_reg[11]));
  FDCE \tx_cnt_reg[12] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[12]_i_1__4_n_7 ),
        .Q(tx_cnt_reg[12]));
  CARRY4 \tx_cnt_reg[12]_i_1__4 
       (.CI(\tx_cnt_reg[8]_i_1__4_n_0 ),
        .CO({\tx_cnt_reg[12]_i_1__4_n_0 ,\tx_cnt_reg[12]_i_1__4_n_1 ,\tx_cnt_reg[12]_i_1__4_n_2 ,\tx_cnt_reg[12]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[12]_i_1__4_n_4 ,\tx_cnt_reg[12]_i_1__4_n_5 ,\tx_cnt_reg[12]_i_1__4_n_6 ,\tx_cnt_reg[12]_i_1__4_n_7 }),
        .S({\tx_cnt[12]_i_2__4_n_0 ,\tx_cnt[12]_i_3__4_n_0 ,\tx_cnt[12]_i_4__4_n_0 ,\tx_cnt[12]_i_5__4_n_0 }));
  FDCE \tx_cnt_reg[13] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[12]_i_1__4_n_6 ),
        .Q(tx_cnt_reg[13]));
  FDCE \tx_cnt_reg[14] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[12]_i_1__4_n_5 ),
        .Q(tx_cnt_reg[14]));
  FDCE \tx_cnt_reg[15] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[12]_i_1__4_n_4 ),
        .Q(tx_cnt_reg[15]));
  FDCE \tx_cnt_reg[16] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[16]_i_1__4_n_7 ),
        .Q(tx_cnt_reg[16]));
  CARRY4 \tx_cnt_reg[16]_i_1__4 
       (.CI(\tx_cnt_reg[12]_i_1__4_n_0 ),
        .CO({\tx_cnt_reg[16]_i_1__4_n_0 ,\tx_cnt_reg[16]_i_1__4_n_1 ,\tx_cnt_reg[16]_i_1__4_n_2 ,\tx_cnt_reg[16]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[16]_i_1__4_n_4 ,\tx_cnt_reg[16]_i_1__4_n_5 ,\tx_cnt_reg[16]_i_1__4_n_6 ,\tx_cnt_reg[16]_i_1__4_n_7 }),
        .S({\tx_cnt[16]_i_2__4_n_0 ,\tx_cnt[16]_i_3__4_n_0 ,\tx_cnt[16]_i_4__4_n_0 ,\tx_cnt[16]_i_5__4_n_0 }));
  FDCE \tx_cnt_reg[17] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[16]_i_1__4_n_6 ),
        .Q(tx_cnt_reg[17]));
  FDCE \tx_cnt_reg[18] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[16]_i_1__4_n_5 ),
        .Q(tx_cnt_reg[18]));
  FDCE \tx_cnt_reg[19] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[16]_i_1__4_n_4 ),
        .Q(tx_cnt_reg[19]));
  FDCE \tx_cnt_reg[1] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[0]_i_1__4_n_6 ),
        .Q(tx_cnt_reg[1]));
  FDCE \tx_cnt_reg[20] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[20]_i_1__4_n_7 ),
        .Q(tx_cnt_reg[20]));
  CARRY4 \tx_cnt_reg[20]_i_1__4 
       (.CI(\tx_cnt_reg[16]_i_1__4_n_0 ),
        .CO({\tx_cnt_reg[20]_i_1__4_n_0 ,\tx_cnt_reg[20]_i_1__4_n_1 ,\tx_cnt_reg[20]_i_1__4_n_2 ,\tx_cnt_reg[20]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[20]_i_1__4_n_4 ,\tx_cnt_reg[20]_i_1__4_n_5 ,\tx_cnt_reg[20]_i_1__4_n_6 ,\tx_cnt_reg[20]_i_1__4_n_7 }),
        .S({\tx_cnt[20]_i_2__4_n_0 ,\tx_cnt[20]_i_3__4_n_0 ,\tx_cnt[20]_i_4__4_n_0 ,\tx_cnt[20]_i_5__4_n_0 }));
  FDCE \tx_cnt_reg[21] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[20]_i_1__4_n_6 ),
        .Q(tx_cnt_reg[21]));
  FDCE \tx_cnt_reg[22] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[20]_i_1__4_n_5 ),
        .Q(tx_cnt_reg[22]));
  FDCE \tx_cnt_reg[23] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[20]_i_1__4_n_4 ),
        .Q(tx_cnt_reg[23]));
  FDCE \tx_cnt_reg[24] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[24]_i_1__4_n_7 ),
        .Q(tx_cnt_reg[24]));
  CARRY4 \tx_cnt_reg[24]_i_1__4 
       (.CI(\tx_cnt_reg[20]_i_1__4_n_0 ),
        .CO({\tx_cnt_reg[24]_i_1__4_n_0 ,\tx_cnt_reg[24]_i_1__4_n_1 ,\tx_cnt_reg[24]_i_1__4_n_2 ,\tx_cnt_reg[24]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[24]_i_1__4_n_4 ,\tx_cnt_reg[24]_i_1__4_n_5 ,\tx_cnt_reg[24]_i_1__4_n_6 ,\tx_cnt_reg[24]_i_1__4_n_7 }),
        .S({\tx_cnt[24]_i_2__4_n_0 ,\tx_cnt[24]_i_3__4_n_0 ,\tx_cnt[24]_i_4__4_n_0 ,\tx_cnt[24]_i_5__4_n_0 }));
  FDCE \tx_cnt_reg[25] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[24]_i_1__4_n_6 ),
        .Q(tx_cnt_reg[25]));
  FDCE \tx_cnt_reg[26] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[24]_i_1__4_n_5 ),
        .Q(tx_cnt_reg[26]));
  FDCE \tx_cnt_reg[27] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[24]_i_1__4_n_4 ),
        .Q(tx_cnt_reg[27]));
  FDCE \tx_cnt_reg[28] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[28]_i_1__4_n_7 ),
        .Q(tx_cnt_reg[28]));
  CARRY4 \tx_cnt_reg[28]_i_1__4 
       (.CI(\tx_cnt_reg[24]_i_1__4_n_0 ),
        .CO({\NLW_tx_cnt_reg[28]_i_1__4_CO_UNCONNECTED [3],\tx_cnt_reg[28]_i_1__4_n_1 ,\tx_cnt_reg[28]_i_1__4_n_2 ,\tx_cnt_reg[28]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[28]_i_1__4_n_4 ,\tx_cnt_reg[28]_i_1__4_n_5 ,\tx_cnt_reg[28]_i_1__4_n_6 ,\tx_cnt_reg[28]_i_1__4_n_7 }),
        .S({\tx_cnt[28]_i_2__4_n_0 ,\tx_cnt[28]_i_3__4_n_0 ,\tx_cnt[28]_i_4__4_n_0 ,\tx_cnt[28]_i_5__4_n_0 }));
  FDCE \tx_cnt_reg[29] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[28]_i_1__4_n_6 ),
        .Q(tx_cnt_reg[29]));
  FDCE \tx_cnt_reg[2] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[0]_i_1__4_n_5 ),
        .Q(tx_cnt_reg[2]));
  FDCE \tx_cnt_reg[30] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[28]_i_1__4_n_5 ),
        .Q(tx_cnt_reg[30]));
  FDCE \tx_cnt_reg[31] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[28]_i_1__4_n_4 ),
        .Q(tx_cnt_reg[31]));
  FDCE \tx_cnt_reg[3] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[0]_i_1__4_n_4 ),
        .Q(tx_cnt_reg[3]));
  FDCE \tx_cnt_reg[4] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[4]_i_1__4_n_7 ),
        .Q(tx_cnt_reg[4]));
  CARRY4 \tx_cnt_reg[4]_i_1__4 
       (.CI(\tx_cnt_reg[0]_i_1__4_n_0 ),
        .CO({\tx_cnt_reg[4]_i_1__4_n_0 ,\tx_cnt_reg[4]_i_1__4_n_1 ,\tx_cnt_reg[4]_i_1__4_n_2 ,\tx_cnt_reg[4]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[4]_i_1__4_n_4 ,\tx_cnt_reg[4]_i_1__4_n_5 ,\tx_cnt_reg[4]_i_1__4_n_6 ,\tx_cnt_reg[4]_i_1__4_n_7 }),
        .S({\tx_cnt[4]_i_2__4_n_0 ,\tx_cnt[4]_i_3__4_n_0 ,\tx_cnt[4]_i_4__4_n_0 ,\tx_cnt[4]_i_5__4_n_0 }));
  FDCE \tx_cnt_reg[5] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[4]_i_1__4_n_6 ),
        .Q(tx_cnt_reg[5]));
  FDCE \tx_cnt_reg[6] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[4]_i_1__4_n_5 ),
        .Q(tx_cnt_reg[6]));
  FDCE \tx_cnt_reg[7] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[4]_i_1__4_n_4 ),
        .Q(tx_cnt_reg[7]));
  FDCE \tx_cnt_reg[8] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[8]_i_1__4_n_7 ),
        .Q(tx_cnt_reg[8]));
  CARRY4 \tx_cnt_reg[8]_i_1__4 
       (.CI(\tx_cnt_reg[4]_i_1__4_n_0 ),
        .CO({\tx_cnt_reg[8]_i_1__4_n_0 ,\tx_cnt_reg[8]_i_1__4_n_1 ,\tx_cnt_reg[8]_i_1__4_n_2 ,\tx_cnt_reg[8]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[8]_i_1__4_n_4 ,\tx_cnt_reg[8]_i_1__4_n_5 ,\tx_cnt_reg[8]_i_1__4_n_6 ,\tx_cnt_reg[8]_i_1__4_n_7 }),
        .S({\tx_cnt[8]_i_2__4_n_0 ,\tx_cnt[8]_i_3__4_n_0 ,\tx_cnt[8]_i_4__4_n_0 ,\tx_cnt[8]_i_5__4_n_0 }));
  FDCE \tx_cnt_reg[9] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[8]_i_1__4_n_6 ),
        .Q(tx_cnt_reg[9]));
  FDCE \z1_data_reg[0] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[0]),
        .Q(p_0_in[2]));
  FDCE \z1_data_reg[10] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[10]),
        .Q(p_0_in[12]));
  FDCE \z1_data_reg[11] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[11]),
        .Q(p_0_in[13]));
  FDCE \z1_data_reg[12] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[12]),
        .Q(p_0_in[14]));
  FDCE \z1_data_reg[13] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[13]),
        .Q(p_0_in[15]));
  FDCE \z1_data_reg[14] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[14]),
        .Q(p_0_in[16]));
  FDCE \z1_data_reg[15] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[15]),
        .Q(p_0_in[17]));
  FDCE \z1_data_reg[16] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[16]),
        .Q(p_0_in[18]));
  FDCE \z1_data_reg[17] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[17]),
        .Q(p_0_in[19]));
  FDCE \z1_data_reg[18] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[18]),
        .Q(p_0_in[20]));
  FDCE \z1_data_reg[19] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[19]),
        .Q(p_0_in[21]));
  FDCE \z1_data_reg[1] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[1]),
        .Q(p_0_in[3]));
  FDCE \z1_data_reg[20] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[20]),
        .Q(p_0_in[22]));
  FDCE \z1_data_reg[21] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[21]),
        .Q(p_0_in[23]));
  FDCE \z1_data_reg[22] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[22]),
        .Q(p_0_in[24]));
  FDCE \z1_data_reg[23] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[23]),
        .Q(p_0_in[25]));
  FDCE \z1_data_reg[24] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[24]),
        .Q(p_0_in[26]));
  FDCE \z1_data_reg[25] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[25]),
        .Q(p_0_in[27]));
  FDCE \z1_data_reg[26] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[26]),
        .Q(p_0_in[28]));
  FDCE \z1_data_reg[27] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[27]),
        .Q(p_0_in[29]));
  FDCE \z1_data_reg[28] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[28]),
        .Q(p_0_in[30]));
  FDCE \z1_data_reg[29] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[29]),
        .Q(p_0_in[31]));
  FDCE \z1_data_reg[2] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[2]),
        .Q(p_0_in[4]));
  FDCE \z1_data_reg[30] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[30]),
        .Q(p_0_in[32]));
  FDCE \z1_data_reg[31] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[31]),
        .Q(p_0_in[33]));
  FDCE \z1_data_reg[32] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[32]),
        .Q(p_0_in[34]));
  FDCE \z1_data_reg[33] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[33]),
        .Q(p_0_in[35]));
  FDCE \z1_data_reg[3] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[3]),
        .Q(p_0_in[5]));
  FDCE \z1_data_reg[4] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[4]),
        .Q(p_0_in[6]));
  FDCE \z1_data_reg[5] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[5]),
        .Q(p_0_in[7]));
  FDCE \z1_data_reg[6] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[6]),
        .Q(p_0_in[8]));
  FDCE \z1_data_reg[7] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[7]),
        .Q(p_0_in[9]));
  FDCE \z1_data_reg[8] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[8]),
        .Q(p_0_in[10]));
  FDCE \z1_data_reg[9] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[9]),
        .Q(p_0_in[11]));
endmodule

(* ORIG_REF_NAME = "serialize" *) 
module block_design_pfs_daughtercard_0_0_serialize_15
   (tx_cnt_reg,
    \status_reg_reg[0] ,
    cmd_nxt,
    ser_clk,
    ser_rst,
    D,
    ser_rst_reg);
  output [31:0]tx_cnt_reg;
  output \status_reg_reg[0] ;
  output [0:0]cmd_nxt;
  input ser_clk;
  input ser_rst;
  input [0:0]D;
  input [33:0]ser_rst_reg;

  wire \/i__n_0 ;
  wire [0:0]D;
  wire \FSM_onehot_state[1]_i_1__2_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[3] ;
  wire [31:0]bitcount;
  wire bitcount0_carry__0_i_1__8_n_0;
  wire bitcount0_carry__0_i_2__8_n_0;
  wire bitcount0_carry__0_i_3__8_n_0;
  wire bitcount0_carry__0_i_4__8_n_0;
  wire bitcount0_carry__0_n_0;
  wire bitcount0_carry__0_n_1;
  wire bitcount0_carry__0_n_2;
  wire bitcount0_carry__0_n_3;
  wire bitcount0_carry__0_n_4;
  wire bitcount0_carry__0_n_5;
  wire bitcount0_carry__0_n_6;
  wire bitcount0_carry__0_n_7;
  wire bitcount0_carry__1_i_1__8_n_0;
  wire bitcount0_carry__1_i_2__8_n_0;
  wire bitcount0_carry__1_i_3__8_n_0;
  wire bitcount0_carry__1_i_4__8_n_0;
  wire bitcount0_carry__1_n_0;
  wire bitcount0_carry__1_n_1;
  wire bitcount0_carry__1_n_2;
  wire bitcount0_carry__1_n_3;
  wire bitcount0_carry__1_n_4;
  wire bitcount0_carry__1_n_5;
  wire bitcount0_carry__1_n_6;
  wire bitcount0_carry__1_n_7;
  wire bitcount0_carry__2_i_1__8_n_0;
  wire bitcount0_carry__2_i_2__8_n_0;
  wire bitcount0_carry__2_i_3__8_n_0;
  wire bitcount0_carry__2_i_4__8_n_0;
  wire bitcount0_carry__2_n_0;
  wire bitcount0_carry__2_n_1;
  wire bitcount0_carry__2_n_2;
  wire bitcount0_carry__2_n_3;
  wire bitcount0_carry__2_n_4;
  wire bitcount0_carry__2_n_5;
  wire bitcount0_carry__2_n_6;
  wire bitcount0_carry__2_n_7;
  wire bitcount0_carry__3_i_1__8_n_0;
  wire bitcount0_carry__3_i_2__8_n_0;
  wire bitcount0_carry__3_i_3__8_n_0;
  wire bitcount0_carry__3_i_4__8_n_0;
  wire bitcount0_carry__3_n_0;
  wire bitcount0_carry__3_n_1;
  wire bitcount0_carry__3_n_2;
  wire bitcount0_carry__3_n_3;
  wire bitcount0_carry__3_n_4;
  wire bitcount0_carry__3_n_5;
  wire bitcount0_carry__3_n_6;
  wire bitcount0_carry__3_n_7;
  wire bitcount0_carry__4_i_1__8_n_0;
  wire bitcount0_carry__4_i_2__8_n_0;
  wire bitcount0_carry__4_i_3__8_n_0;
  wire bitcount0_carry__4_i_4__8_n_0;
  wire bitcount0_carry__4_n_0;
  wire bitcount0_carry__4_n_1;
  wire bitcount0_carry__4_n_2;
  wire bitcount0_carry__4_n_3;
  wire bitcount0_carry__4_n_4;
  wire bitcount0_carry__4_n_5;
  wire bitcount0_carry__4_n_6;
  wire bitcount0_carry__4_n_7;
  wire bitcount0_carry__5_i_1__8_n_0;
  wire bitcount0_carry__5_i_2__8_n_0;
  wire bitcount0_carry__5_i_3__8_n_0;
  wire bitcount0_carry__5_i_4__8_n_0;
  wire bitcount0_carry__5_n_0;
  wire bitcount0_carry__5_n_1;
  wire bitcount0_carry__5_n_2;
  wire bitcount0_carry__5_n_3;
  wire bitcount0_carry__5_n_4;
  wire bitcount0_carry__5_n_5;
  wire bitcount0_carry__5_n_6;
  wire bitcount0_carry__5_n_7;
  wire bitcount0_carry__6_i_1__8_n_0;
  wire bitcount0_carry__6_i_2__8_n_0;
  wire bitcount0_carry__6_i_3__8_n_0;
  wire bitcount0_carry__6_n_2;
  wire bitcount0_carry__6_n_3;
  wire bitcount0_carry__6_n_5;
  wire bitcount0_carry__6_n_6;
  wire bitcount0_carry__6_n_7;
  wire bitcount0_carry_i_1__8_n_0;
  wire bitcount0_carry_i_2__8_n_0;
  wire bitcount0_carry_i_3__8_n_0;
  wire bitcount0_carry_i_4__8_n_0;
  wire bitcount0_carry_n_0;
  wire bitcount0_carry_n_1;
  wire bitcount0_carry_n_2;
  wire bitcount0_carry_n_3;
  wire bitcount0_carry_n_4;
  wire bitcount0_carry_n_5;
  wire bitcount0_carry_n_6;
  wire bitcount0_carry_n_7;
  wire \bitcount[0]_i_1__8_n_0 ;
  wire \bitcount[2]_i_1__2_n_0 ;
  wire \bitcount[5]_i_1__8_n_0 ;
  wire [31:1]bitcount_0;
  wire [0:0]cmd_nxt;
  wire i__i_2__2_n_0;
  wire i__i_3__2_n_0;
  wire i__i_4__2_n_0;
  wire i__i_5__2_n_0;
  wire i__i_6__2_n_0;
  wire i__i_7__2_n_0;
  wire next_state;
  wire [35:2]p_0_in;
  wire [36:2]p_1_in;
  wire ser_clk;
  (* RTL_KEEP = "yes" *) wire ser_rdy;
  wire ser_rst;
  wire [33:0]ser_rst_reg;
  wire [35:2]shift_reg;
  wire \shift_reg[1]_i_1__2_n_0 ;
  wire \shift_reg[1]_i_2_n_0 ;
  wire \shift_reg[1]_i_3_n_0 ;
  wire \shift_reg[1]_i_4_n_0 ;
  wire \shift_reg[1]_i_5_n_0 ;
  wire \shift_reg[1]_i_6_n_0 ;
  wire \shift_reg[1]_i_7_n_0 ;
  wire \shift_reg[36]_i_1__2_n_0 ;
  wire \shift_reg[36]_i_2__2_n_0 ;
  wire \status_reg_reg[0] ;
  wire \tx_cnt[0]_i_2__2_n_0 ;
  wire \tx_cnt[0]_i_3__2_n_0 ;
  wire \tx_cnt[0]_i_4__2_n_0 ;
  wire \tx_cnt[0]_i_5__2_n_0 ;
  wire \tx_cnt[12]_i_2__2_n_0 ;
  wire \tx_cnt[12]_i_3__2_n_0 ;
  wire \tx_cnt[12]_i_4__2_n_0 ;
  wire \tx_cnt[12]_i_5__2_n_0 ;
  wire \tx_cnt[16]_i_2__2_n_0 ;
  wire \tx_cnt[16]_i_3__2_n_0 ;
  wire \tx_cnt[16]_i_4__2_n_0 ;
  wire \tx_cnt[16]_i_5__2_n_0 ;
  wire \tx_cnt[20]_i_2__2_n_0 ;
  wire \tx_cnt[20]_i_3__2_n_0 ;
  wire \tx_cnt[20]_i_4__2_n_0 ;
  wire \tx_cnt[20]_i_5__2_n_0 ;
  wire \tx_cnt[24]_i_2__2_n_0 ;
  wire \tx_cnt[24]_i_3__2_n_0 ;
  wire \tx_cnt[24]_i_4__2_n_0 ;
  wire \tx_cnt[24]_i_5__2_n_0 ;
  wire \tx_cnt[28]_i_2__2_n_0 ;
  wire \tx_cnt[28]_i_3__2_n_0 ;
  wire \tx_cnt[28]_i_4__2_n_0 ;
  wire \tx_cnt[28]_i_5__2_n_0 ;
  wire \tx_cnt[4]_i_2__2_n_0 ;
  wire \tx_cnt[4]_i_3__2_n_0 ;
  wire \tx_cnt[4]_i_4__2_n_0 ;
  wire \tx_cnt[4]_i_5__2_n_0 ;
  wire \tx_cnt[8]_i_2__2_n_0 ;
  wire \tx_cnt[8]_i_3__2_n_0 ;
  wire \tx_cnt[8]_i_4__2_n_0 ;
  wire \tx_cnt[8]_i_5__2_n_0 ;
  wire [31:0]tx_cnt_reg;
  wire \tx_cnt_reg[0]_i_1__2_n_0 ;
  wire \tx_cnt_reg[0]_i_1__2_n_1 ;
  wire \tx_cnt_reg[0]_i_1__2_n_2 ;
  wire \tx_cnt_reg[0]_i_1__2_n_3 ;
  wire \tx_cnt_reg[0]_i_1__2_n_4 ;
  wire \tx_cnt_reg[0]_i_1__2_n_5 ;
  wire \tx_cnt_reg[0]_i_1__2_n_6 ;
  wire \tx_cnt_reg[0]_i_1__2_n_7 ;
  wire \tx_cnt_reg[12]_i_1__2_n_0 ;
  wire \tx_cnt_reg[12]_i_1__2_n_1 ;
  wire \tx_cnt_reg[12]_i_1__2_n_2 ;
  wire \tx_cnt_reg[12]_i_1__2_n_3 ;
  wire \tx_cnt_reg[12]_i_1__2_n_4 ;
  wire \tx_cnt_reg[12]_i_1__2_n_5 ;
  wire \tx_cnt_reg[12]_i_1__2_n_6 ;
  wire \tx_cnt_reg[12]_i_1__2_n_7 ;
  wire \tx_cnt_reg[16]_i_1__2_n_0 ;
  wire \tx_cnt_reg[16]_i_1__2_n_1 ;
  wire \tx_cnt_reg[16]_i_1__2_n_2 ;
  wire \tx_cnt_reg[16]_i_1__2_n_3 ;
  wire \tx_cnt_reg[16]_i_1__2_n_4 ;
  wire \tx_cnt_reg[16]_i_1__2_n_5 ;
  wire \tx_cnt_reg[16]_i_1__2_n_6 ;
  wire \tx_cnt_reg[16]_i_1__2_n_7 ;
  wire \tx_cnt_reg[20]_i_1__2_n_0 ;
  wire \tx_cnt_reg[20]_i_1__2_n_1 ;
  wire \tx_cnt_reg[20]_i_1__2_n_2 ;
  wire \tx_cnt_reg[20]_i_1__2_n_3 ;
  wire \tx_cnt_reg[20]_i_1__2_n_4 ;
  wire \tx_cnt_reg[20]_i_1__2_n_5 ;
  wire \tx_cnt_reg[20]_i_1__2_n_6 ;
  wire \tx_cnt_reg[20]_i_1__2_n_7 ;
  wire \tx_cnt_reg[24]_i_1__2_n_0 ;
  wire \tx_cnt_reg[24]_i_1__2_n_1 ;
  wire \tx_cnt_reg[24]_i_1__2_n_2 ;
  wire \tx_cnt_reg[24]_i_1__2_n_3 ;
  wire \tx_cnt_reg[24]_i_1__2_n_4 ;
  wire \tx_cnt_reg[24]_i_1__2_n_5 ;
  wire \tx_cnt_reg[24]_i_1__2_n_6 ;
  wire \tx_cnt_reg[24]_i_1__2_n_7 ;
  wire \tx_cnt_reg[28]_i_1__2_n_1 ;
  wire \tx_cnt_reg[28]_i_1__2_n_2 ;
  wire \tx_cnt_reg[28]_i_1__2_n_3 ;
  wire \tx_cnt_reg[28]_i_1__2_n_4 ;
  wire \tx_cnt_reg[28]_i_1__2_n_5 ;
  wire \tx_cnt_reg[28]_i_1__2_n_6 ;
  wire \tx_cnt_reg[28]_i_1__2_n_7 ;
  wire \tx_cnt_reg[4]_i_1__2_n_0 ;
  wire \tx_cnt_reg[4]_i_1__2_n_1 ;
  wire \tx_cnt_reg[4]_i_1__2_n_2 ;
  wire \tx_cnt_reg[4]_i_1__2_n_3 ;
  wire \tx_cnt_reg[4]_i_1__2_n_4 ;
  wire \tx_cnt_reg[4]_i_1__2_n_5 ;
  wire \tx_cnt_reg[4]_i_1__2_n_6 ;
  wire \tx_cnt_reg[4]_i_1__2_n_7 ;
  wire \tx_cnt_reg[8]_i_1__2_n_0 ;
  wire \tx_cnt_reg[8]_i_1__2_n_1 ;
  wire \tx_cnt_reg[8]_i_1__2_n_2 ;
  wire \tx_cnt_reg[8]_i_1__2_n_3 ;
  wire \tx_cnt_reg[8]_i_1__2_n_4 ;
  wire \tx_cnt_reg[8]_i_1__2_n_5 ;
  wire \tx_cnt_reg[8]_i_1__2_n_6 ;
  wire \tx_cnt_reg[8]_i_1__2_n_7 ;
  wire [3:2]NLW_bitcount0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_bitcount0_carry__6_O_UNCONNECTED;
  wire [3:3]\NLW_tx_cnt_reg[28]_i_1__2_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFEEEFFFFFEEEFEEE)) 
    \/i_ 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(next_state),
        .I4(D),
        .I5(ser_rdy),
        .O(\/i__n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_state[1]_i_1__2 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[1]_i_1__2_n_0 ));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(ser_clk),
        .CE(\/i__n_0 ),
        .D(1'b0),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .S(ser_rst));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(ser_clk),
        .CE(\/i__n_0 ),
        .D(\FSM_onehot_state[1]_i_1__2_n_0 ),
        .Q(ser_rdy),
        .R(ser_rst));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(ser_clk),
        .CE(\/i__n_0 ),
        .D(ser_rdy),
        .Q(\FSM_onehot_state_reg_n_0_[2] ),
        .R(ser_rst));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(ser_clk),
        .CE(\/i__n_0 ),
        .D(\FSM_onehot_state_reg_n_0_[2] ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(ser_rst));
  CARRY4 bitcount0_carry
       (.CI(1'b0),
        .CO({bitcount0_carry_n_0,bitcount0_carry_n_1,bitcount0_carry_n_2,bitcount0_carry_n_3}),
        .CYINIT(bitcount[0]),
        .DI(bitcount[4:1]),
        .O({bitcount0_carry_n_4,bitcount0_carry_n_5,bitcount0_carry_n_6,bitcount0_carry_n_7}),
        .S({bitcount0_carry_i_1__8_n_0,bitcount0_carry_i_2__8_n_0,bitcount0_carry_i_3__8_n_0,bitcount0_carry_i_4__8_n_0}));
  CARRY4 bitcount0_carry__0
       (.CI(bitcount0_carry_n_0),
        .CO({bitcount0_carry__0_n_0,bitcount0_carry__0_n_1,bitcount0_carry__0_n_2,bitcount0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(bitcount[8:5]),
        .O({bitcount0_carry__0_n_4,bitcount0_carry__0_n_5,bitcount0_carry__0_n_6,bitcount0_carry__0_n_7}),
        .S({bitcount0_carry__0_i_1__8_n_0,bitcount0_carry__0_i_2__8_n_0,bitcount0_carry__0_i_3__8_n_0,bitcount0_carry__0_i_4__8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_1__8
       (.I0(bitcount[8]),
        .O(bitcount0_carry__0_i_1__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_2__8
       (.I0(bitcount[7]),
        .O(bitcount0_carry__0_i_2__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_3__8
       (.I0(bitcount[6]),
        .O(bitcount0_carry__0_i_3__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_4__8
       (.I0(bitcount[5]),
        .O(bitcount0_carry__0_i_4__8_n_0));
  CARRY4 bitcount0_carry__1
       (.CI(bitcount0_carry__0_n_0),
        .CO({bitcount0_carry__1_n_0,bitcount0_carry__1_n_1,bitcount0_carry__1_n_2,bitcount0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(bitcount[12:9]),
        .O({bitcount0_carry__1_n_4,bitcount0_carry__1_n_5,bitcount0_carry__1_n_6,bitcount0_carry__1_n_7}),
        .S({bitcount0_carry__1_i_1__8_n_0,bitcount0_carry__1_i_2__8_n_0,bitcount0_carry__1_i_3__8_n_0,bitcount0_carry__1_i_4__8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_1__8
       (.I0(bitcount[12]),
        .O(bitcount0_carry__1_i_1__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_2__8
       (.I0(bitcount[11]),
        .O(bitcount0_carry__1_i_2__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_3__8
       (.I0(bitcount[10]),
        .O(bitcount0_carry__1_i_3__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_4__8
       (.I0(bitcount[9]),
        .O(bitcount0_carry__1_i_4__8_n_0));
  CARRY4 bitcount0_carry__2
       (.CI(bitcount0_carry__1_n_0),
        .CO({bitcount0_carry__2_n_0,bitcount0_carry__2_n_1,bitcount0_carry__2_n_2,bitcount0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(bitcount[16:13]),
        .O({bitcount0_carry__2_n_4,bitcount0_carry__2_n_5,bitcount0_carry__2_n_6,bitcount0_carry__2_n_7}),
        .S({bitcount0_carry__2_i_1__8_n_0,bitcount0_carry__2_i_2__8_n_0,bitcount0_carry__2_i_3__8_n_0,bitcount0_carry__2_i_4__8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_1__8
       (.I0(bitcount[16]),
        .O(bitcount0_carry__2_i_1__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_2__8
       (.I0(bitcount[15]),
        .O(bitcount0_carry__2_i_2__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_3__8
       (.I0(bitcount[14]),
        .O(bitcount0_carry__2_i_3__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_4__8
       (.I0(bitcount[13]),
        .O(bitcount0_carry__2_i_4__8_n_0));
  CARRY4 bitcount0_carry__3
       (.CI(bitcount0_carry__2_n_0),
        .CO({bitcount0_carry__3_n_0,bitcount0_carry__3_n_1,bitcount0_carry__3_n_2,bitcount0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(bitcount[20:17]),
        .O({bitcount0_carry__3_n_4,bitcount0_carry__3_n_5,bitcount0_carry__3_n_6,bitcount0_carry__3_n_7}),
        .S({bitcount0_carry__3_i_1__8_n_0,bitcount0_carry__3_i_2__8_n_0,bitcount0_carry__3_i_3__8_n_0,bitcount0_carry__3_i_4__8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_1__8
       (.I0(bitcount[20]),
        .O(bitcount0_carry__3_i_1__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_2__8
       (.I0(bitcount[19]),
        .O(bitcount0_carry__3_i_2__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_3__8
       (.I0(bitcount[18]),
        .O(bitcount0_carry__3_i_3__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_4__8
       (.I0(bitcount[17]),
        .O(bitcount0_carry__3_i_4__8_n_0));
  CARRY4 bitcount0_carry__4
       (.CI(bitcount0_carry__3_n_0),
        .CO({bitcount0_carry__4_n_0,bitcount0_carry__4_n_1,bitcount0_carry__4_n_2,bitcount0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(bitcount[24:21]),
        .O({bitcount0_carry__4_n_4,bitcount0_carry__4_n_5,bitcount0_carry__4_n_6,bitcount0_carry__4_n_7}),
        .S({bitcount0_carry__4_i_1__8_n_0,bitcount0_carry__4_i_2__8_n_0,bitcount0_carry__4_i_3__8_n_0,bitcount0_carry__4_i_4__8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_1__8
       (.I0(bitcount[24]),
        .O(bitcount0_carry__4_i_1__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_2__8
       (.I0(bitcount[23]),
        .O(bitcount0_carry__4_i_2__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_3__8
       (.I0(bitcount[22]),
        .O(bitcount0_carry__4_i_3__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_4__8
       (.I0(bitcount[21]),
        .O(bitcount0_carry__4_i_4__8_n_0));
  CARRY4 bitcount0_carry__5
       (.CI(bitcount0_carry__4_n_0),
        .CO({bitcount0_carry__5_n_0,bitcount0_carry__5_n_1,bitcount0_carry__5_n_2,bitcount0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(bitcount[28:25]),
        .O({bitcount0_carry__5_n_4,bitcount0_carry__5_n_5,bitcount0_carry__5_n_6,bitcount0_carry__5_n_7}),
        .S({bitcount0_carry__5_i_1__8_n_0,bitcount0_carry__5_i_2__8_n_0,bitcount0_carry__5_i_3__8_n_0,bitcount0_carry__5_i_4__8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_1__8
       (.I0(bitcount[28]),
        .O(bitcount0_carry__5_i_1__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_2__8
       (.I0(bitcount[27]),
        .O(bitcount0_carry__5_i_2__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_3__8
       (.I0(bitcount[26]),
        .O(bitcount0_carry__5_i_3__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_4__8
       (.I0(bitcount[25]),
        .O(bitcount0_carry__5_i_4__8_n_0));
  CARRY4 bitcount0_carry__6
       (.CI(bitcount0_carry__5_n_0),
        .CO({NLW_bitcount0_carry__6_CO_UNCONNECTED[3:2],bitcount0_carry__6_n_2,bitcount0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,bitcount[30:29]}),
        .O({NLW_bitcount0_carry__6_O_UNCONNECTED[3],bitcount0_carry__6_n_5,bitcount0_carry__6_n_6,bitcount0_carry__6_n_7}),
        .S({1'b0,bitcount0_carry__6_i_1__8_n_0,bitcount0_carry__6_i_2__8_n_0,bitcount0_carry__6_i_3__8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__6_i_1__8
       (.I0(bitcount[31]),
        .O(bitcount0_carry__6_i_1__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__6_i_2__8
       (.I0(bitcount[30]),
        .O(bitcount0_carry__6_i_2__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__6_i_3__8
       (.I0(bitcount[29]),
        .O(bitcount0_carry__6_i_3__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_1__8
       (.I0(bitcount[4]),
        .O(bitcount0_carry_i_1__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_2__8
       (.I0(bitcount[3]),
        .O(bitcount0_carry_i_2__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_3__8
       (.I0(bitcount[2]),
        .O(bitcount0_carry_i_3__8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_4__8
       (.I0(bitcount[1]),
        .O(bitcount0_carry_i_4__8_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \bitcount[0]_i_1__8 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount[0]),
        .O(\bitcount[0]_i_1__8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[10]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__1_n_6),
        .O(bitcount_0[10]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[11]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__1_n_5),
        .O(bitcount_0[11]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[12]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__1_n_4),
        .O(bitcount_0[12]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[13]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__2_n_7),
        .O(bitcount_0[13]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[14]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__2_n_6),
        .O(bitcount_0[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[15]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__2_n_5),
        .O(bitcount_0[15]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[16]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__2_n_4),
        .O(bitcount_0[16]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[17]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__3_n_7),
        .O(bitcount_0[17]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[18]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__3_n_6),
        .O(bitcount_0[18]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[19]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__3_n_5),
        .O(bitcount_0[19]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[1]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry_n_7),
        .O(bitcount_0[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[20]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__3_n_4),
        .O(bitcount_0[20]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[21]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__4_n_7),
        .O(bitcount_0[21]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[22]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__4_n_6),
        .O(bitcount_0[22]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[23]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__4_n_5),
        .O(bitcount_0[23]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[24]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__4_n_4),
        .O(bitcount_0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[25]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__5_n_7),
        .O(bitcount_0[25]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[26]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__5_n_6),
        .O(bitcount_0[26]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[27]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__5_n_5),
        .O(bitcount_0[27]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[28]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__5_n_4),
        .O(bitcount_0[28]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[29]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__6_n_7),
        .O(bitcount_0[29]));
  LUT2 #(
    .INIT(4'hB)) 
    \bitcount[2]_i_1__2 
       (.I0(bitcount0_carry_n_6),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\bitcount[2]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[30]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__6_n_6),
        .O(bitcount_0[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[31]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__6_n_5),
        .O(bitcount_0[31]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[3]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry_n_5),
        .O(bitcount_0[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[4]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry_n_4),
        .O(bitcount_0[4]));
  LUT2 #(
    .INIT(4'hB)) 
    \bitcount[5]_i_1__8 
       (.I0(bitcount0_carry__0_n_7),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\bitcount[5]_i_1__8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[6]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__0_n_6),
        .O(bitcount_0[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[7]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__0_n_5),
        .O(bitcount_0[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[8]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__0_n_4),
        .O(bitcount_0[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[9]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__1_n_7),
        .O(bitcount_0[9]));
  FDCE \bitcount_reg[0] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(\bitcount[0]_i_1__8_n_0 ),
        .Q(bitcount[0]));
  FDCE \bitcount_reg[10] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[10]),
        .Q(bitcount[10]));
  FDCE \bitcount_reg[11] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[11]),
        .Q(bitcount[11]));
  FDCE \bitcount_reg[12] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[12]),
        .Q(bitcount[12]));
  FDCE \bitcount_reg[13] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[13]),
        .Q(bitcount[13]));
  FDCE \bitcount_reg[14] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[14]),
        .Q(bitcount[14]));
  FDCE \bitcount_reg[15] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[15]),
        .Q(bitcount[15]));
  FDCE \bitcount_reg[16] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[16]),
        .Q(bitcount[16]));
  FDCE \bitcount_reg[17] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[17]),
        .Q(bitcount[17]));
  FDCE \bitcount_reg[18] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[18]),
        .Q(bitcount[18]));
  FDCE \bitcount_reg[19] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[19]),
        .Q(bitcount[19]));
  FDCE \bitcount_reg[1] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[1]),
        .Q(bitcount[1]));
  FDCE \bitcount_reg[20] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[20]),
        .Q(bitcount[20]));
  FDCE \bitcount_reg[21] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[21]),
        .Q(bitcount[21]));
  FDCE \bitcount_reg[22] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[22]),
        .Q(bitcount[22]));
  FDCE \bitcount_reg[23] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[23]),
        .Q(bitcount[23]));
  FDCE \bitcount_reg[24] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[24]),
        .Q(bitcount[24]));
  FDCE \bitcount_reg[25] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[25]),
        .Q(bitcount[25]));
  FDCE \bitcount_reg[26] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[26]),
        .Q(bitcount[26]));
  FDCE \bitcount_reg[27] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[27]),
        .Q(bitcount[27]));
  FDCE \bitcount_reg[28] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[28]),
        .Q(bitcount[28]));
  FDCE \bitcount_reg[29] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[29]),
        .Q(bitcount[29]));
  FDCE \bitcount_reg[2] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(\bitcount[2]_i_1__2_n_0 ),
        .Q(bitcount[2]));
  FDCE \bitcount_reg[30] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[30]),
        .Q(bitcount[30]));
  FDCE \bitcount_reg[31] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[31]),
        .Q(bitcount[31]));
  FDCE \bitcount_reg[3] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[3]),
        .Q(bitcount[3]));
  FDCE \bitcount_reg[4] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[4]),
        .Q(bitcount[4]));
  FDCE \bitcount_reg[5] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(\bitcount[5]_i_1__8_n_0 ),
        .Q(bitcount[5]));
  FDCE \bitcount_reg[6] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[6]),
        .Q(bitcount[6]));
  FDCE \bitcount_reg[7] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[7]),
        .Q(bitcount[7]));
  FDCE \bitcount_reg[8] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[8]),
        .Q(bitcount[8]));
  FDCE \bitcount_reg[9] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[9]),
        .Q(bitcount[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \genblk5_0.fifo_36_bl.fifo_36_bl_i_1__8 
       (.I0(ser_rdy),
        .I1(D),
        .O(\status_reg_reg[0] ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    i__i_1__2
       (.I0(i__i_2__2_n_0),
        .I1(i__i_3__2_n_0),
        .I2(i__i_4__2_n_0),
        .I3(i__i_5__2_n_0),
        .I4(i__i_6__2_n_0),
        .I5(i__i_7__2_n_0),
        .O(next_state));
  LUT2 #(
    .INIT(4'h1)) 
    i__i_2__2
       (.I0(bitcount[0]),
        .I1(bitcount[1]),
        .O(i__i_2__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    i__i_3__2
       (.I0(bitcount[4]),
        .I1(bitcount[5]),
        .I2(bitcount[2]),
        .I3(bitcount[3]),
        .I4(bitcount[7]),
        .I5(bitcount[6]),
        .O(i__i_3__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    i__i_4__2
       (.I0(bitcount[10]),
        .I1(bitcount[11]),
        .I2(bitcount[8]),
        .I3(bitcount[9]),
        .I4(bitcount[13]),
        .I5(bitcount[12]),
        .O(i__i_4__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    i__i_5__2
       (.I0(bitcount[16]),
        .I1(bitcount[17]),
        .I2(bitcount[14]),
        .I3(bitcount[15]),
        .I4(bitcount[19]),
        .I5(bitcount[18]),
        .O(i__i_5__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    i__i_6__2
       (.I0(bitcount[22]),
        .I1(bitcount[23]),
        .I2(bitcount[20]),
        .I3(bitcount[21]),
        .I4(bitcount[25]),
        .I5(bitcount[24]),
        .O(i__i_6__2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    i__i_7__2
       (.I0(bitcount[28]),
        .I1(bitcount[29]),
        .I2(bitcount[26]),
        .I3(bitcount[27]),
        .I4(bitcount[31]),
        .I5(bitcount[30]),
        .O(i__i_7__2_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[10]_i_1 
       (.I0(p_1_in[10]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[10]),
        .O(shift_reg[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[11]_i_1 
       (.I0(p_1_in[11]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[11]),
        .O(shift_reg[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[12]_i_1 
       (.I0(p_1_in[12]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[12]),
        .O(shift_reg[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[13]_i_1 
       (.I0(p_1_in[13]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[13]),
        .O(shift_reg[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[14]_i_1 
       (.I0(p_1_in[14]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[14]),
        .O(shift_reg[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[15]_i_1 
       (.I0(p_1_in[15]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[15]),
        .O(shift_reg[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[16]_i_1 
       (.I0(p_1_in[16]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[16]),
        .O(shift_reg[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[17]_i_1 
       (.I0(p_1_in[17]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[17]),
        .O(shift_reg[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[18]_i_1 
       (.I0(p_1_in[18]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[18]),
        .O(shift_reg[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[19]_i_1 
       (.I0(p_1_in[19]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[19]),
        .O(shift_reg[19]));
  LUT6 #(
    .INIT(64'h0000000096696996)) 
    \shift_reg[1]_i_1__2 
       (.I0(\shift_reg[1]_i_2_n_0 ),
        .I1(\shift_reg[1]_i_3_n_0 ),
        .I2(\shift_reg[1]_i_4_n_0 ),
        .I3(\shift_reg[1]_i_5_n_0 ),
        .I4(\shift_reg[1]_i_6_n_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\shift_reg[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \shift_reg[1]_i_2 
       (.I0(p_0_in[19]),
        .I1(p_0_in[18]),
        .I2(p_0_in[22]),
        .I3(p_0_in[23]),
        .I4(p_0_in[20]),
        .I5(p_0_in[21]),
        .O(\shift_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \shift_reg[1]_i_3 
       (.I0(p_0_in[25]),
        .I1(p_0_in[24]),
        .I2(p_0_in[28]),
        .I3(p_0_in[29]),
        .I4(p_0_in[26]),
        .I5(p_0_in[27]),
        .O(\shift_reg[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \shift_reg[1]_i_4 
       (.I0(p_0_in[6]),
        .I1(p_0_in[7]),
        .I2(p_0_in[11]),
        .I3(p_0_in[10]),
        .I4(p_0_in[9]),
        .I5(p_0_in[8]),
        .O(\shift_reg[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \shift_reg[1]_i_5 
       (.I0(p_0_in[12]),
        .I1(p_0_in[13]),
        .I2(p_0_in[17]),
        .I3(p_0_in[16]),
        .I4(p_0_in[15]),
        .I5(p_0_in[14]),
        .O(\shift_reg[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \shift_reg[1]_i_6 
       (.I0(p_0_in[4]),
        .I1(p_0_in[5]),
        .I2(p_0_in[2]),
        .I3(p_0_in[3]),
        .I4(\shift_reg[1]_i_7_n_0 ),
        .O(\shift_reg[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \shift_reg[1]_i_7 
       (.I0(p_0_in[31]),
        .I1(p_0_in[30]),
        .I2(p_0_in[34]),
        .I3(p_0_in[35]),
        .I4(p_0_in[32]),
        .I5(p_0_in[33]),
        .O(\shift_reg[1]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[20]_i_1 
       (.I0(p_1_in[20]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[20]),
        .O(shift_reg[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[21]_i_1 
       (.I0(p_1_in[21]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[21]),
        .O(shift_reg[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[22]_i_1 
       (.I0(p_1_in[22]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[22]),
        .O(shift_reg[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[23]_i_1 
       (.I0(p_1_in[23]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[23]),
        .O(shift_reg[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[24]_i_1 
       (.I0(p_1_in[24]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[24]),
        .O(shift_reg[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[25]_i_1 
       (.I0(p_1_in[25]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[25]),
        .O(shift_reg[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[26]_i_1 
       (.I0(p_1_in[26]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[26]),
        .O(shift_reg[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[27]_i_1 
       (.I0(p_1_in[27]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[27]),
        .O(shift_reg[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[28]_i_1 
       (.I0(p_1_in[28]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[28]),
        .O(shift_reg[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[29]_i_1 
       (.I0(p_1_in[29]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[29]),
        .O(shift_reg[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[2]_i_1 
       (.I0(p_1_in[2]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[2]),
        .O(shift_reg[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[30]_i_1 
       (.I0(p_1_in[30]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[30]),
        .O(shift_reg[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[31]_i_1 
       (.I0(p_1_in[31]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[31]),
        .O(shift_reg[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[32]_i_1 
       (.I0(p_1_in[32]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[32]),
        .O(shift_reg[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[33]_i_1 
       (.I0(p_1_in[33]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[33]),
        .O(shift_reg[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[34]_i_1 
       (.I0(p_1_in[34]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[34]),
        .O(shift_reg[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[35]_i_1 
       (.I0(p_1_in[35]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[35]),
        .O(shift_reg[35]));
  LUT2 #(
    .INIT(4'hE)) 
    \shift_reg[36]_i_1__2 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .O(\shift_reg[36]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \shift_reg[36]_i_2__2 
       (.I0(p_1_in[36]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\shift_reg[36]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[3]_i_1 
       (.I0(p_1_in[3]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[3]),
        .O(shift_reg[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[4]_i_1 
       (.I0(p_1_in[4]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[4]),
        .O(shift_reg[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[5]_i_1 
       (.I0(p_1_in[5]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[5]),
        .O(shift_reg[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[6]_i_1 
       (.I0(p_1_in[6]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[6]),
        .O(shift_reg[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[7]_i_1 
       (.I0(p_1_in[7]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[7]),
        .O(shift_reg[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[8]_i_1 
       (.I0(p_1_in[8]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[8]),
        .O(shift_reg[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[9]_i_1 
       (.I0(p_1_in[9]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[9]),
        .O(shift_reg[9]));
  FDCE \shift_reg_reg[10] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[10]),
        .Q(p_1_in[11]));
  FDCE \shift_reg_reg[11] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[11]),
        .Q(p_1_in[12]));
  FDCE \shift_reg_reg[12] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[12]),
        .Q(p_1_in[13]));
  FDCE \shift_reg_reg[13] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[13]),
        .Q(p_1_in[14]));
  FDCE \shift_reg_reg[14] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[14]),
        .Q(p_1_in[15]));
  FDCE \shift_reg_reg[15] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[15]),
        .Q(p_1_in[16]));
  FDCE \shift_reg_reg[16] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[16]),
        .Q(p_1_in[17]));
  FDCE \shift_reg_reg[17] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[17]),
        .Q(p_1_in[18]));
  FDCE \shift_reg_reg[18] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[18]),
        .Q(p_1_in[19]));
  FDCE \shift_reg_reg[19] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[19]),
        .Q(p_1_in[20]));
  FDCE \shift_reg_reg[1] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(\shift_reg[1]_i_1__2_n_0 ),
        .Q(p_1_in[2]));
  FDCE \shift_reg_reg[20] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[20]),
        .Q(p_1_in[21]));
  FDCE \shift_reg_reg[21] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[21]),
        .Q(p_1_in[22]));
  FDCE \shift_reg_reg[22] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[22]),
        .Q(p_1_in[23]));
  FDCE \shift_reg_reg[23] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[23]),
        .Q(p_1_in[24]));
  FDCE \shift_reg_reg[24] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[24]),
        .Q(p_1_in[25]));
  FDCE \shift_reg_reg[25] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[25]),
        .Q(p_1_in[26]));
  FDCE \shift_reg_reg[26] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[26]),
        .Q(p_1_in[27]));
  FDCE \shift_reg_reg[27] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[27]),
        .Q(p_1_in[28]));
  FDCE \shift_reg_reg[28] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[28]),
        .Q(p_1_in[29]));
  FDCE \shift_reg_reg[29] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[29]),
        .Q(p_1_in[30]));
  FDCE \shift_reg_reg[2] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[2]),
        .Q(p_1_in[3]));
  FDCE \shift_reg_reg[30] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[30]),
        .Q(p_1_in[31]));
  FDCE \shift_reg_reg[31] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[31]),
        .Q(p_1_in[32]));
  FDCE \shift_reg_reg[32] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[32]),
        .Q(p_1_in[33]));
  FDCE \shift_reg_reg[33] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[33]),
        .Q(p_1_in[34]));
  FDCE \shift_reg_reg[34] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[34]),
        .Q(p_1_in[35]));
  FDCE \shift_reg_reg[35] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[35]),
        .Q(p_1_in[36]));
  FDCE \shift_reg_reg[36] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(\shift_reg[36]_i_2__2_n_0 ),
        .Q(cmd_nxt));
  FDCE \shift_reg_reg[3] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[3]),
        .Q(p_1_in[4]));
  FDCE \shift_reg_reg[4] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[4]),
        .Q(p_1_in[5]));
  FDCE \shift_reg_reg[5] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[5]),
        .Q(p_1_in[6]));
  FDCE \shift_reg_reg[6] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[6]),
        .Q(p_1_in[7]));
  FDCE \shift_reg_reg[7] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[7]),
        .Q(p_1_in[8]));
  FDCE \shift_reg_reg[8] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[8]),
        .Q(p_1_in[9]));
  FDCE \shift_reg_reg[9] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__2_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[9]),
        .Q(p_1_in[10]));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[0]_i_2__2 
       (.I0(tx_cnt_reg[3]),
        .O(\tx_cnt[0]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[0]_i_3__2 
       (.I0(tx_cnt_reg[2]),
        .O(\tx_cnt[0]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[0]_i_4__2 
       (.I0(tx_cnt_reg[1]),
        .O(\tx_cnt[0]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tx_cnt[0]_i_5__2 
       (.I0(tx_cnt_reg[0]),
        .O(\tx_cnt[0]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[12]_i_2__2 
       (.I0(tx_cnt_reg[15]),
        .O(\tx_cnt[12]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[12]_i_3__2 
       (.I0(tx_cnt_reg[14]),
        .O(\tx_cnt[12]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[12]_i_4__2 
       (.I0(tx_cnt_reg[13]),
        .O(\tx_cnt[12]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[12]_i_5__2 
       (.I0(tx_cnt_reg[12]),
        .O(\tx_cnt[12]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[16]_i_2__2 
       (.I0(tx_cnt_reg[19]),
        .O(\tx_cnt[16]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[16]_i_3__2 
       (.I0(tx_cnt_reg[18]),
        .O(\tx_cnt[16]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[16]_i_4__2 
       (.I0(tx_cnt_reg[17]),
        .O(\tx_cnt[16]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[16]_i_5__2 
       (.I0(tx_cnt_reg[16]),
        .O(\tx_cnt[16]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[20]_i_2__2 
       (.I0(tx_cnt_reg[23]),
        .O(\tx_cnt[20]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[20]_i_3__2 
       (.I0(tx_cnt_reg[22]),
        .O(\tx_cnt[20]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[20]_i_4__2 
       (.I0(tx_cnt_reg[21]),
        .O(\tx_cnt[20]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[20]_i_5__2 
       (.I0(tx_cnt_reg[20]),
        .O(\tx_cnt[20]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[24]_i_2__2 
       (.I0(tx_cnt_reg[27]),
        .O(\tx_cnt[24]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[24]_i_3__2 
       (.I0(tx_cnt_reg[26]),
        .O(\tx_cnt[24]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[24]_i_4__2 
       (.I0(tx_cnt_reg[25]),
        .O(\tx_cnt[24]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[24]_i_5__2 
       (.I0(tx_cnt_reg[24]),
        .O(\tx_cnt[24]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[28]_i_2__2 
       (.I0(tx_cnt_reg[31]),
        .O(\tx_cnt[28]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[28]_i_3__2 
       (.I0(tx_cnt_reg[30]),
        .O(\tx_cnt[28]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[28]_i_4__2 
       (.I0(tx_cnt_reg[29]),
        .O(\tx_cnt[28]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[28]_i_5__2 
       (.I0(tx_cnt_reg[28]),
        .O(\tx_cnt[28]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[4]_i_2__2 
       (.I0(tx_cnt_reg[7]),
        .O(\tx_cnt[4]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[4]_i_3__2 
       (.I0(tx_cnt_reg[6]),
        .O(\tx_cnt[4]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[4]_i_4__2 
       (.I0(tx_cnt_reg[5]),
        .O(\tx_cnt[4]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[4]_i_5__2 
       (.I0(tx_cnt_reg[4]),
        .O(\tx_cnt[4]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[8]_i_2__2 
       (.I0(tx_cnt_reg[11]),
        .O(\tx_cnt[8]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[8]_i_3__2 
       (.I0(tx_cnt_reg[10]),
        .O(\tx_cnt[8]_i_3__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[8]_i_4__2 
       (.I0(tx_cnt_reg[9]),
        .O(\tx_cnt[8]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[8]_i_5__2 
       (.I0(tx_cnt_reg[8]),
        .O(\tx_cnt[8]_i_5__2_n_0 ));
  FDCE \tx_cnt_reg[0] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[0]_i_1__2_n_7 ),
        .Q(tx_cnt_reg[0]));
  CARRY4 \tx_cnt_reg[0]_i_1__2 
       (.CI(1'b0),
        .CO({\tx_cnt_reg[0]_i_1__2_n_0 ,\tx_cnt_reg[0]_i_1__2_n_1 ,\tx_cnt_reg[0]_i_1__2_n_2 ,\tx_cnt_reg[0]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\tx_cnt_reg[0]_i_1__2_n_4 ,\tx_cnt_reg[0]_i_1__2_n_5 ,\tx_cnt_reg[0]_i_1__2_n_6 ,\tx_cnt_reg[0]_i_1__2_n_7 }),
        .S({\tx_cnt[0]_i_2__2_n_0 ,\tx_cnt[0]_i_3__2_n_0 ,\tx_cnt[0]_i_4__2_n_0 ,\tx_cnt[0]_i_5__2_n_0 }));
  FDCE \tx_cnt_reg[10] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[8]_i_1__2_n_5 ),
        .Q(tx_cnt_reg[10]));
  FDCE \tx_cnt_reg[11] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[8]_i_1__2_n_4 ),
        .Q(tx_cnt_reg[11]));
  FDCE \tx_cnt_reg[12] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[12]_i_1__2_n_7 ),
        .Q(tx_cnt_reg[12]));
  CARRY4 \tx_cnt_reg[12]_i_1__2 
       (.CI(\tx_cnt_reg[8]_i_1__2_n_0 ),
        .CO({\tx_cnt_reg[12]_i_1__2_n_0 ,\tx_cnt_reg[12]_i_1__2_n_1 ,\tx_cnt_reg[12]_i_1__2_n_2 ,\tx_cnt_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[12]_i_1__2_n_4 ,\tx_cnt_reg[12]_i_1__2_n_5 ,\tx_cnt_reg[12]_i_1__2_n_6 ,\tx_cnt_reg[12]_i_1__2_n_7 }),
        .S({\tx_cnt[12]_i_2__2_n_0 ,\tx_cnt[12]_i_3__2_n_0 ,\tx_cnt[12]_i_4__2_n_0 ,\tx_cnt[12]_i_5__2_n_0 }));
  FDCE \tx_cnt_reg[13] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[12]_i_1__2_n_6 ),
        .Q(tx_cnt_reg[13]));
  FDCE \tx_cnt_reg[14] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[12]_i_1__2_n_5 ),
        .Q(tx_cnt_reg[14]));
  FDCE \tx_cnt_reg[15] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[12]_i_1__2_n_4 ),
        .Q(tx_cnt_reg[15]));
  FDCE \tx_cnt_reg[16] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[16]_i_1__2_n_7 ),
        .Q(tx_cnt_reg[16]));
  CARRY4 \tx_cnt_reg[16]_i_1__2 
       (.CI(\tx_cnt_reg[12]_i_1__2_n_0 ),
        .CO({\tx_cnt_reg[16]_i_1__2_n_0 ,\tx_cnt_reg[16]_i_1__2_n_1 ,\tx_cnt_reg[16]_i_1__2_n_2 ,\tx_cnt_reg[16]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[16]_i_1__2_n_4 ,\tx_cnt_reg[16]_i_1__2_n_5 ,\tx_cnt_reg[16]_i_1__2_n_6 ,\tx_cnt_reg[16]_i_1__2_n_7 }),
        .S({\tx_cnt[16]_i_2__2_n_0 ,\tx_cnt[16]_i_3__2_n_0 ,\tx_cnt[16]_i_4__2_n_0 ,\tx_cnt[16]_i_5__2_n_0 }));
  FDCE \tx_cnt_reg[17] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[16]_i_1__2_n_6 ),
        .Q(tx_cnt_reg[17]));
  FDCE \tx_cnt_reg[18] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[16]_i_1__2_n_5 ),
        .Q(tx_cnt_reg[18]));
  FDCE \tx_cnt_reg[19] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[16]_i_1__2_n_4 ),
        .Q(tx_cnt_reg[19]));
  FDCE \tx_cnt_reg[1] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[0]_i_1__2_n_6 ),
        .Q(tx_cnt_reg[1]));
  FDCE \tx_cnt_reg[20] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[20]_i_1__2_n_7 ),
        .Q(tx_cnt_reg[20]));
  CARRY4 \tx_cnt_reg[20]_i_1__2 
       (.CI(\tx_cnt_reg[16]_i_1__2_n_0 ),
        .CO({\tx_cnt_reg[20]_i_1__2_n_0 ,\tx_cnt_reg[20]_i_1__2_n_1 ,\tx_cnt_reg[20]_i_1__2_n_2 ,\tx_cnt_reg[20]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[20]_i_1__2_n_4 ,\tx_cnt_reg[20]_i_1__2_n_5 ,\tx_cnt_reg[20]_i_1__2_n_6 ,\tx_cnt_reg[20]_i_1__2_n_7 }),
        .S({\tx_cnt[20]_i_2__2_n_0 ,\tx_cnt[20]_i_3__2_n_0 ,\tx_cnt[20]_i_4__2_n_0 ,\tx_cnt[20]_i_5__2_n_0 }));
  FDCE \tx_cnt_reg[21] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[20]_i_1__2_n_6 ),
        .Q(tx_cnt_reg[21]));
  FDCE \tx_cnt_reg[22] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[20]_i_1__2_n_5 ),
        .Q(tx_cnt_reg[22]));
  FDCE \tx_cnt_reg[23] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[20]_i_1__2_n_4 ),
        .Q(tx_cnt_reg[23]));
  FDCE \tx_cnt_reg[24] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[24]_i_1__2_n_7 ),
        .Q(tx_cnt_reg[24]));
  CARRY4 \tx_cnt_reg[24]_i_1__2 
       (.CI(\tx_cnt_reg[20]_i_1__2_n_0 ),
        .CO({\tx_cnt_reg[24]_i_1__2_n_0 ,\tx_cnt_reg[24]_i_1__2_n_1 ,\tx_cnt_reg[24]_i_1__2_n_2 ,\tx_cnt_reg[24]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[24]_i_1__2_n_4 ,\tx_cnt_reg[24]_i_1__2_n_5 ,\tx_cnt_reg[24]_i_1__2_n_6 ,\tx_cnt_reg[24]_i_1__2_n_7 }),
        .S({\tx_cnt[24]_i_2__2_n_0 ,\tx_cnt[24]_i_3__2_n_0 ,\tx_cnt[24]_i_4__2_n_0 ,\tx_cnt[24]_i_5__2_n_0 }));
  FDCE \tx_cnt_reg[25] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[24]_i_1__2_n_6 ),
        .Q(tx_cnt_reg[25]));
  FDCE \tx_cnt_reg[26] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[24]_i_1__2_n_5 ),
        .Q(tx_cnt_reg[26]));
  FDCE \tx_cnt_reg[27] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[24]_i_1__2_n_4 ),
        .Q(tx_cnt_reg[27]));
  FDCE \tx_cnt_reg[28] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[28]_i_1__2_n_7 ),
        .Q(tx_cnt_reg[28]));
  CARRY4 \tx_cnt_reg[28]_i_1__2 
       (.CI(\tx_cnt_reg[24]_i_1__2_n_0 ),
        .CO({\NLW_tx_cnt_reg[28]_i_1__2_CO_UNCONNECTED [3],\tx_cnt_reg[28]_i_1__2_n_1 ,\tx_cnt_reg[28]_i_1__2_n_2 ,\tx_cnt_reg[28]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[28]_i_1__2_n_4 ,\tx_cnt_reg[28]_i_1__2_n_5 ,\tx_cnt_reg[28]_i_1__2_n_6 ,\tx_cnt_reg[28]_i_1__2_n_7 }),
        .S({\tx_cnt[28]_i_2__2_n_0 ,\tx_cnt[28]_i_3__2_n_0 ,\tx_cnt[28]_i_4__2_n_0 ,\tx_cnt[28]_i_5__2_n_0 }));
  FDCE \tx_cnt_reg[29] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[28]_i_1__2_n_6 ),
        .Q(tx_cnt_reg[29]));
  FDCE \tx_cnt_reg[2] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[0]_i_1__2_n_5 ),
        .Q(tx_cnt_reg[2]));
  FDCE \tx_cnt_reg[30] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[28]_i_1__2_n_5 ),
        .Q(tx_cnt_reg[30]));
  FDCE \tx_cnt_reg[31] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[28]_i_1__2_n_4 ),
        .Q(tx_cnt_reg[31]));
  FDCE \tx_cnt_reg[3] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[0]_i_1__2_n_4 ),
        .Q(tx_cnt_reg[3]));
  FDCE \tx_cnt_reg[4] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[4]_i_1__2_n_7 ),
        .Q(tx_cnt_reg[4]));
  CARRY4 \tx_cnt_reg[4]_i_1__2 
       (.CI(\tx_cnt_reg[0]_i_1__2_n_0 ),
        .CO({\tx_cnt_reg[4]_i_1__2_n_0 ,\tx_cnt_reg[4]_i_1__2_n_1 ,\tx_cnt_reg[4]_i_1__2_n_2 ,\tx_cnt_reg[4]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[4]_i_1__2_n_4 ,\tx_cnt_reg[4]_i_1__2_n_5 ,\tx_cnt_reg[4]_i_1__2_n_6 ,\tx_cnt_reg[4]_i_1__2_n_7 }),
        .S({\tx_cnt[4]_i_2__2_n_0 ,\tx_cnt[4]_i_3__2_n_0 ,\tx_cnt[4]_i_4__2_n_0 ,\tx_cnt[4]_i_5__2_n_0 }));
  FDCE \tx_cnt_reg[5] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[4]_i_1__2_n_6 ),
        .Q(tx_cnt_reg[5]));
  FDCE \tx_cnt_reg[6] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[4]_i_1__2_n_5 ),
        .Q(tx_cnt_reg[6]));
  FDCE \tx_cnt_reg[7] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[4]_i_1__2_n_4 ),
        .Q(tx_cnt_reg[7]));
  FDCE \tx_cnt_reg[8] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[8]_i_1__2_n_7 ),
        .Q(tx_cnt_reg[8]));
  CARRY4 \tx_cnt_reg[8]_i_1__2 
       (.CI(\tx_cnt_reg[4]_i_1__2_n_0 ),
        .CO({\tx_cnt_reg[8]_i_1__2_n_0 ,\tx_cnt_reg[8]_i_1__2_n_1 ,\tx_cnt_reg[8]_i_1__2_n_2 ,\tx_cnt_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[8]_i_1__2_n_4 ,\tx_cnt_reg[8]_i_1__2_n_5 ,\tx_cnt_reg[8]_i_1__2_n_6 ,\tx_cnt_reg[8]_i_1__2_n_7 }),
        .S({\tx_cnt[8]_i_2__2_n_0 ,\tx_cnt[8]_i_3__2_n_0 ,\tx_cnt[8]_i_4__2_n_0 ,\tx_cnt[8]_i_5__2_n_0 }));
  FDCE \tx_cnt_reg[9] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[8]_i_1__2_n_6 ),
        .Q(tx_cnt_reg[9]));
  FDCE \z1_data_reg[0] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[0]),
        .Q(p_0_in[2]));
  FDCE \z1_data_reg[10] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[10]),
        .Q(p_0_in[12]));
  FDCE \z1_data_reg[11] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[11]),
        .Q(p_0_in[13]));
  FDCE \z1_data_reg[12] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[12]),
        .Q(p_0_in[14]));
  FDCE \z1_data_reg[13] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[13]),
        .Q(p_0_in[15]));
  FDCE \z1_data_reg[14] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[14]),
        .Q(p_0_in[16]));
  FDCE \z1_data_reg[15] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[15]),
        .Q(p_0_in[17]));
  FDCE \z1_data_reg[16] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[16]),
        .Q(p_0_in[18]));
  FDCE \z1_data_reg[17] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[17]),
        .Q(p_0_in[19]));
  FDCE \z1_data_reg[18] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[18]),
        .Q(p_0_in[20]));
  FDCE \z1_data_reg[19] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[19]),
        .Q(p_0_in[21]));
  FDCE \z1_data_reg[1] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[1]),
        .Q(p_0_in[3]));
  FDCE \z1_data_reg[20] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[20]),
        .Q(p_0_in[22]));
  FDCE \z1_data_reg[21] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[21]),
        .Q(p_0_in[23]));
  FDCE \z1_data_reg[22] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[22]),
        .Q(p_0_in[24]));
  FDCE \z1_data_reg[23] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[23]),
        .Q(p_0_in[25]));
  FDCE \z1_data_reg[24] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[24]),
        .Q(p_0_in[26]));
  FDCE \z1_data_reg[25] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[25]),
        .Q(p_0_in[27]));
  FDCE \z1_data_reg[26] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[26]),
        .Q(p_0_in[28]));
  FDCE \z1_data_reg[27] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[27]),
        .Q(p_0_in[29]));
  FDCE \z1_data_reg[28] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[28]),
        .Q(p_0_in[30]));
  FDCE \z1_data_reg[29] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[29]),
        .Q(p_0_in[31]));
  FDCE \z1_data_reg[2] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[2]),
        .Q(p_0_in[4]));
  FDCE \z1_data_reg[30] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[30]),
        .Q(p_0_in[32]));
  FDCE \z1_data_reg[31] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[31]),
        .Q(p_0_in[33]));
  FDCE \z1_data_reg[32] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[32]),
        .Q(p_0_in[34]));
  FDCE \z1_data_reg[33] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[33]),
        .Q(p_0_in[35]));
  FDCE \z1_data_reg[3] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[3]),
        .Q(p_0_in[5]));
  FDCE \z1_data_reg[4] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[4]),
        .Q(p_0_in[6]));
  FDCE \z1_data_reg[5] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[5]),
        .Q(p_0_in[7]));
  FDCE \z1_data_reg[6] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[6]),
        .Q(p_0_in[8]));
  FDCE \z1_data_reg[7] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[7]),
        .Q(p_0_in[9]));
  FDCE \z1_data_reg[8] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[8]),
        .Q(p_0_in[10]));
  FDCE \z1_data_reg[9] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[9]),
        .Q(p_0_in[11]));
endmodule

(* ORIG_REF_NAME = "serialize" *) 
module block_design_pfs_daughtercard_0_0_serialize_21
   (tx_cnt_reg,
    \status_reg_reg[0] ,
    cmd_nxt,
    ser_clk,
    ser_rst,
    D,
    ser_rst_reg);
  output [31:0]tx_cnt_reg;
  output \status_reg_reg[0] ;
  output [0:0]cmd_nxt;
  input ser_clk;
  input ser_rst;
  input [0:0]D;
  input [33:0]ser_rst_reg;

  wire \/i__n_0 ;
  wire [0:0]D;
  wire \FSM_onehot_state[1]_i_1__1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[3] ;
  wire [31:0]bitcount;
  wire bitcount0_carry__0_i_1__7_n_0;
  wire bitcount0_carry__0_i_2__7_n_0;
  wire bitcount0_carry__0_i_3__7_n_0;
  wire bitcount0_carry__0_i_4__7_n_0;
  wire bitcount0_carry__0_n_0;
  wire bitcount0_carry__0_n_1;
  wire bitcount0_carry__0_n_2;
  wire bitcount0_carry__0_n_3;
  wire bitcount0_carry__0_n_4;
  wire bitcount0_carry__0_n_5;
  wire bitcount0_carry__0_n_6;
  wire bitcount0_carry__0_n_7;
  wire bitcount0_carry__1_i_1__7_n_0;
  wire bitcount0_carry__1_i_2__7_n_0;
  wire bitcount0_carry__1_i_3__7_n_0;
  wire bitcount0_carry__1_i_4__7_n_0;
  wire bitcount0_carry__1_n_0;
  wire bitcount0_carry__1_n_1;
  wire bitcount0_carry__1_n_2;
  wire bitcount0_carry__1_n_3;
  wire bitcount0_carry__1_n_4;
  wire bitcount0_carry__1_n_5;
  wire bitcount0_carry__1_n_6;
  wire bitcount0_carry__1_n_7;
  wire bitcount0_carry__2_i_1__7_n_0;
  wire bitcount0_carry__2_i_2__7_n_0;
  wire bitcount0_carry__2_i_3__7_n_0;
  wire bitcount0_carry__2_i_4__7_n_0;
  wire bitcount0_carry__2_n_0;
  wire bitcount0_carry__2_n_1;
  wire bitcount0_carry__2_n_2;
  wire bitcount0_carry__2_n_3;
  wire bitcount0_carry__2_n_4;
  wire bitcount0_carry__2_n_5;
  wire bitcount0_carry__2_n_6;
  wire bitcount0_carry__2_n_7;
  wire bitcount0_carry__3_i_1__7_n_0;
  wire bitcount0_carry__3_i_2__7_n_0;
  wire bitcount0_carry__3_i_3__7_n_0;
  wire bitcount0_carry__3_i_4__7_n_0;
  wire bitcount0_carry__3_n_0;
  wire bitcount0_carry__3_n_1;
  wire bitcount0_carry__3_n_2;
  wire bitcount0_carry__3_n_3;
  wire bitcount0_carry__3_n_4;
  wire bitcount0_carry__3_n_5;
  wire bitcount0_carry__3_n_6;
  wire bitcount0_carry__3_n_7;
  wire bitcount0_carry__4_i_1__7_n_0;
  wire bitcount0_carry__4_i_2__7_n_0;
  wire bitcount0_carry__4_i_3__7_n_0;
  wire bitcount0_carry__4_i_4__7_n_0;
  wire bitcount0_carry__4_n_0;
  wire bitcount0_carry__4_n_1;
  wire bitcount0_carry__4_n_2;
  wire bitcount0_carry__4_n_3;
  wire bitcount0_carry__4_n_4;
  wire bitcount0_carry__4_n_5;
  wire bitcount0_carry__4_n_6;
  wire bitcount0_carry__4_n_7;
  wire bitcount0_carry__5_i_1__7_n_0;
  wire bitcount0_carry__5_i_2__7_n_0;
  wire bitcount0_carry__5_i_3__7_n_0;
  wire bitcount0_carry__5_i_4__7_n_0;
  wire bitcount0_carry__5_n_0;
  wire bitcount0_carry__5_n_1;
  wire bitcount0_carry__5_n_2;
  wire bitcount0_carry__5_n_3;
  wire bitcount0_carry__5_n_4;
  wire bitcount0_carry__5_n_5;
  wire bitcount0_carry__5_n_6;
  wire bitcount0_carry__5_n_7;
  wire bitcount0_carry__6_i_1__7_n_0;
  wire bitcount0_carry__6_i_2__7_n_0;
  wire bitcount0_carry__6_i_3__7_n_0;
  wire bitcount0_carry__6_n_2;
  wire bitcount0_carry__6_n_3;
  wire bitcount0_carry__6_n_5;
  wire bitcount0_carry__6_n_6;
  wire bitcount0_carry__6_n_7;
  wire bitcount0_carry_i_1__7_n_0;
  wire bitcount0_carry_i_2__7_n_0;
  wire bitcount0_carry_i_3__7_n_0;
  wire bitcount0_carry_i_4__7_n_0;
  wire bitcount0_carry_n_0;
  wire bitcount0_carry_n_1;
  wire bitcount0_carry_n_2;
  wire bitcount0_carry_n_3;
  wire bitcount0_carry_n_4;
  wire bitcount0_carry_n_5;
  wire bitcount0_carry_n_6;
  wire bitcount0_carry_n_7;
  wire \bitcount[0]_i_1__7_n_0 ;
  wire \bitcount[2]_i_1__1_n_0 ;
  wire \bitcount[5]_i_1__7_n_0 ;
  wire [31:1]bitcount_0;
  wire [0:0]cmd_nxt;
  wire i__i_2__1_n_0;
  wire i__i_3__1_n_0;
  wire i__i_4__1_n_0;
  wire i__i_5__1_n_0;
  wire i__i_6__1_n_0;
  wire i__i_7__1_n_0;
  wire next_state;
  wire [35:2]p_0_in;
  wire [36:2]p_1_in;
  wire ser_clk;
  (* RTL_KEEP = "yes" *) wire ser_rdy;
  wire ser_rst;
  wire [33:0]ser_rst_reg;
  wire [35:2]shift_reg;
  wire \shift_reg[1]_i_1__1_n_0 ;
  wire \shift_reg[1]_i_2_n_0 ;
  wire \shift_reg[1]_i_3_n_0 ;
  wire \shift_reg[1]_i_4_n_0 ;
  wire \shift_reg[1]_i_5_n_0 ;
  wire \shift_reg[1]_i_6_n_0 ;
  wire \shift_reg[1]_i_7_n_0 ;
  wire \shift_reg[36]_i_1__1_n_0 ;
  wire \shift_reg[36]_i_2__1_n_0 ;
  wire \status_reg_reg[0] ;
  wire \tx_cnt[0]_i_2__1_n_0 ;
  wire \tx_cnt[0]_i_3__1_n_0 ;
  wire \tx_cnt[0]_i_4__1_n_0 ;
  wire \tx_cnt[0]_i_5__1_n_0 ;
  wire \tx_cnt[12]_i_2__1_n_0 ;
  wire \tx_cnt[12]_i_3__1_n_0 ;
  wire \tx_cnt[12]_i_4__1_n_0 ;
  wire \tx_cnt[12]_i_5__1_n_0 ;
  wire \tx_cnt[16]_i_2__1_n_0 ;
  wire \tx_cnt[16]_i_3__1_n_0 ;
  wire \tx_cnt[16]_i_4__1_n_0 ;
  wire \tx_cnt[16]_i_5__1_n_0 ;
  wire \tx_cnt[20]_i_2__1_n_0 ;
  wire \tx_cnt[20]_i_3__1_n_0 ;
  wire \tx_cnt[20]_i_4__1_n_0 ;
  wire \tx_cnt[20]_i_5__1_n_0 ;
  wire \tx_cnt[24]_i_2__1_n_0 ;
  wire \tx_cnt[24]_i_3__1_n_0 ;
  wire \tx_cnt[24]_i_4__1_n_0 ;
  wire \tx_cnt[24]_i_5__1_n_0 ;
  wire \tx_cnt[28]_i_2__1_n_0 ;
  wire \tx_cnt[28]_i_3__1_n_0 ;
  wire \tx_cnt[28]_i_4__1_n_0 ;
  wire \tx_cnt[28]_i_5__1_n_0 ;
  wire \tx_cnt[4]_i_2__1_n_0 ;
  wire \tx_cnt[4]_i_3__1_n_0 ;
  wire \tx_cnt[4]_i_4__1_n_0 ;
  wire \tx_cnt[4]_i_5__1_n_0 ;
  wire \tx_cnt[8]_i_2__1_n_0 ;
  wire \tx_cnt[8]_i_3__1_n_0 ;
  wire \tx_cnt[8]_i_4__1_n_0 ;
  wire \tx_cnt[8]_i_5__1_n_0 ;
  wire [31:0]tx_cnt_reg;
  wire \tx_cnt_reg[0]_i_1__1_n_0 ;
  wire \tx_cnt_reg[0]_i_1__1_n_1 ;
  wire \tx_cnt_reg[0]_i_1__1_n_2 ;
  wire \tx_cnt_reg[0]_i_1__1_n_3 ;
  wire \tx_cnt_reg[0]_i_1__1_n_4 ;
  wire \tx_cnt_reg[0]_i_1__1_n_5 ;
  wire \tx_cnt_reg[0]_i_1__1_n_6 ;
  wire \tx_cnt_reg[0]_i_1__1_n_7 ;
  wire \tx_cnt_reg[12]_i_1__1_n_0 ;
  wire \tx_cnt_reg[12]_i_1__1_n_1 ;
  wire \tx_cnt_reg[12]_i_1__1_n_2 ;
  wire \tx_cnt_reg[12]_i_1__1_n_3 ;
  wire \tx_cnt_reg[12]_i_1__1_n_4 ;
  wire \tx_cnt_reg[12]_i_1__1_n_5 ;
  wire \tx_cnt_reg[12]_i_1__1_n_6 ;
  wire \tx_cnt_reg[12]_i_1__1_n_7 ;
  wire \tx_cnt_reg[16]_i_1__1_n_0 ;
  wire \tx_cnt_reg[16]_i_1__1_n_1 ;
  wire \tx_cnt_reg[16]_i_1__1_n_2 ;
  wire \tx_cnt_reg[16]_i_1__1_n_3 ;
  wire \tx_cnt_reg[16]_i_1__1_n_4 ;
  wire \tx_cnt_reg[16]_i_1__1_n_5 ;
  wire \tx_cnt_reg[16]_i_1__1_n_6 ;
  wire \tx_cnt_reg[16]_i_1__1_n_7 ;
  wire \tx_cnt_reg[20]_i_1__1_n_0 ;
  wire \tx_cnt_reg[20]_i_1__1_n_1 ;
  wire \tx_cnt_reg[20]_i_1__1_n_2 ;
  wire \tx_cnt_reg[20]_i_1__1_n_3 ;
  wire \tx_cnt_reg[20]_i_1__1_n_4 ;
  wire \tx_cnt_reg[20]_i_1__1_n_5 ;
  wire \tx_cnt_reg[20]_i_1__1_n_6 ;
  wire \tx_cnt_reg[20]_i_1__1_n_7 ;
  wire \tx_cnt_reg[24]_i_1__1_n_0 ;
  wire \tx_cnt_reg[24]_i_1__1_n_1 ;
  wire \tx_cnt_reg[24]_i_1__1_n_2 ;
  wire \tx_cnt_reg[24]_i_1__1_n_3 ;
  wire \tx_cnt_reg[24]_i_1__1_n_4 ;
  wire \tx_cnt_reg[24]_i_1__1_n_5 ;
  wire \tx_cnt_reg[24]_i_1__1_n_6 ;
  wire \tx_cnt_reg[24]_i_1__1_n_7 ;
  wire \tx_cnt_reg[28]_i_1__1_n_1 ;
  wire \tx_cnt_reg[28]_i_1__1_n_2 ;
  wire \tx_cnt_reg[28]_i_1__1_n_3 ;
  wire \tx_cnt_reg[28]_i_1__1_n_4 ;
  wire \tx_cnt_reg[28]_i_1__1_n_5 ;
  wire \tx_cnt_reg[28]_i_1__1_n_6 ;
  wire \tx_cnt_reg[28]_i_1__1_n_7 ;
  wire \tx_cnt_reg[4]_i_1__1_n_0 ;
  wire \tx_cnt_reg[4]_i_1__1_n_1 ;
  wire \tx_cnt_reg[4]_i_1__1_n_2 ;
  wire \tx_cnt_reg[4]_i_1__1_n_3 ;
  wire \tx_cnt_reg[4]_i_1__1_n_4 ;
  wire \tx_cnt_reg[4]_i_1__1_n_5 ;
  wire \tx_cnt_reg[4]_i_1__1_n_6 ;
  wire \tx_cnt_reg[4]_i_1__1_n_7 ;
  wire \tx_cnt_reg[8]_i_1__1_n_0 ;
  wire \tx_cnt_reg[8]_i_1__1_n_1 ;
  wire \tx_cnt_reg[8]_i_1__1_n_2 ;
  wire \tx_cnt_reg[8]_i_1__1_n_3 ;
  wire \tx_cnt_reg[8]_i_1__1_n_4 ;
  wire \tx_cnt_reg[8]_i_1__1_n_5 ;
  wire \tx_cnt_reg[8]_i_1__1_n_6 ;
  wire \tx_cnt_reg[8]_i_1__1_n_7 ;
  wire [3:2]NLW_bitcount0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_bitcount0_carry__6_O_UNCONNECTED;
  wire [3:3]\NLW_tx_cnt_reg[28]_i_1__1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFEEEFFFFFEEEFEEE)) 
    \/i_ 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(next_state),
        .I4(D),
        .I5(ser_rdy),
        .O(\/i__n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_state[1]_i_1__1 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[1]_i_1__1_n_0 ));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(ser_clk),
        .CE(\/i__n_0 ),
        .D(1'b0),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .S(ser_rst));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(ser_clk),
        .CE(\/i__n_0 ),
        .D(\FSM_onehot_state[1]_i_1__1_n_0 ),
        .Q(ser_rdy),
        .R(ser_rst));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(ser_clk),
        .CE(\/i__n_0 ),
        .D(ser_rdy),
        .Q(\FSM_onehot_state_reg_n_0_[2] ),
        .R(ser_rst));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(ser_clk),
        .CE(\/i__n_0 ),
        .D(\FSM_onehot_state_reg_n_0_[2] ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(ser_rst));
  CARRY4 bitcount0_carry
       (.CI(1'b0),
        .CO({bitcount0_carry_n_0,bitcount0_carry_n_1,bitcount0_carry_n_2,bitcount0_carry_n_3}),
        .CYINIT(bitcount[0]),
        .DI(bitcount[4:1]),
        .O({bitcount0_carry_n_4,bitcount0_carry_n_5,bitcount0_carry_n_6,bitcount0_carry_n_7}),
        .S({bitcount0_carry_i_1__7_n_0,bitcount0_carry_i_2__7_n_0,bitcount0_carry_i_3__7_n_0,bitcount0_carry_i_4__7_n_0}));
  CARRY4 bitcount0_carry__0
       (.CI(bitcount0_carry_n_0),
        .CO({bitcount0_carry__0_n_0,bitcount0_carry__0_n_1,bitcount0_carry__0_n_2,bitcount0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(bitcount[8:5]),
        .O({bitcount0_carry__0_n_4,bitcount0_carry__0_n_5,bitcount0_carry__0_n_6,bitcount0_carry__0_n_7}),
        .S({bitcount0_carry__0_i_1__7_n_0,bitcount0_carry__0_i_2__7_n_0,bitcount0_carry__0_i_3__7_n_0,bitcount0_carry__0_i_4__7_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_1__7
       (.I0(bitcount[8]),
        .O(bitcount0_carry__0_i_1__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_2__7
       (.I0(bitcount[7]),
        .O(bitcount0_carry__0_i_2__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_3__7
       (.I0(bitcount[6]),
        .O(bitcount0_carry__0_i_3__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_4__7
       (.I0(bitcount[5]),
        .O(bitcount0_carry__0_i_4__7_n_0));
  CARRY4 bitcount0_carry__1
       (.CI(bitcount0_carry__0_n_0),
        .CO({bitcount0_carry__1_n_0,bitcount0_carry__1_n_1,bitcount0_carry__1_n_2,bitcount0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(bitcount[12:9]),
        .O({bitcount0_carry__1_n_4,bitcount0_carry__1_n_5,bitcount0_carry__1_n_6,bitcount0_carry__1_n_7}),
        .S({bitcount0_carry__1_i_1__7_n_0,bitcount0_carry__1_i_2__7_n_0,bitcount0_carry__1_i_3__7_n_0,bitcount0_carry__1_i_4__7_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_1__7
       (.I0(bitcount[12]),
        .O(bitcount0_carry__1_i_1__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_2__7
       (.I0(bitcount[11]),
        .O(bitcount0_carry__1_i_2__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_3__7
       (.I0(bitcount[10]),
        .O(bitcount0_carry__1_i_3__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_4__7
       (.I0(bitcount[9]),
        .O(bitcount0_carry__1_i_4__7_n_0));
  CARRY4 bitcount0_carry__2
       (.CI(bitcount0_carry__1_n_0),
        .CO({bitcount0_carry__2_n_0,bitcount0_carry__2_n_1,bitcount0_carry__2_n_2,bitcount0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(bitcount[16:13]),
        .O({bitcount0_carry__2_n_4,bitcount0_carry__2_n_5,bitcount0_carry__2_n_6,bitcount0_carry__2_n_7}),
        .S({bitcount0_carry__2_i_1__7_n_0,bitcount0_carry__2_i_2__7_n_0,bitcount0_carry__2_i_3__7_n_0,bitcount0_carry__2_i_4__7_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_1__7
       (.I0(bitcount[16]),
        .O(bitcount0_carry__2_i_1__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_2__7
       (.I0(bitcount[15]),
        .O(bitcount0_carry__2_i_2__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_3__7
       (.I0(bitcount[14]),
        .O(bitcount0_carry__2_i_3__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_4__7
       (.I0(bitcount[13]),
        .O(bitcount0_carry__2_i_4__7_n_0));
  CARRY4 bitcount0_carry__3
       (.CI(bitcount0_carry__2_n_0),
        .CO({bitcount0_carry__3_n_0,bitcount0_carry__3_n_1,bitcount0_carry__3_n_2,bitcount0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(bitcount[20:17]),
        .O({bitcount0_carry__3_n_4,bitcount0_carry__3_n_5,bitcount0_carry__3_n_6,bitcount0_carry__3_n_7}),
        .S({bitcount0_carry__3_i_1__7_n_0,bitcount0_carry__3_i_2__7_n_0,bitcount0_carry__3_i_3__7_n_0,bitcount0_carry__3_i_4__7_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_1__7
       (.I0(bitcount[20]),
        .O(bitcount0_carry__3_i_1__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_2__7
       (.I0(bitcount[19]),
        .O(bitcount0_carry__3_i_2__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_3__7
       (.I0(bitcount[18]),
        .O(bitcount0_carry__3_i_3__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_4__7
       (.I0(bitcount[17]),
        .O(bitcount0_carry__3_i_4__7_n_0));
  CARRY4 bitcount0_carry__4
       (.CI(bitcount0_carry__3_n_0),
        .CO({bitcount0_carry__4_n_0,bitcount0_carry__4_n_1,bitcount0_carry__4_n_2,bitcount0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(bitcount[24:21]),
        .O({bitcount0_carry__4_n_4,bitcount0_carry__4_n_5,bitcount0_carry__4_n_6,bitcount0_carry__4_n_7}),
        .S({bitcount0_carry__4_i_1__7_n_0,bitcount0_carry__4_i_2__7_n_0,bitcount0_carry__4_i_3__7_n_0,bitcount0_carry__4_i_4__7_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_1__7
       (.I0(bitcount[24]),
        .O(bitcount0_carry__4_i_1__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_2__7
       (.I0(bitcount[23]),
        .O(bitcount0_carry__4_i_2__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_3__7
       (.I0(bitcount[22]),
        .O(bitcount0_carry__4_i_3__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_4__7
       (.I0(bitcount[21]),
        .O(bitcount0_carry__4_i_4__7_n_0));
  CARRY4 bitcount0_carry__5
       (.CI(bitcount0_carry__4_n_0),
        .CO({bitcount0_carry__5_n_0,bitcount0_carry__5_n_1,bitcount0_carry__5_n_2,bitcount0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(bitcount[28:25]),
        .O({bitcount0_carry__5_n_4,bitcount0_carry__5_n_5,bitcount0_carry__5_n_6,bitcount0_carry__5_n_7}),
        .S({bitcount0_carry__5_i_1__7_n_0,bitcount0_carry__5_i_2__7_n_0,bitcount0_carry__5_i_3__7_n_0,bitcount0_carry__5_i_4__7_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_1__7
       (.I0(bitcount[28]),
        .O(bitcount0_carry__5_i_1__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_2__7
       (.I0(bitcount[27]),
        .O(bitcount0_carry__5_i_2__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_3__7
       (.I0(bitcount[26]),
        .O(bitcount0_carry__5_i_3__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_4__7
       (.I0(bitcount[25]),
        .O(bitcount0_carry__5_i_4__7_n_0));
  CARRY4 bitcount0_carry__6
       (.CI(bitcount0_carry__5_n_0),
        .CO({NLW_bitcount0_carry__6_CO_UNCONNECTED[3:2],bitcount0_carry__6_n_2,bitcount0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,bitcount[30:29]}),
        .O({NLW_bitcount0_carry__6_O_UNCONNECTED[3],bitcount0_carry__6_n_5,bitcount0_carry__6_n_6,bitcount0_carry__6_n_7}),
        .S({1'b0,bitcount0_carry__6_i_1__7_n_0,bitcount0_carry__6_i_2__7_n_0,bitcount0_carry__6_i_3__7_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__6_i_1__7
       (.I0(bitcount[31]),
        .O(bitcount0_carry__6_i_1__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__6_i_2__7
       (.I0(bitcount[30]),
        .O(bitcount0_carry__6_i_2__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__6_i_3__7
       (.I0(bitcount[29]),
        .O(bitcount0_carry__6_i_3__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_1__7
       (.I0(bitcount[4]),
        .O(bitcount0_carry_i_1__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_2__7
       (.I0(bitcount[3]),
        .O(bitcount0_carry_i_2__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_3__7
       (.I0(bitcount[2]),
        .O(bitcount0_carry_i_3__7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_4__7
       (.I0(bitcount[1]),
        .O(bitcount0_carry_i_4__7_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \bitcount[0]_i_1__7 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount[0]),
        .O(\bitcount[0]_i_1__7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[10]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__1_n_6),
        .O(bitcount_0[10]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[11]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__1_n_5),
        .O(bitcount_0[11]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[12]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__1_n_4),
        .O(bitcount_0[12]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[13]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__2_n_7),
        .O(bitcount_0[13]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[14]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__2_n_6),
        .O(bitcount_0[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[15]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__2_n_5),
        .O(bitcount_0[15]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[16]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__2_n_4),
        .O(bitcount_0[16]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[17]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__3_n_7),
        .O(bitcount_0[17]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[18]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__3_n_6),
        .O(bitcount_0[18]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[19]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__3_n_5),
        .O(bitcount_0[19]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[1]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry_n_7),
        .O(bitcount_0[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[20]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__3_n_4),
        .O(bitcount_0[20]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[21]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__4_n_7),
        .O(bitcount_0[21]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[22]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__4_n_6),
        .O(bitcount_0[22]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[23]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__4_n_5),
        .O(bitcount_0[23]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[24]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__4_n_4),
        .O(bitcount_0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[25]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__5_n_7),
        .O(bitcount_0[25]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[26]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__5_n_6),
        .O(bitcount_0[26]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[27]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__5_n_5),
        .O(bitcount_0[27]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[28]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__5_n_4),
        .O(bitcount_0[28]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[29]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__6_n_7),
        .O(bitcount_0[29]));
  LUT2 #(
    .INIT(4'hB)) 
    \bitcount[2]_i_1__1 
       (.I0(bitcount0_carry_n_6),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\bitcount[2]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[30]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__6_n_6),
        .O(bitcount_0[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[31]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__6_n_5),
        .O(bitcount_0[31]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[3]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry_n_5),
        .O(bitcount_0[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[4]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry_n_4),
        .O(bitcount_0[4]));
  LUT2 #(
    .INIT(4'hB)) 
    \bitcount[5]_i_1__7 
       (.I0(bitcount0_carry__0_n_7),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\bitcount[5]_i_1__7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[6]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__0_n_6),
        .O(bitcount_0[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[7]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__0_n_5),
        .O(bitcount_0[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[8]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__0_n_4),
        .O(bitcount_0[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[9]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__1_n_7),
        .O(bitcount_0[9]));
  FDCE \bitcount_reg[0] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(\bitcount[0]_i_1__7_n_0 ),
        .Q(bitcount[0]));
  FDCE \bitcount_reg[10] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[10]),
        .Q(bitcount[10]));
  FDCE \bitcount_reg[11] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[11]),
        .Q(bitcount[11]));
  FDCE \bitcount_reg[12] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[12]),
        .Q(bitcount[12]));
  FDCE \bitcount_reg[13] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[13]),
        .Q(bitcount[13]));
  FDCE \bitcount_reg[14] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[14]),
        .Q(bitcount[14]));
  FDCE \bitcount_reg[15] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[15]),
        .Q(bitcount[15]));
  FDCE \bitcount_reg[16] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[16]),
        .Q(bitcount[16]));
  FDCE \bitcount_reg[17] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[17]),
        .Q(bitcount[17]));
  FDCE \bitcount_reg[18] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[18]),
        .Q(bitcount[18]));
  FDCE \bitcount_reg[19] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[19]),
        .Q(bitcount[19]));
  FDCE \bitcount_reg[1] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[1]),
        .Q(bitcount[1]));
  FDCE \bitcount_reg[20] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[20]),
        .Q(bitcount[20]));
  FDCE \bitcount_reg[21] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[21]),
        .Q(bitcount[21]));
  FDCE \bitcount_reg[22] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[22]),
        .Q(bitcount[22]));
  FDCE \bitcount_reg[23] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[23]),
        .Q(bitcount[23]));
  FDCE \bitcount_reg[24] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[24]),
        .Q(bitcount[24]));
  FDCE \bitcount_reg[25] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[25]),
        .Q(bitcount[25]));
  FDCE \bitcount_reg[26] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[26]),
        .Q(bitcount[26]));
  FDCE \bitcount_reg[27] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[27]),
        .Q(bitcount[27]));
  FDCE \bitcount_reg[28] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[28]),
        .Q(bitcount[28]));
  FDCE \bitcount_reg[29] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[29]),
        .Q(bitcount[29]));
  FDCE \bitcount_reg[2] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(\bitcount[2]_i_1__1_n_0 ),
        .Q(bitcount[2]));
  FDCE \bitcount_reg[30] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[30]),
        .Q(bitcount[30]));
  FDCE \bitcount_reg[31] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[31]),
        .Q(bitcount[31]));
  FDCE \bitcount_reg[3] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[3]),
        .Q(bitcount[3]));
  FDCE \bitcount_reg[4] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[4]),
        .Q(bitcount[4]));
  FDCE \bitcount_reg[5] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(\bitcount[5]_i_1__7_n_0 ),
        .Q(bitcount[5]));
  FDCE \bitcount_reg[6] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[6]),
        .Q(bitcount[6]));
  FDCE \bitcount_reg[7] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[7]),
        .Q(bitcount[7]));
  FDCE \bitcount_reg[8] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[8]),
        .Q(bitcount[8]));
  FDCE \bitcount_reg[9] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[9]),
        .Q(bitcount[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \genblk5_0.fifo_36_bl.fifo_36_bl_i_1__7 
       (.I0(ser_rdy),
        .I1(D),
        .O(\status_reg_reg[0] ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    i__i_1__1
       (.I0(i__i_2__1_n_0),
        .I1(i__i_3__1_n_0),
        .I2(i__i_4__1_n_0),
        .I3(i__i_5__1_n_0),
        .I4(i__i_6__1_n_0),
        .I5(i__i_7__1_n_0),
        .O(next_state));
  LUT2 #(
    .INIT(4'h1)) 
    i__i_2__1
       (.I0(bitcount[0]),
        .I1(bitcount[1]),
        .O(i__i_2__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    i__i_3__1
       (.I0(bitcount[4]),
        .I1(bitcount[5]),
        .I2(bitcount[2]),
        .I3(bitcount[3]),
        .I4(bitcount[7]),
        .I5(bitcount[6]),
        .O(i__i_3__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    i__i_4__1
       (.I0(bitcount[10]),
        .I1(bitcount[11]),
        .I2(bitcount[8]),
        .I3(bitcount[9]),
        .I4(bitcount[13]),
        .I5(bitcount[12]),
        .O(i__i_4__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    i__i_5__1
       (.I0(bitcount[16]),
        .I1(bitcount[17]),
        .I2(bitcount[14]),
        .I3(bitcount[15]),
        .I4(bitcount[19]),
        .I5(bitcount[18]),
        .O(i__i_5__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    i__i_6__1
       (.I0(bitcount[22]),
        .I1(bitcount[23]),
        .I2(bitcount[20]),
        .I3(bitcount[21]),
        .I4(bitcount[25]),
        .I5(bitcount[24]),
        .O(i__i_6__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    i__i_7__1
       (.I0(bitcount[28]),
        .I1(bitcount[29]),
        .I2(bitcount[26]),
        .I3(bitcount[27]),
        .I4(bitcount[31]),
        .I5(bitcount[30]),
        .O(i__i_7__1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[10]_i_1 
       (.I0(p_1_in[10]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[10]),
        .O(shift_reg[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[11]_i_1 
       (.I0(p_1_in[11]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[11]),
        .O(shift_reg[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[12]_i_1 
       (.I0(p_1_in[12]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[12]),
        .O(shift_reg[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[13]_i_1 
       (.I0(p_1_in[13]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[13]),
        .O(shift_reg[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[14]_i_1 
       (.I0(p_1_in[14]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[14]),
        .O(shift_reg[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[15]_i_1 
       (.I0(p_1_in[15]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[15]),
        .O(shift_reg[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[16]_i_1 
       (.I0(p_1_in[16]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[16]),
        .O(shift_reg[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[17]_i_1 
       (.I0(p_1_in[17]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[17]),
        .O(shift_reg[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[18]_i_1 
       (.I0(p_1_in[18]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[18]),
        .O(shift_reg[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[19]_i_1 
       (.I0(p_1_in[19]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[19]),
        .O(shift_reg[19]));
  LUT6 #(
    .INIT(64'h0000000096696996)) 
    \shift_reg[1]_i_1__1 
       (.I0(\shift_reg[1]_i_2_n_0 ),
        .I1(\shift_reg[1]_i_3_n_0 ),
        .I2(\shift_reg[1]_i_4_n_0 ),
        .I3(\shift_reg[1]_i_5_n_0 ),
        .I4(\shift_reg[1]_i_6_n_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\shift_reg[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \shift_reg[1]_i_2 
       (.I0(p_0_in[19]),
        .I1(p_0_in[18]),
        .I2(p_0_in[22]),
        .I3(p_0_in[23]),
        .I4(p_0_in[20]),
        .I5(p_0_in[21]),
        .O(\shift_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \shift_reg[1]_i_3 
       (.I0(p_0_in[25]),
        .I1(p_0_in[24]),
        .I2(p_0_in[28]),
        .I3(p_0_in[29]),
        .I4(p_0_in[26]),
        .I5(p_0_in[27]),
        .O(\shift_reg[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \shift_reg[1]_i_4 
       (.I0(p_0_in[6]),
        .I1(p_0_in[7]),
        .I2(p_0_in[11]),
        .I3(p_0_in[10]),
        .I4(p_0_in[9]),
        .I5(p_0_in[8]),
        .O(\shift_reg[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \shift_reg[1]_i_5 
       (.I0(p_0_in[12]),
        .I1(p_0_in[13]),
        .I2(p_0_in[17]),
        .I3(p_0_in[16]),
        .I4(p_0_in[15]),
        .I5(p_0_in[14]),
        .O(\shift_reg[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \shift_reg[1]_i_6 
       (.I0(p_0_in[4]),
        .I1(p_0_in[5]),
        .I2(p_0_in[2]),
        .I3(p_0_in[3]),
        .I4(\shift_reg[1]_i_7_n_0 ),
        .O(\shift_reg[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \shift_reg[1]_i_7 
       (.I0(p_0_in[31]),
        .I1(p_0_in[30]),
        .I2(p_0_in[34]),
        .I3(p_0_in[35]),
        .I4(p_0_in[32]),
        .I5(p_0_in[33]),
        .O(\shift_reg[1]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[20]_i_1 
       (.I0(p_1_in[20]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[20]),
        .O(shift_reg[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[21]_i_1 
       (.I0(p_1_in[21]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[21]),
        .O(shift_reg[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[22]_i_1 
       (.I0(p_1_in[22]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[22]),
        .O(shift_reg[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[23]_i_1 
       (.I0(p_1_in[23]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[23]),
        .O(shift_reg[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[24]_i_1 
       (.I0(p_1_in[24]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[24]),
        .O(shift_reg[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[25]_i_1 
       (.I0(p_1_in[25]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[25]),
        .O(shift_reg[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[26]_i_1 
       (.I0(p_1_in[26]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[26]),
        .O(shift_reg[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[27]_i_1 
       (.I0(p_1_in[27]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[27]),
        .O(shift_reg[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[28]_i_1 
       (.I0(p_1_in[28]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[28]),
        .O(shift_reg[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[29]_i_1 
       (.I0(p_1_in[29]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[29]),
        .O(shift_reg[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[2]_i_1 
       (.I0(p_1_in[2]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[2]),
        .O(shift_reg[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[30]_i_1 
       (.I0(p_1_in[30]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[30]),
        .O(shift_reg[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[31]_i_1 
       (.I0(p_1_in[31]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[31]),
        .O(shift_reg[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[32]_i_1 
       (.I0(p_1_in[32]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[32]),
        .O(shift_reg[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[33]_i_1 
       (.I0(p_1_in[33]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[33]),
        .O(shift_reg[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[34]_i_1 
       (.I0(p_1_in[34]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[34]),
        .O(shift_reg[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[35]_i_1 
       (.I0(p_1_in[35]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[35]),
        .O(shift_reg[35]));
  LUT2 #(
    .INIT(4'hE)) 
    \shift_reg[36]_i_1__1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .O(\shift_reg[36]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \shift_reg[36]_i_2__1 
       (.I0(p_1_in[36]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\shift_reg[36]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[3]_i_1 
       (.I0(p_1_in[3]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[3]),
        .O(shift_reg[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[4]_i_1 
       (.I0(p_1_in[4]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[4]),
        .O(shift_reg[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[5]_i_1 
       (.I0(p_1_in[5]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[5]),
        .O(shift_reg[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[6]_i_1 
       (.I0(p_1_in[6]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[6]),
        .O(shift_reg[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[7]_i_1 
       (.I0(p_1_in[7]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[7]),
        .O(shift_reg[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[8]_i_1 
       (.I0(p_1_in[8]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[8]),
        .O(shift_reg[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[9]_i_1 
       (.I0(p_1_in[9]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[9]),
        .O(shift_reg[9]));
  FDCE \shift_reg_reg[10] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[10]),
        .Q(p_1_in[11]));
  FDCE \shift_reg_reg[11] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[11]),
        .Q(p_1_in[12]));
  FDCE \shift_reg_reg[12] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[12]),
        .Q(p_1_in[13]));
  FDCE \shift_reg_reg[13] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[13]),
        .Q(p_1_in[14]));
  FDCE \shift_reg_reg[14] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[14]),
        .Q(p_1_in[15]));
  FDCE \shift_reg_reg[15] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[15]),
        .Q(p_1_in[16]));
  FDCE \shift_reg_reg[16] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[16]),
        .Q(p_1_in[17]));
  FDCE \shift_reg_reg[17] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[17]),
        .Q(p_1_in[18]));
  FDCE \shift_reg_reg[18] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[18]),
        .Q(p_1_in[19]));
  FDCE \shift_reg_reg[19] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[19]),
        .Q(p_1_in[20]));
  FDCE \shift_reg_reg[1] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(\shift_reg[1]_i_1__1_n_0 ),
        .Q(p_1_in[2]));
  FDCE \shift_reg_reg[20] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[20]),
        .Q(p_1_in[21]));
  FDCE \shift_reg_reg[21] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[21]),
        .Q(p_1_in[22]));
  FDCE \shift_reg_reg[22] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[22]),
        .Q(p_1_in[23]));
  FDCE \shift_reg_reg[23] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[23]),
        .Q(p_1_in[24]));
  FDCE \shift_reg_reg[24] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[24]),
        .Q(p_1_in[25]));
  FDCE \shift_reg_reg[25] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[25]),
        .Q(p_1_in[26]));
  FDCE \shift_reg_reg[26] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[26]),
        .Q(p_1_in[27]));
  FDCE \shift_reg_reg[27] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[27]),
        .Q(p_1_in[28]));
  FDCE \shift_reg_reg[28] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[28]),
        .Q(p_1_in[29]));
  FDCE \shift_reg_reg[29] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[29]),
        .Q(p_1_in[30]));
  FDCE \shift_reg_reg[2] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[2]),
        .Q(p_1_in[3]));
  FDCE \shift_reg_reg[30] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[30]),
        .Q(p_1_in[31]));
  FDCE \shift_reg_reg[31] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[31]),
        .Q(p_1_in[32]));
  FDCE \shift_reg_reg[32] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[32]),
        .Q(p_1_in[33]));
  FDCE \shift_reg_reg[33] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[33]),
        .Q(p_1_in[34]));
  FDCE \shift_reg_reg[34] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[34]),
        .Q(p_1_in[35]));
  FDCE \shift_reg_reg[35] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[35]),
        .Q(p_1_in[36]));
  FDCE \shift_reg_reg[36] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(\shift_reg[36]_i_2__1_n_0 ),
        .Q(cmd_nxt));
  FDCE \shift_reg_reg[3] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[3]),
        .Q(p_1_in[4]));
  FDCE \shift_reg_reg[4] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[4]),
        .Q(p_1_in[5]));
  FDCE \shift_reg_reg[5] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[5]),
        .Q(p_1_in[6]));
  FDCE \shift_reg_reg[6] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[6]),
        .Q(p_1_in[7]));
  FDCE \shift_reg_reg[7] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[7]),
        .Q(p_1_in[8]));
  FDCE \shift_reg_reg[8] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[8]),
        .Q(p_1_in[9]));
  FDCE \shift_reg_reg[9] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[9]),
        .Q(p_1_in[10]));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[0]_i_2__1 
       (.I0(tx_cnt_reg[3]),
        .O(\tx_cnt[0]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[0]_i_3__1 
       (.I0(tx_cnt_reg[2]),
        .O(\tx_cnt[0]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[0]_i_4__1 
       (.I0(tx_cnt_reg[1]),
        .O(\tx_cnt[0]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tx_cnt[0]_i_5__1 
       (.I0(tx_cnt_reg[0]),
        .O(\tx_cnt[0]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[12]_i_2__1 
       (.I0(tx_cnt_reg[15]),
        .O(\tx_cnt[12]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[12]_i_3__1 
       (.I0(tx_cnt_reg[14]),
        .O(\tx_cnt[12]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[12]_i_4__1 
       (.I0(tx_cnt_reg[13]),
        .O(\tx_cnt[12]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[12]_i_5__1 
       (.I0(tx_cnt_reg[12]),
        .O(\tx_cnt[12]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[16]_i_2__1 
       (.I0(tx_cnt_reg[19]),
        .O(\tx_cnt[16]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[16]_i_3__1 
       (.I0(tx_cnt_reg[18]),
        .O(\tx_cnt[16]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[16]_i_4__1 
       (.I0(tx_cnt_reg[17]),
        .O(\tx_cnt[16]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[16]_i_5__1 
       (.I0(tx_cnt_reg[16]),
        .O(\tx_cnt[16]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[20]_i_2__1 
       (.I0(tx_cnt_reg[23]),
        .O(\tx_cnt[20]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[20]_i_3__1 
       (.I0(tx_cnt_reg[22]),
        .O(\tx_cnt[20]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[20]_i_4__1 
       (.I0(tx_cnt_reg[21]),
        .O(\tx_cnt[20]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[20]_i_5__1 
       (.I0(tx_cnt_reg[20]),
        .O(\tx_cnt[20]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[24]_i_2__1 
       (.I0(tx_cnt_reg[27]),
        .O(\tx_cnt[24]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[24]_i_3__1 
       (.I0(tx_cnt_reg[26]),
        .O(\tx_cnt[24]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[24]_i_4__1 
       (.I0(tx_cnt_reg[25]),
        .O(\tx_cnt[24]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[24]_i_5__1 
       (.I0(tx_cnt_reg[24]),
        .O(\tx_cnt[24]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[28]_i_2__1 
       (.I0(tx_cnt_reg[31]),
        .O(\tx_cnt[28]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[28]_i_3__1 
       (.I0(tx_cnt_reg[30]),
        .O(\tx_cnt[28]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[28]_i_4__1 
       (.I0(tx_cnt_reg[29]),
        .O(\tx_cnt[28]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[28]_i_5__1 
       (.I0(tx_cnt_reg[28]),
        .O(\tx_cnt[28]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[4]_i_2__1 
       (.I0(tx_cnt_reg[7]),
        .O(\tx_cnt[4]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[4]_i_3__1 
       (.I0(tx_cnt_reg[6]),
        .O(\tx_cnt[4]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[4]_i_4__1 
       (.I0(tx_cnt_reg[5]),
        .O(\tx_cnt[4]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[4]_i_5__1 
       (.I0(tx_cnt_reg[4]),
        .O(\tx_cnt[4]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[8]_i_2__1 
       (.I0(tx_cnt_reg[11]),
        .O(\tx_cnt[8]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[8]_i_3__1 
       (.I0(tx_cnt_reg[10]),
        .O(\tx_cnt[8]_i_3__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[8]_i_4__1 
       (.I0(tx_cnt_reg[9]),
        .O(\tx_cnt[8]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[8]_i_5__1 
       (.I0(tx_cnt_reg[8]),
        .O(\tx_cnt[8]_i_5__1_n_0 ));
  FDCE \tx_cnt_reg[0] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[0]_i_1__1_n_7 ),
        .Q(tx_cnt_reg[0]));
  CARRY4 \tx_cnt_reg[0]_i_1__1 
       (.CI(1'b0),
        .CO({\tx_cnt_reg[0]_i_1__1_n_0 ,\tx_cnt_reg[0]_i_1__1_n_1 ,\tx_cnt_reg[0]_i_1__1_n_2 ,\tx_cnt_reg[0]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\tx_cnt_reg[0]_i_1__1_n_4 ,\tx_cnt_reg[0]_i_1__1_n_5 ,\tx_cnt_reg[0]_i_1__1_n_6 ,\tx_cnt_reg[0]_i_1__1_n_7 }),
        .S({\tx_cnt[0]_i_2__1_n_0 ,\tx_cnt[0]_i_3__1_n_0 ,\tx_cnt[0]_i_4__1_n_0 ,\tx_cnt[0]_i_5__1_n_0 }));
  FDCE \tx_cnt_reg[10] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[8]_i_1__1_n_5 ),
        .Q(tx_cnt_reg[10]));
  FDCE \tx_cnt_reg[11] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[8]_i_1__1_n_4 ),
        .Q(tx_cnt_reg[11]));
  FDCE \tx_cnt_reg[12] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[12]_i_1__1_n_7 ),
        .Q(tx_cnt_reg[12]));
  CARRY4 \tx_cnt_reg[12]_i_1__1 
       (.CI(\tx_cnt_reg[8]_i_1__1_n_0 ),
        .CO({\tx_cnt_reg[12]_i_1__1_n_0 ,\tx_cnt_reg[12]_i_1__1_n_1 ,\tx_cnt_reg[12]_i_1__1_n_2 ,\tx_cnt_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[12]_i_1__1_n_4 ,\tx_cnt_reg[12]_i_1__1_n_5 ,\tx_cnt_reg[12]_i_1__1_n_6 ,\tx_cnt_reg[12]_i_1__1_n_7 }),
        .S({\tx_cnt[12]_i_2__1_n_0 ,\tx_cnt[12]_i_3__1_n_0 ,\tx_cnt[12]_i_4__1_n_0 ,\tx_cnt[12]_i_5__1_n_0 }));
  FDCE \tx_cnt_reg[13] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[12]_i_1__1_n_6 ),
        .Q(tx_cnt_reg[13]));
  FDCE \tx_cnt_reg[14] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[12]_i_1__1_n_5 ),
        .Q(tx_cnt_reg[14]));
  FDCE \tx_cnt_reg[15] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[12]_i_1__1_n_4 ),
        .Q(tx_cnt_reg[15]));
  FDCE \tx_cnt_reg[16] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[16]_i_1__1_n_7 ),
        .Q(tx_cnt_reg[16]));
  CARRY4 \tx_cnt_reg[16]_i_1__1 
       (.CI(\tx_cnt_reg[12]_i_1__1_n_0 ),
        .CO({\tx_cnt_reg[16]_i_1__1_n_0 ,\tx_cnt_reg[16]_i_1__1_n_1 ,\tx_cnt_reg[16]_i_1__1_n_2 ,\tx_cnt_reg[16]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[16]_i_1__1_n_4 ,\tx_cnt_reg[16]_i_1__1_n_5 ,\tx_cnt_reg[16]_i_1__1_n_6 ,\tx_cnt_reg[16]_i_1__1_n_7 }),
        .S({\tx_cnt[16]_i_2__1_n_0 ,\tx_cnt[16]_i_3__1_n_0 ,\tx_cnt[16]_i_4__1_n_0 ,\tx_cnt[16]_i_5__1_n_0 }));
  FDCE \tx_cnt_reg[17] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[16]_i_1__1_n_6 ),
        .Q(tx_cnt_reg[17]));
  FDCE \tx_cnt_reg[18] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[16]_i_1__1_n_5 ),
        .Q(tx_cnt_reg[18]));
  FDCE \tx_cnt_reg[19] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[16]_i_1__1_n_4 ),
        .Q(tx_cnt_reg[19]));
  FDCE \tx_cnt_reg[1] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[0]_i_1__1_n_6 ),
        .Q(tx_cnt_reg[1]));
  FDCE \tx_cnt_reg[20] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[20]_i_1__1_n_7 ),
        .Q(tx_cnt_reg[20]));
  CARRY4 \tx_cnt_reg[20]_i_1__1 
       (.CI(\tx_cnt_reg[16]_i_1__1_n_0 ),
        .CO({\tx_cnt_reg[20]_i_1__1_n_0 ,\tx_cnt_reg[20]_i_1__1_n_1 ,\tx_cnt_reg[20]_i_1__1_n_2 ,\tx_cnt_reg[20]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[20]_i_1__1_n_4 ,\tx_cnt_reg[20]_i_1__1_n_5 ,\tx_cnt_reg[20]_i_1__1_n_6 ,\tx_cnt_reg[20]_i_1__1_n_7 }),
        .S({\tx_cnt[20]_i_2__1_n_0 ,\tx_cnt[20]_i_3__1_n_0 ,\tx_cnt[20]_i_4__1_n_0 ,\tx_cnt[20]_i_5__1_n_0 }));
  FDCE \tx_cnt_reg[21] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[20]_i_1__1_n_6 ),
        .Q(tx_cnt_reg[21]));
  FDCE \tx_cnt_reg[22] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[20]_i_1__1_n_5 ),
        .Q(tx_cnt_reg[22]));
  FDCE \tx_cnt_reg[23] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[20]_i_1__1_n_4 ),
        .Q(tx_cnt_reg[23]));
  FDCE \tx_cnt_reg[24] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[24]_i_1__1_n_7 ),
        .Q(tx_cnt_reg[24]));
  CARRY4 \tx_cnt_reg[24]_i_1__1 
       (.CI(\tx_cnt_reg[20]_i_1__1_n_0 ),
        .CO({\tx_cnt_reg[24]_i_1__1_n_0 ,\tx_cnt_reg[24]_i_1__1_n_1 ,\tx_cnt_reg[24]_i_1__1_n_2 ,\tx_cnt_reg[24]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[24]_i_1__1_n_4 ,\tx_cnt_reg[24]_i_1__1_n_5 ,\tx_cnt_reg[24]_i_1__1_n_6 ,\tx_cnt_reg[24]_i_1__1_n_7 }),
        .S({\tx_cnt[24]_i_2__1_n_0 ,\tx_cnt[24]_i_3__1_n_0 ,\tx_cnt[24]_i_4__1_n_0 ,\tx_cnt[24]_i_5__1_n_0 }));
  FDCE \tx_cnt_reg[25] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[24]_i_1__1_n_6 ),
        .Q(tx_cnt_reg[25]));
  FDCE \tx_cnt_reg[26] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[24]_i_1__1_n_5 ),
        .Q(tx_cnt_reg[26]));
  FDCE \tx_cnt_reg[27] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[24]_i_1__1_n_4 ),
        .Q(tx_cnt_reg[27]));
  FDCE \tx_cnt_reg[28] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[28]_i_1__1_n_7 ),
        .Q(tx_cnt_reg[28]));
  CARRY4 \tx_cnt_reg[28]_i_1__1 
       (.CI(\tx_cnt_reg[24]_i_1__1_n_0 ),
        .CO({\NLW_tx_cnt_reg[28]_i_1__1_CO_UNCONNECTED [3],\tx_cnt_reg[28]_i_1__1_n_1 ,\tx_cnt_reg[28]_i_1__1_n_2 ,\tx_cnt_reg[28]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[28]_i_1__1_n_4 ,\tx_cnt_reg[28]_i_1__1_n_5 ,\tx_cnt_reg[28]_i_1__1_n_6 ,\tx_cnt_reg[28]_i_1__1_n_7 }),
        .S({\tx_cnt[28]_i_2__1_n_0 ,\tx_cnt[28]_i_3__1_n_0 ,\tx_cnt[28]_i_4__1_n_0 ,\tx_cnt[28]_i_5__1_n_0 }));
  FDCE \tx_cnt_reg[29] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[28]_i_1__1_n_6 ),
        .Q(tx_cnt_reg[29]));
  FDCE \tx_cnt_reg[2] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[0]_i_1__1_n_5 ),
        .Q(tx_cnt_reg[2]));
  FDCE \tx_cnt_reg[30] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[28]_i_1__1_n_5 ),
        .Q(tx_cnt_reg[30]));
  FDCE \tx_cnt_reg[31] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[28]_i_1__1_n_4 ),
        .Q(tx_cnt_reg[31]));
  FDCE \tx_cnt_reg[3] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[0]_i_1__1_n_4 ),
        .Q(tx_cnt_reg[3]));
  FDCE \tx_cnt_reg[4] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[4]_i_1__1_n_7 ),
        .Q(tx_cnt_reg[4]));
  CARRY4 \tx_cnt_reg[4]_i_1__1 
       (.CI(\tx_cnt_reg[0]_i_1__1_n_0 ),
        .CO({\tx_cnt_reg[4]_i_1__1_n_0 ,\tx_cnt_reg[4]_i_1__1_n_1 ,\tx_cnt_reg[4]_i_1__1_n_2 ,\tx_cnt_reg[4]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[4]_i_1__1_n_4 ,\tx_cnt_reg[4]_i_1__1_n_5 ,\tx_cnt_reg[4]_i_1__1_n_6 ,\tx_cnt_reg[4]_i_1__1_n_7 }),
        .S({\tx_cnt[4]_i_2__1_n_0 ,\tx_cnt[4]_i_3__1_n_0 ,\tx_cnt[4]_i_4__1_n_0 ,\tx_cnt[4]_i_5__1_n_0 }));
  FDCE \tx_cnt_reg[5] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[4]_i_1__1_n_6 ),
        .Q(tx_cnt_reg[5]));
  FDCE \tx_cnt_reg[6] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[4]_i_1__1_n_5 ),
        .Q(tx_cnt_reg[6]));
  FDCE \tx_cnt_reg[7] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[4]_i_1__1_n_4 ),
        .Q(tx_cnt_reg[7]));
  FDCE \tx_cnt_reg[8] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[8]_i_1__1_n_7 ),
        .Q(tx_cnt_reg[8]));
  CARRY4 \tx_cnt_reg[8]_i_1__1 
       (.CI(\tx_cnt_reg[4]_i_1__1_n_0 ),
        .CO({\tx_cnt_reg[8]_i_1__1_n_0 ,\tx_cnt_reg[8]_i_1__1_n_1 ,\tx_cnt_reg[8]_i_1__1_n_2 ,\tx_cnt_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[8]_i_1__1_n_4 ,\tx_cnt_reg[8]_i_1__1_n_5 ,\tx_cnt_reg[8]_i_1__1_n_6 ,\tx_cnt_reg[8]_i_1__1_n_7 }),
        .S({\tx_cnt[8]_i_2__1_n_0 ,\tx_cnt[8]_i_3__1_n_0 ,\tx_cnt[8]_i_4__1_n_0 ,\tx_cnt[8]_i_5__1_n_0 }));
  FDCE \tx_cnt_reg[9] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[8]_i_1__1_n_6 ),
        .Q(tx_cnt_reg[9]));
  FDCE \z1_data_reg[0] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[0]),
        .Q(p_0_in[2]));
  FDCE \z1_data_reg[10] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[10]),
        .Q(p_0_in[12]));
  FDCE \z1_data_reg[11] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[11]),
        .Q(p_0_in[13]));
  FDCE \z1_data_reg[12] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[12]),
        .Q(p_0_in[14]));
  FDCE \z1_data_reg[13] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[13]),
        .Q(p_0_in[15]));
  FDCE \z1_data_reg[14] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[14]),
        .Q(p_0_in[16]));
  FDCE \z1_data_reg[15] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[15]),
        .Q(p_0_in[17]));
  FDCE \z1_data_reg[16] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[16]),
        .Q(p_0_in[18]));
  FDCE \z1_data_reg[17] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[17]),
        .Q(p_0_in[19]));
  FDCE \z1_data_reg[18] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[18]),
        .Q(p_0_in[20]));
  FDCE \z1_data_reg[19] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[19]),
        .Q(p_0_in[21]));
  FDCE \z1_data_reg[1] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[1]),
        .Q(p_0_in[3]));
  FDCE \z1_data_reg[20] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[20]),
        .Q(p_0_in[22]));
  FDCE \z1_data_reg[21] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[21]),
        .Q(p_0_in[23]));
  FDCE \z1_data_reg[22] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[22]),
        .Q(p_0_in[24]));
  FDCE \z1_data_reg[23] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[23]),
        .Q(p_0_in[25]));
  FDCE \z1_data_reg[24] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[24]),
        .Q(p_0_in[26]));
  FDCE \z1_data_reg[25] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[25]),
        .Q(p_0_in[27]));
  FDCE \z1_data_reg[26] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[26]),
        .Q(p_0_in[28]));
  FDCE \z1_data_reg[27] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[27]),
        .Q(p_0_in[29]));
  FDCE \z1_data_reg[28] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[28]),
        .Q(p_0_in[30]));
  FDCE \z1_data_reg[29] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[29]),
        .Q(p_0_in[31]));
  FDCE \z1_data_reg[2] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[2]),
        .Q(p_0_in[4]));
  FDCE \z1_data_reg[30] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[30]),
        .Q(p_0_in[32]));
  FDCE \z1_data_reg[31] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[31]),
        .Q(p_0_in[33]));
  FDCE \z1_data_reg[32] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[32]),
        .Q(p_0_in[34]));
  FDCE \z1_data_reg[33] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[33]),
        .Q(p_0_in[35]));
  FDCE \z1_data_reg[3] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[3]),
        .Q(p_0_in[5]));
  FDCE \z1_data_reg[4] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[4]),
        .Q(p_0_in[6]));
  FDCE \z1_data_reg[5] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[5]),
        .Q(p_0_in[7]));
  FDCE \z1_data_reg[6] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[6]),
        .Q(p_0_in[8]));
  FDCE \z1_data_reg[7] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[7]),
        .Q(p_0_in[9]));
  FDCE \z1_data_reg[8] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[8]),
        .Q(p_0_in[10]));
  FDCE \z1_data_reg[9] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[9]),
        .Q(p_0_in[11]));
endmodule

(* ORIG_REF_NAME = "serialize" *) 
module block_design_pfs_daughtercard_0_0_serialize_27
   (tx_cnt_reg,
    \status_reg_reg[0] ,
    cmd_nxt,
    ser_clk,
    ser_rst,
    D,
    ser_rst_reg);
  output [31:0]tx_cnt_reg;
  output \status_reg_reg[0] ;
  output [0:0]cmd_nxt;
  input ser_clk;
  input ser_rst;
  input [0:0]D;
  input [33:0]ser_rst_reg;

  wire \/i__n_0 ;
  wire [0:0]D;
  wire \FSM_onehot_state[1]_i_1__0_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[3] ;
  wire [31:0]bitcount;
  wire bitcount0_carry__0_i_1__6_n_0;
  wire bitcount0_carry__0_i_2__6_n_0;
  wire bitcount0_carry__0_i_3__6_n_0;
  wire bitcount0_carry__0_i_4__6_n_0;
  wire bitcount0_carry__0_n_0;
  wire bitcount0_carry__0_n_1;
  wire bitcount0_carry__0_n_2;
  wire bitcount0_carry__0_n_3;
  wire bitcount0_carry__0_n_4;
  wire bitcount0_carry__0_n_5;
  wire bitcount0_carry__0_n_6;
  wire bitcount0_carry__0_n_7;
  wire bitcount0_carry__1_i_1__6_n_0;
  wire bitcount0_carry__1_i_2__6_n_0;
  wire bitcount0_carry__1_i_3__6_n_0;
  wire bitcount0_carry__1_i_4__6_n_0;
  wire bitcount0_carry__1_n_0;
  wire bitcount0_carry__1_n_1;
  wire bitcount0_carry__1_n_2;
  wire bitcount0_carry__1_n_3;
  wire bitcount0_carry__1_n_4;
  wire bitcount0_carry__1_n_5;
  wire bitcount0_carry__1_n_6;
  wire bitcount0_carry__1_n_7;
  wire bitcount0_carry__2_i_1__6_n_0;
  wire bitcount0_carry__2_i_2__6_n_0;
  wire bitcount0_carry__2_i_3__6_n_0;
  wire bitcount0_carry__2_i_4__6_n_0;
  wire bitcount0_carry__2_n_0;
  wire bitcount0_carry__2_n_1;
  wire bitcount0_carry__2_n_2;
  wire bitcount0_carry__2_n_3;
  wire bitcount0_carry__2_n_4;
  wire bitcount0_carry__2_n_5;
  wire bitcount0_carry__2_n_6;
  wire bitcount0_carry__2_n_7;
  wire bitcount0_carry__3_i_1__6_n_0;
  wire bitcount0_carry__3_i_2__6_n_0;
  wire bitcount0_carry__3_i_3__6_n_0;
  wire bitcount0_carry__3_i_4__6_n_0;
  wire bitcount0_carry__3_n_0;
  wire bitcount0_carry__3_n_1;
  wire bitcount0_carry__3_n_2;
  wire bitcount0_carry__3_n_3;
  wire bitcount0_carry__3_n_4;
  wire bitcount0_carry__3_n_5;
  wire bitcount0_carry__3_n_6;
  wire bitcount0_carry__3_n_7;
  wire bitcount0_carry__4_i_1__6_n_0;
  wire bitcount0_carry__4_i_2__6_n_0;
  wire bitcount0_carry__4_i_3__6_n_0;
  wire bitcount0_carry__4_i_4__6_n_0;
  wire bitcount0_carry__4_n_0;
  wire bitcount0_carry__4_n_1;
  wire bitcount0_carry__4_n_2;
  wire bitcount0_carry__4_n_3;
  wire bitcount0_carry__4_n_4;
  wire bitcount0_carry__4_n_5;
  wire bitcount0_carry__4_n_6;
  wire bitcount0_carry__4_n_7;
  wire bitcount0_carry__5_i_1__6_n_0;
  wire bitcount0_carry__5_i_2__6_n_0;
  wire bitcount0_carry__5_i_3__6_n_0;
  wire bitcount0_carry__5_i_4__6_n_0;
  wire bitcount0_carry__5_n_0;
  wire bitcount0_carry__5_n_1;
  wire bitcount0_carry__5_n_2;
  wire bitcount0_carry__5_n_3;
  wire bitcount0_carry__5_n_4;
  wire bitcount0_carry__5_n_5;
  wire bitcount0_carry__5_n_6;
  wire bitcount0_carry__5_n_7;
  wire bitcount0_carry__6_i_1__6_n_0;
  wire bitcount0_carry__6_i_2__6_n_0;
  wire bitcount0_carry__6_i_3__6_n_0;
  wire bitcount0_carry__6_n_2;
  wire bitcount0_carry__6_n_3;
  wire bitcount0_carry__6_n_5;
  wire bitcount0_carry__6_n_6;
  wire bitcount0_carry__6_n_7;
  wire bitcount0_carry_i_1__6_n_0;
  wire bitcount0_carry_i_2__6_n_0;
  wire bitcount0_carry_i_3__6_n_0;
  wire bitcount0_carry_i_4__6_n_0;
  wire bitcount0_carry_n_0;
  wire bitcount0_carry_n_1;
  wire bitcount0_carry_n_2;
  wire bitcount0_carry_n_3;
  wire bitcount0_carry_n_4;
  wire bitcount0_carry_n_5;
  wire bitcount0_carry_n_6;
  wire bitcount0_carry_n_7;
  wire \bitcount[0]_i_1__6_n_0 ;
  wire \bitcount[2]_i_1__0_n_0 ;
  wire \bitcount[5]_i_1__6_n_0 ;
  wire [31:1]bitcount_0;
  wire [0:0]cmd_nxt;
  wire i__i_2__0_n_0;
  wire i__i_3__0_n_0;
  wire i__i_4__0_n_0;
  wire i__i_5__0_n_0;
  wire i__i_6__0_n_0;
  wire i__i_7__0_n_0;
  wire next_state;
  wire [35:2]p_0_in;
  wire [36:2]p_1_in;
  wire ser_clk;
  (* RTL_KEEP = "yes" *) wire ser_rdy;
  wire ser_rst;
  wire [33:0]ser_rst_reg;
  wire [35:2]shift_reg;
  wire \shift_reg[1]_i_1__0_n_0 ;
  wire \shift_reg[1]_i_2_n_0 ;
  wire \shift_reg[1]_i_3_n_0 ;
  wire \shift_reg[1]_i_4_n_0 ;
  wire \shift_reg[1]_i_5_n_0 ;
  wire \shift_reg[1]_i_6_n_0 ;
  wire \shift_reg[1]_i_7_n_0 ;
  wire \shift_reg[36]_i_1__0_n_0 ;
  wire \shift_reg[36]_i_2__0_n_0 ;
  wire \status_reg_reg[0] ;
  wire \tx_cnt[0]_i_2__0_n_0 ;
  wire \tx_cnt[0]_i_3__0_n_0 ;
  wire \tx_cnt[0]_i_4__0_n_0 ;
  wire \tx_cnt[0]_i_5__0_n_0 ;
  wire \tx_cnt[12]_i_2__0_n_0 ;
  wire \tx_cnt[12]_i_3__0_n_0 ;
  wire \tx_cnt[12]_i_4__0_n_0 ;
  wire \tx_cnt[12]_i_5__0_n_0 ;
  wire \tx_cnt[16]_i_2__0_n_0 ;
  wire \tx_cnt[16]_i_3__0_n_0 ;
  wire \tx_cnt[16]_i_4__0_n_0 ;
  wire \tx_cnt[16]_i_5__0_n_0 ;
  wire \tx_cnt[20]_i_2__0_n_0 ;
  wire \tx_cnt[20]_i_3__0_n_0 ;
  wire \tx_cnt[20]_i_4__0_n_0 ;
  wire \tx_cnt[20]_i_5__0_n_0 ;
  wire \tx_cnt[24]_i_2__0_n_0 ;
  wire \tx_cnt[24]_i_3__0_n_0 ;
  wire \tx_cnt[24]_i_4__0_n_0 ;
  wire \tx_cnt[24]_i_5__0_n_0 ;
  wire \tx_cnt[28]_i_2__0_n_0 ;
  wire \tx_cnt[28]_i_3__0_n_0 ;
  wire \tx_cnt[28]_i_4__0_n_0 ;
  wire \tx_cnt[28]_i_5__0_n_0 ;
  wire \tx_cnt[4]_i_2__0_n_0 ;
  wire \tx_cnt[4]_i_3__0_n_0 ;
  wire \tx_cnt[4]_i_4__0_n_0 ;
  wire \tx_cnt[4]_i_5__0_n_0 ;
  wire \tx_cnt[8]_i_2__0_n_0 ;
  wire \tx_cnt[8]_i_3__0_n_0 ;
  wire \tx_cnt[8]_i_4__0_n_0 ;
  wire \tx_cnt[8]_i_5__0_n_0 ;
  wire [31:0]tx_cnt_reg;
  wire \tx_cnt_reg[0]_i_1__0_n_0 ;
  wire \tx_cnt_reg[0]_i_1__0_n_1 ;
  wire \tx_cnt_reg[0]_i_1__0_n_2 ;
  wire \tx_cnt_reg[0]_i_1__0_n_3 ;
  wire \tx_cnt_reg[0]_i_1__0_n_4 ;
  wire \tx_cnt_reg[0]_i_1__0_n_5 ;
  wire \tx_cnt_reg[0]_i_1__0_n_6 ;
  wire \tx_cnt_reg[0]_i_1__0_n_7 ;
  wire \tx_cnt_reg[12]_i_1__0_n_0 ;
  wire \tx_cnt_reg[12]_i_1__0_n_1 ;
  wire \tx_cnt_reg[12]_i_1__0_n_2 ;
  wire \tx_cnt_reg[12]_i_1__0_n_3 ;
  wire \tx_cnt_reg[12]_i_1__0_n_4 ;
  wire \tx_cnt_reg[12]_i_1__0_n_5 ;
  wire \tx_cnt_reg[12]_i_1__0_n_6 ;
  wire \tx_cnt_reg[12]_i_1__0_n_7 ;
  wire \tx_cnt_reg[16]_i_1__0_n_0 ;
  wire \tx_cnt_reg[16]_i_1__0_n_1 ;
  wire \tx_cnt_reg[16]_i_1__0_n_2 ;
  wire \tx_cnt_reg[16]_i_1__0_n_3 ;
  wire \tx_cnt_reg[16]_i_1__0_n_4 ;
  wire \tx_cnt_reg[16]_i_1__0_n_5 ;
  wire \tx_cnt_reg[16]_i_1__0_n_6 ;
  wire \tx_cnt_reg[16]_i_1__0_n_7 ;
  wire \tx_cnt_reg[20]_i_1__0_n_0 ;
  wire \tx_cnt_reg[20]_i_1__0_n_1 ;
  wire \tx_cnt_reg[20]_i_1__0_n_2 ;
  wire \tx_cnt_reg[20]_i_1__0_n_3 ;
  wire \tx_cnt_reg[20]_i_1__0_n_4 ;
  wire \tx_cnt_reg[20]_i_1__0_n_5 ;
  wire \tx_cnt_reg[20]_i_1__0_n_6 ;
  wire \tx_cnt_reg[20]_i_1__0_n_7 ;
  wire \tx_cnt_reg[24]_i_1__0_n_0 ;
  wire \tx_cnt_reg[24]_i_1__0_n_1 ;
  wire \tx_cnt_reg[24]_i_1__0_n_2 ;
  wire \tx_cnt_reg[24]_i_1__0_n_3 ;
  wire \tx_cnt_reg[24]_i_1__0_n_4 ;
  wire \tx_cnt_reg[24]_i_1__0_n_5 ;
  wire \tx_cnt_reg[24]_i_1__0_n_6 ;
  wire \tx_cnt_reg[24]_i_1__0_n_7 ;
  wire \tx_cnt_reg[28]_i_1__0_n_1 ;
  wire \tx_cnt_reg[28]_i_1__0_n_2 ;
  wire \tx_cnt_reg[28]_i_1__0_n_3 ;
  wire \tx_cnt_reg[28]_i_1__0_n_4 ;
  wire \tx_cnt_reg[28]_i_1__0_n_5 ;
  wire \tx_cnt_reg[28]_i_1__0_n_6 ;
  wire \tx_cnt_reg[28]_i_1__0_n_7 ;
  wire \tx_cnt_reg[4]_i_1__0_n_0 ;
  wire \tx_cnt_reg[4]_i_1__0_n_1 ;
  wire \tx_cnt_reg[4]_i_1__0_n_2 ;
  wire \tx_cnt_reg[4]_i_1__0_n_3 ;
  wire \tx_cnt_reg[4]_i_1__0_n_4 ;
  wire \tx_cnt_reg[4]_i_1__0_n_5 ;
  wire \tx_cnt_reg[4]_i_1__0_n_6 ;
  wire \tx_cnt_reg[4]_i_1__0_n_7 ;
  wire \tx_cnt_reg[8]_i_1__0_n_0 ;
  wire \tx_cnt_reg[8]_i_1__0_n_1 ;
  wire \tx_cnt_reg[8]_i_1__0_n_2 ;
  wire \tx_cnt_reg[8]_i_1__0_n_3 ;
  wire \tx_cnt_reg[8]_i_1__0_n_4 ;
  wire \tx_cnt_reg[8]_i_1__0_n_5 ;
  wire \tx_cnt_reg[8]_i_1__0_n_6 ;
  wire \tx_cnt_reg[8]_i_1__0_n_7 ;
  wire [3:2]NLW_bitcount0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_bitcount0_carry__6_O_UNCONNECTED;
  wire [3:3]\NLW_tx_cnt_reg[28]_i_1__0_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFEEEFFFFFEEEFEEE)) 
    \/i_ 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(next_state),
        .I4(D),
        .I5(ser_rdy),
        .O(\/i__n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_state[1]_i_1__0 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[1]_i_1__0_n_0 ));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(ser_clk),
        .CE(\/i__n_0 ),
        .D(1'b0),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .S(ser_rst));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(ser_clk),
        .CE(\/i__n_0 ),
        .D(\FSM_onehot_state[1]_i_1__0_n_0 ),
        .Q(ser_rdy),
        .R(ser_rst));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(ser_clk),
        .CE(\/i__n_0 ),
        .D(ser_rdy),
        .Q(\FSM_onehot_state_reg_n_0_[2] ),
        .R(ser_rst));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(ser_clk),
        .CE(\/i__n_0 ),
        .D(\FSM_onehot_state_reg_n_0_[2] ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(ser_rst));
  CARRY4 bitcount0_carry
       (.CI(1'b0),
        .CO({bitcount0_carry_n_0,bitcount0_carry_n_1,bitcount0_carry_n_2,bitcount0_carry_n_3}),
        .CYINIT(bitcount[0]),
        .DI(bitcount[4:1]),
        .O({bitcount0_carry_n_4,bitcount0_carry_n_5,bitcount0_carry_n_6,bitcount0_carry_n_7}),
        .S({bitcount0_carry_i_1__6_n_0,bitcount0_carry_i_2__6_n_0,bitcount0_carry_i_3__6_n_0,bitcount0_carry_i_4__6_n_0}));
  CARRY4 bitcount0_carry__0
       (.CI(bitcount0_carry_n_0),
        .CO({bitcount0_carry__0_n_0,bitcount0_carry__0_n_1,bitcount0_carry__0_n_2,bitcount0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(bitcount[8:5]),
        .O({bitcount0_carry__0_n_4,bitcount0_carry__0_n_5,bitcount0_carry__0_n_6,bitcount0_carry__0_n_7}),
        .S({bitcount0_carry__0_i_1__6_n_0,bitcount0_carry__0_i_2__6_n_0,bitcount0_carry__0_i_3__6_n_0,bitcount0_carry__0_i_4__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_1__6
       (.I0(bitcount[8]),
        .O(bitcount0_carry__0_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_2__6
       (.I0(bitcount[7]),
        .O(bitcount0_carry__0_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_3__6
       (.I0(bitcount[6]),
        .O(bitcount0_carry__0_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_4__6
       (.I0(bitcount[5]),
        .O(bitcount0_carry__0_i_4__6_n_0));
  CARRY4 bitcount0_carry__1
       (.CI(bitcount0_carry__0_n_0),
        .CO({bitcount0_carry__1_n_0,bitcount0_carry__1_n_1,bitcount0_carry__1_n_2,bitcount0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(bitcount[12:9]),
        .O({bitcount0_carry__1_n_4,bitcount0_carry__1_n_5,bitcount0_carry__1_n_6,bitcount0_carry__1_n_7}),
        .S({bitcount0_carry__1_i_1__6_n_0,bitcount0_carry__1_i_2__6_n_0,bitcount0_carry__1_i_3__6_n_0,bitcount0_carry__1_i_4__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_1__6
       (.I0(bitcount[12]),
        .O(bitcount0_carry__1_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_2__6
       (.I0(bitcount[11]),
        .O(bitcount0_carry__1_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_3__6
       (.I0(bitcount[10]),
        .O(bitcount0_carry__1_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_4__6
       (.I0(bitcount[9]),
        .O(bitcount0_carry__1_i_4__6_n_0));
  CARRY4 bitcount0_carry__2
       (.CI(bitcount0_carry__1_n_0),
        .CO({bitcount0_carry__2_n_0,bitcount0_carry__2_n_1,bitcount0_carry__2_n_2,bitcount0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(bitcount[16:13]),
        .O({bitcount0_carry__2_n_4,bitcount0_carry__2_n_5,bitcount0_carry__2_n_6,bitcount0_carry__2_n_7}),
        .S({bitcount0_carry__2_i_1__6_n_0,bitcount0_carry__2_i_2__6_n_0,bitcount0_carry__2_i_3__6_n_0,bitcount0_carry__2_i_4__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_1__6
       (.I0(bitcount[16]),
        .O(bitcount0_carry__2_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_2__6
       (.I0(bitcount[15]),
        .O(bitcount0_carry__2_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_3__6
       (.I0(bitcount[14]),
        .O(bitcount0_carry__2_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_4__6
       (.I0(bitcount[13]),
        .O(bitcount0_carry__2_i_4__6_n_0));
  CARRY4 bitcount0_carry__3
       (.CI(bitcount0_carry__2_n_0),
        .CO({bitcount0_carry__3_n_0,bitcount0_carry__3_n_1,bitcount0_carry__3_n_2,bitcount0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(bitcount[20:17]),
        .O({bitcount0_carry__3_n_4,bitcount0_carry__3_n_5,bitcount0_carry__3_n_6,bitcount0_carry__3_n_7}),
        .S({bitcount0_carry__3_i_1__6_n_0,bitcount0_carry__3_i_2__6_n_0,bitcount0_carry__3_i_3__6_n_0,bitcount0_carry__3_i_4__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_1__6
       (.I0(bitcount[20]),
        .O(bitcount0_carry__3_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_2__6
       (.I0(bitcount[19]),
        .O(bitcount0_carry__3_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_3__6
       (.I0(bitcount[18]),
        .O(bitcount0_carry__3_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_4__6
       (.I0(bitcount[17]),
        .O(bitcount0_carry__3_i_4__6_n_0));
  CARRY4 bitcount0_carry__4
       (.CI(bitcount0_carry__3_n_0),
        .CO({bitcount0_carry__4_n_0,bitcount0_carry__4_n_1,bitcount0_carry__4_n_2,bitcount0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(bitcount[24:21]),
        .O({bitcount0_carry__4_n_4,bitcount0_carry__4_n_5,bitcount0_carry__4_n_6,bitcount0_carry__4_n_7}),
        .S({bitcount0_carry__4_i_1__6_n_0,bitcount0_carry__4_i_2__6_n_0,bitcount0_carry__4_i_3__6_n_0,bitcount0_carry__4_i_4__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_1__6
       (.I0(bitcount[24]),
        .O(bitcount0_carry__4_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_2__6
       (.I0(bitcount[23]),
        .O(bitcount0_carry__4_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_3__6
       (.I0(bitcount[22]),
        .O(bitcount0_carry__4_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_4__6
       (.I0(bitcount[21]),
        .O(bitcount0_carry__4_i_4__6_n_0));
  CARRY4 bitcount0_carry__5
       (.CI(bitcount0_carry__4_n_0),
        .CO({bitcount0_carry__5_n_0,bitcount0_carry__5_n_1,bitcount0_carry__5_n_2,bitcount0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(bitcount[28:25]),
        .O({bitcount0_carry__5_n_4,bitcount0_carry__5_n_5,bitcount0_carry__5_n_6,bitcount0_carry__5_n_7}),
        .S({bitcount0_carry__5_i_1__6_n_0,bitcount0_carry__5_i_2__6_n_0,bitcount0_carry__5_i_3__6_n_0,bitcount0_carry__5_i_4__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_1__6
       (.I0(bitcount[28]),
        .O(bitcount0_carry__5_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_2__6
       (.I0(bitcount[27]),
        .O(bitcount0_carry__5_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_3__6
       (.I0(bitcount[26]),
        .O(bitcount0_carry__5_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_4__6
       (.I0(bitcount[25]),
        .O(bitcount0_carry__5_i_4__6_n_0));
  CARRY4 bitcount0_carry__6
       (.CI(bitcount0_carry__5_n_0),
        .CO({NLW_bitcount0_carry__6_CO_UNCONNECTED[3:2],bitcount0_carry__6_n_2,bitcount0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,bitcount[30:29]}),
        .O({NLW_bitcount0_carry__6_O_UNCONNECTED[3],bitcount0_carry__6_n_5,bitcount0_carry__6_n_6,bitcount0_carry__6_n_7}),
        .S({1'b0,bitcount0_carry__6_i_1__6_n_0,bitcount0_carry__6_i_2__6_n_0,bitcount0_carry__6_i_3__6_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__6_i_1__6
       (.I0(bitcount[31]),
        .O(bitcount0_carry__6_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__6_i_2__6
       (.I0(bitcount[30]),
        .O(bitcount0_carry__6_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__6_i_3__6
       (.I0(bitcount[29]),
        .O(bitcount0_carry__6_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_1__6
       (.I0(bitcount[4]),
        .O(bitcount0_carry_i_1__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_2__6
       (.I0(bitcount[3]),
        .O(bitcount0_carry_i_2__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_3__6
       (.I0(bitcount[2]),
        .O(bitcount0_carry_i_3__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_4__6
       (.I0(bitcount[1]),
        .O(bitcount0_carry_i_4__6_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \bitcount[0]_i_1__6 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount[0]),
        .O(\bitcount[0]_i_1__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[10]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__1_n_6),
        .O(bitcount_0[10]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[11]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__1_n_5),
        .O(bitcount_0[11]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[12]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__1_n_4),
        .O(bitcount_0[12]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[13]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__2_n_7),
        .O(bitcount_0[13]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[14]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__2_n_6),
        .O(bitcount_0[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[15]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__2_n_5),
        .O(bitcount_0[15]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[16]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__2_n_4),
        .O(bitcount_0[16]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[17]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__3_n_7),
        .O(bitcount_0[17]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[18]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__3_n_6),
        .O(bitcount_0[18]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[19]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__3_n_5),
        .O(bitcount_0[19]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[1]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry_n_7),
        .O(bitcount_0[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[20]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__3_n_4),
        .O(bitcount_0[20]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[21]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__4_n_7),
        .O(bitcount_0[21]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[22]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__4_n_6),
        .O(bitcount_0[22]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[23]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__4_n_5),
        .O(bitcount_0[23]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[24]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__4_n_4),
        .O(bitcount_0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[25]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__5_n_7),
        .O(bitcount_0[25]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[26]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__5_n_6),
        .O(bitcount_0[26]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[27]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__5_n_5),
        .O(bitcount_0[27]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[28]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__5_n_4),
        .O(bitcount_0[28]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[29]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__6_n_7),
        .O(bitcount_0[29]));
  LUT2 #(
    .INIT(4'hB)) 
    \bitcount[2]_i_1__0 
       (.I0(bitcount0_carry_n_6),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\bitcount[2]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[30]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__6_n_6),
        .O(bitcount_0[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[31]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__6_n_5),
        .O(bitcount_0[31]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[3]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry_n_5),
        .O(bitcount_0[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[4]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry_n_4),
        .O(bitcount_0[4]));
  LUT2 #(
    .INIT(4'hB)) 
    \bitcount[5]_i_1__6 
       (.I0(bitcount0_carry__0_n_7),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\bitcount[5]_i_1__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[6]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__0_n_6),
        .O(bitcount_0[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[7]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__0_n_5),
        .O(bitcount_0[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[8]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__0_n_4),
        .O(bitcount_0[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[9]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__1_n_7),
        .O(bitcount_0[9]));
  FDCE \bitcount_reg[0] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(\bitcount[0]_i_1__6_n_0 ),
        .Q(bitcount[0]));
  FDCE \bitcount_reg[10] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[10]),
        .Q(bitcount[10]));
  FDCE \bitcount_reg[11] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[11]),
        .Q(bitcount[11]));
  FDCE \bitcount_reg[12] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[12]),
        .Q(bitcount[12]));
  FDCE \bitcount_reg[13] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[13]),
        .Q(bitcount[13]));
  FDCE \bitcount_reg[14] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[14]),
        .Q(bitcount[14]));
  FDCE \bitcount_reg[15] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[15]),
        .Q(bitcount[15]));
  FDCE \bitcount_reg[16] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[16]),
        .Q(bitcount[16]));
  FDCE \bitcount_reg[17] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[17]),
        .Q(bitcount[17]));
  FDCE \bitcount_reg[18] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[18]),
        .Q(bitcount[18]));
  FDCE \bitcount_reg[19] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[19]),
        .Q(bitcount[19]));
  FDCE \bitcount_reg[1] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[1]),
        .Q(bitcount[1]));
  FDCE \bitcount_reg[20] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[20]),
        .Q(bitcount[20]));
  FDCE \bitcount_reg[21] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[21]),
        .Q(bitcount[21]));
  FDCE \bitcount_reg[22] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[22]),
        .Q(bitcount[22]));
  FDCE \bitcount_reg[23] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[23]),
        .Q(bitcount[23]));
  FDCE \bitcount_reg[24] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[24]),
        .Q(bitcount[24]));
  FDCE \bitcount_reg[25] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[25]),
        .Q(bitcount[25]));
  FDCE \bitcount_reg[26] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[26]),
        .Q(bitcount[26]));
  FDCE \bitcount_reg[27] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[27]),
        .Q(bitcount[27]));
  FDCE \bitcount_reg[28] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[28]),
        .Q(bitcount[28]));
  FDCE \bitcount_reg[29] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[29]),
        .Q(bitcount[29]));
  FDCE \bitcount_reg[2] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(\bitcount[2]_i_1__0_n_0 ),
        .Q(bitcount[2]));
  FDCE \bitcount_reg[30] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[30]),
        .Q(bitcount[30]));
  FDCE \bitcount_reg[31] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[31]),
        .Q(bitcount[31]));
  FDCE \bitcount_reg[3] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[3]),
        .Q(bitcount[3]));
  FDCE \bitcount_reg[4] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[4]),
        .Q(bitcount[4]));
  FDCE \bitcount_reg[5] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(\bitcount[5]_i_1__6_n_0 ),
        .Q(bitcount[5]));
  FDCE \bitcount_reg[6] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[6]),
        .Q(bitcount[6]));
  FDCE \bitcount_reg[7] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[7]),
        .Q(bitcount[7]));
  FDCE \bitcount_reg[8] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[8]),
        .Q(bitcount[8]));
  FDCE \bitcount_reg[9] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[9]),
        .Q(bitcount[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \genblk5_0.fifo_36_bl.fifo_36_bl_i_1__6 
       (.I0(ser_rdy),
        .I1(D),
        .O(\status_reg_reg[0] ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    i__i_1__0
       (.I0(i__i_2__0_n_0),
        .I1(i__i_3__0_n_0),
        .I2(i__i_4__0_n_0),
        .I3(i__i_5__0_n_0),
        .I4(i__i_6__0_n_0),
        .I5(i__i_7__0_n_0),
        .O(next_state));
  LUT2 #(
    .INIT(4'h1)) 
    i__i_2__0
       (.I0(bitcount[0]),
        .I1(bitcount[1]),
        .O(i__i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    i__i_3__0
       (.I0(bitcount[4]),
        .I1(bitcount[5]),
        .I2(bitcount[2]),
        .I3(bitcount[3]),
        .I4(bitcount[7]),
        .I5(bitcount[6]),
        .O(i__i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    i__i_4__0
       (.I0(bitcount[10]),
        .I1(bitcount[11]),
        .I2(bitcount[8]),
        .I3(bitcount[9]),
        .I4(bitcount[13]),
        .I5(bitcount[12]),
        .O(i__i_4__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    i__i_5__0
       (.I0(bitcount[16]),
        .I1(bitcount[17]),
        .I2(bitcount[14]),
        .I3(bitcount[15]),
        .I4(bitcount[19]),
        .I5(bitcount[18]),
        .O(i__i_5__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    i__i_6__0
       (.I0(bitcount[22]),
        .I1(bitcount[23]),
        .I2(bitcount[20]),
        .I3(bitcount[21]),
        .I4(bitcount[25]),
        .I5(bitcount[24]),
        .O(i__i_6__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    i__i_7__0
       (.I0(bitcount[28]),
        .I1(bitcount[29]),
        .I2(bitcount[26]),
        .I3(bitcount[27]),
        .I4(bitcount[31]),
        .I5(bitcount[30]),
        .O(i__i_7__0_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[10]_i_1 
       (.I0(p_1_in[10]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[10]),
        .O(shift_reg[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[11]_i_1 
       (.I0(p_1_in[11]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[11]),
        .O(shift_reg[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[12]_i_1 
       (.I0(p_1_in[12]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[12]),
        .O(shift_reg[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[13]_i_1 
       (.I0(p_1_in[13]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[13]),
        .O(shift_reg[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[14]_i_1 
       (.I0(p_1_in[14]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[14]),
        .O(shift_reg[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[15]_i_1 
       (.I0(p_1_in[15]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[15]),
        .O(shift_reg[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[16]_i_1 
       (.I0(p_1_in[16]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[16]),
        .O(shift_reg[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[17]_i_1 
       (.I0(p_1_in[17]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[17]),
        .O(shift_reg[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[18]_i_1 
       (.I0(p_1_in[18]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[18]),
        .O(shift_reg[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[19]_i_1 
       (.I0(p_1_in[19]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[19]),
        .O(shift_reg[19]));
  LUT6 #(
    .INIT(64'h0000000096696996)) 
    \shift_reg[1]_i_1__0 
       (.I0(\shift_reg[1]_i_2_n_0 ),
        .I1(\shift_reg[1]_i_3_n_0 ),
        .I2(\shift_reg[1]_i_4_n_0 ),
        .I3(\shift_reg[1]_i_5_n_0 ),
        .I4(\shift_reg[1]_i_6_n_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\shift_reg[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \shift_reg[1]_i_2 
       (.I0(p_0_in[19]),
        .I1(p_0_in[18]),
        .I2(p_0_in[22]),
        .I3(p_0_in[23]),
        .I4(p_0_in[20]),
        .I5(p_0_in[21]),
        .O(\shift_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \shift_reg[1]_i_3 
       (.I0(p_0_in[25]),
        .I1(p_0_in[24]),
        .I2(p_0_in[28]),
        .I3(p_0_in[29]),
        .I4(p_0_in[26]),
        .I5(p_0_in[27]),
        .O(\shift_reg[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \shift_reg[1]_i_4 
       (.I0(p_0_in[6]),
        .I1(p_0_in[7]),
        .I2(p_0_in[11]),
        .I3(p_0_in[10]),
        .I4(p_0_in[9]),
        .I5(p_0_in[8]),
        .O(\shift_reg[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \shift_reg[1]_i_5 
       (.I0(p_0_in[12]),
        .I1(p_0_in[13]),
        .I2(p_0_in[17]),
        .I3(p_0_in[16]),
        .I4(p_0_in[15]),
        .I5(p_0_in[14]),
        .O(\shift_reg[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \shift_reg[1]_i_6 
       (.I0(p_0_in[4]),
        .I1(p_0_in[5]),
        .I2(p_0_in[2]),
        .I3(p_0_in[3]),
        .I4(\shift_reg[1]_i_7_n_0 ),
        .O(\shift_reg[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \shift_reg[1]_i_7 
       (.I0(p_0_in[31]),
        .I1(p_0_in[30]),
        .I2(p_0_in[34]),
        .I3(p_0_in[35]),
        .I4(p_0_in[32]),
        .I5(p_0_in[33]),
        .O(\shift_reg[1]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[20]_i_1 
       (.I0(p_1_in[20]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[20]),
        .O(shift_reg[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[21]_i_1 
       (.I0(p_1_in[21]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[21]),
        .O(shift_reg[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[22]_i_1 
       (.I0(p_1_in[22]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[22]),
        .O(shift_reg[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[23]_i_1 
       (.I0(p_1_in[23]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[23]),
        .O(shift_reg[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[24]_i_1 
       (.I0(p_1_in[24]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[24]),
        .O(shift_reg[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[25]_i_1 
       (.I0(p_1_in[25]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[25]),
        .O(shift_reg[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[26]_i_1 
       (.I0(p_1_in[26]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[26]),
        .O(shift_reg[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[27]_i_1 
       (.I0(p_1_in[27]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[27]),
        .O(shift_reg[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[28]_i_1 
       (.I0(p_1_in[28]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[28]),
        .O(shift_reg[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[29]_i_1 
       (.I0(p_1_in[29]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[29]),
        .O(shift_reg[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[2]_i_1 
       (.I0(p_1_in[2]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[2]),
        .O(shift_reg[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[30]_i_1 
       (.I0(p_1_in[30]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[30]),
        .O(shift_reg[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[31]_i_1 
       (.I0(p_1_in[31]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[31]),
        .O(shift_reg[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[32]_i_1 
       (.I0(p_1_in[32]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[32]),
        .O(shift_reg[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[33]_i_1 
       (.I0(p_1_in[33]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[33]),
        .O(shift_reg[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[34]_i_1 
       (.I0(p_1_in[34]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[34]),
        .O(shift_reg[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[35]_i_1 
       (.I0(p_1_in[35]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[35]),
        .O(shift_reg[35]));
  LUT2 #(
    .INIT(4'hE)) 
    \shift_reg[36]_i_1__0 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .O(\shift_reg[36]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \shift_reg[36]_i_2__0 
       (.I0(p_1_in[36]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\shift_reg[36]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[3]_i_1 
       (.I0(p_1_in[3]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[3]),
        .O(shift_reg[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[4]_i_1 
       (.I0(p_1_in[4]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[4]),
        .O(shift_reg[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[5]_i_1 
       (.I0(p_1_in[5]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[5]),
        .O(shift_reg[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[6]_i_1 
       (.I0(p_1_in[6]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[6]),
        .O(shift_reg[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[7]_i_1 
       (.I0(p_1_in[7]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[7]),
        .O(shift_reg[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[8]_i_1 
       (.I0(p_1_in[8]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[8]),
        .O(shift_reg[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[9]_i_1 
       (.I0(p_1_in[9]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[9]),
        .O(shift_reg[9]));
  FDCE \shift_reg_reg[10] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[10]),
        .Q(p_1_in[11]));
  FDCE \shift_reg_reg[11] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[11]),
        .Q(p_1_in[12]));
  FDCE \shift_reg_reg[12] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[12]),
        .Q(p_1_in[13]));
  FDCE \shift_reg_reg[13] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[13]),
        .Q(p_1_in[14]));
  FDCE \shift_reg_reg[14] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[14]),
        .Q(p_1_in[15]));
  FDCE \shift_reg_reg[15] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[15]),
        .Q(p_1_in[16]));
  FDCE \shift_reg_reg[16] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[16]),
        .Q(p_1_in[17]));
  FDCE \shift_reg_reg[17] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[17]),
        .Q(p_1_in[18]));
  FDCE \shift_reg_reg[18] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[18]),
        .Q(p_1_in[19]));
  FDCE \shift_reg_reg[19] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[19]),
        .Q(p_1_in[20]));
  FDCE \shift_reg_reg[1] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(\shift_reg[1]_i_1__0_n_0 ),
        .Q(p_1_in[2]));
  FDCE \shift_reg_reg[20] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[20]),
        .Q(p_1_in[21]));
  FDCE \shift_reg_reg[21] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[21]),
        .Q(p_1_in[22]));
  FDCE \shift_reg_reg[22] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[22]),
        .Q(p_1_in[23]));
  FDCE \shift_reg_reg[23] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[23]),
        .Q(p_1_in[24]));
  FDCE \shift_reg_reg[24] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[24]),
        .Q(p_1_in[25]));
  FDCE \shift_reg_reg[25] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[25]),
        .Q(p_1_in[26]));
  FDCE \shift_reg_reg[26] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[26]),
        .Q(p_1_in[27]));
  FDCE \shift_reg_reg[27] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[27]),
        .Q(p_1_in[28]));
  FDCE \shift_reg_reg[28] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[28]),
        .Q(p_1_in[29]));
  FDCE \shift_reg_reg[29] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[29]),
        .Q(p_1_in[30]));
  FDCE \shift_reg_reg[2] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[2]),
        .Q(p_1_in[3]));
  FDCE \shift_reg_reg[30] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[30]),
        .Q(p_1_in[31]));
  FDCE \shift_reg_reg[31] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[31]),
        .Q(p_1_in[32]));
  FDCE \shift_reg_reg[32] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[32]),
        .Q(p_1_in[33]));
  FDCE \shift_reg_reg[33] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[33]),
        .Q(p_1_in[34]));
  FDCE \shift_reg_reg[34] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[34]),
        .Q(p_1_in[35]));
  FDCE \shift_reg_reg[35] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[35]),
        .Q(p_1_in[36]));
  FDCE \shift_reg_reg[36] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(\shift_reg[36]_i_2__0_n_0 ),
        .Q(cmd_nxt));
  FDCE \shift_reg_reg[3] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[3]),
        .Q(p_1_in[4]));
  FDCE \shift_reg_reg[4] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[4]),
        .Q(p_1_in[5]));
  FDCE \shift_reg_reg[5] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[5]),
        .Q(p_1_in[6]));
  FDCE \shift_reg_reg[6] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[6]),
        .Q(p_1_in[7]));
  FDCE \shift_reg_reg[7] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[7]),
        .Q(p_1_in[8]));
  FDCE \shift_reg_reg[8] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[8]),
        .Q(p_1_in[9]));
  FDCE \shift_reg_reg[9] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__0_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[9]),
        .Q(p_1_in[10]));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[0]_i_2__0 
       (.I0(tx_cnt_reg[3]),
        .O(\tx_cnt[0]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[0]_i_3__0 
       (.I0(tx_cnt_reg[2]),
        .O(\tx_cnt[0]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[0]_i_4__0 
       (.I0(tx_cnt_reg[1]),
        .O(\tx_cnt[0]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tx_cnt[0]_i_5__0 
       (.I0(tx_cnt_reg[0]),
        .O(\tx_cnt[0]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[12]_i_2__0 
       (.I0(tx_cnt_reg[15]),
        .O(\tx_cnt[12]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[12]_i_3__0 
       (.I0(tx_cnt_reg[14]),
        .O(\tx_cnt[12]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[12]_i_4__0 
       (.I0(tx_cnt_reg[13]),
        .O(\tx_cnt[12]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[12]_i_5__0 
       (.I0(tx_cnt_reg[12]),
        .O(\tx_cnt[12]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[16]_i_2__0 
       (.I0(tx_cnt_reg[19]),
        .O(\tx_cnt[16]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[16]_i_3__0 
       (.I0(tx_cnt_reg[18]),
        .O(\tx_cnt[16]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[16]_i_4__0 
       (.I0(tx_cnt_reg[17]),
        .O(\tx_cnt[16]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[16]_i_5__0 
       (.I0(tx_cnt_reg[16]),
        .O(\tx_cnt[16]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[20]_i_2__0 
       (.I0(tx_cnt_reg[23]),
        .O(\tx_cnt[20]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[20]_i_3__0 
       (.I0(tx_cnt_reg[22]),
        .O(\tx_cnt[20]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[20]_i_4__0 
       (.I0(tx_cnt_reg[21]),
        .O(\tx_cnt[20]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[20]_i_5__0 
       (.I0(tx_cnt_reg[20]),
        .O(\tx_cnt[20]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[24]_i_2__0 
       (.I0(tx_cnt_reg[27]),
        .O(\tx_cnt[24]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[24]_i_3__0 
       (.I0(tx_cnt_reg[26]),
        .O(\tx_cnt[24]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[24]_i_4__0 
       (.I0(tx_cnt_reg[25]),
        .O(\tx_cnt[24]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[24]_i_5__0 
       (.I0(tx_cnt_reg[24]),
        .O(\tx_cnt[24]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[28]_i_2__0 
       (.I0(tx_cnt_reg[31]),
        .O(\tx_cnt[28]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[28]_i_3__0 
       (.I0(tx_cnt_reg[30]),
        .O(\tx_cnt[28]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[28]_i_4__0 
       (.I0(tx_cnt_reg[29]),
        .O(\tx_cnt[28]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[28]_i_5__0 
       (.I0(tx_cnt_reg[28]),
        .O(\tx_cnt[28]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[4]_i_2__0 
       (.I0(tx_cnt_reg[7]),
        .O(\tx_cnt[4]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[4]_i_3__0 
       (.I0(tx_cnt_reg[6]),
        .O(\tx_cnt[4]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[4]_i_4__0 
       (.I0(tx_cnt_reg[5]),
        .O(\tx_cnt[4]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[4]_i_5__0 
       (.I0(tx_cnt_reg[4]),
        .O(\tx_cnt[4]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[8]_i_2__0 
       (.I0(tx_cnt_reg[11]),
        .O(\tx_cnt[8]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[8]_i_3__0 
       (.I0(tx_cnt_reg[10]),
        .O(\tx_cnt[8]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[8]_i_4__0 
       (.I0(tx_cnt_reg[9]),
        .O(\tx_cnt[8]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[8]_i_5__0 
       (.I0(tx_cnt_reg[8]),
        .O(\tx_cnt[8]_i_5__0_n_0 ));
  FDCE \tx_cnt_reg[0] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[0]_i_1__0_n_7 ),
        .Q(tx_cnt_reg[0]));
  CARRY4 \tx_cnt_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\tx_cnt_reg[0]_i_1__0_n_0 ,\tx_cnt_reg[0]_i_1__0_n_1 ,\tx_cnt_reg[0]_i_1__0_n_2 ,\tx_cnt_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\tx_cnt_reg[0]_i_1__0_n_4 ,\tx_cnt_reg[0]_i_1__0_n_5 ,\tx_cnt_reg[0]_i_1__0_n_6 ,\tx_cnt_reg[0]_i_1__0_n_7 }),
        .S({\tx_cnt[0]_i_2__0_n_0 ,\tx_cnt[0]_i_3__0_n_0 ,\tx_cnt[0]_i_4__0_n_0 ,\tx_cnt[0]_i_5__0_n_0 }));
  FDCE \tx_cnt_reg[10] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[8]_i_1__0_n_5 ),
        .Q(tx_cnt_reg[10]));
  FDCE \tx_cnt_reg[11] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[8]_i_1__0_n_4 ),
        .Q(tx_cnt_reg[11]));
  FDCE \tx_cnt_reg[12] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[12]_i_1__0_n_7 ),
        .Q(tx_cnt_reg[12]));
  CARRY4 \tx_cnt_reg[12]_i_1__0 
       (.CI(\tx_cnt_reg[8]_i_1__0_n_0 ),
        .CO({\tx_cnt_reg[12]_i_1__0_n_0 ,\tx_cnt_reg[12]_i_1__0_n_1 ,\tx_cnt_reg[12]_i_1__0_n_2 ,\tx_cnt_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[12]_i_1__0_n_4 ,\tx_cnt_reg[12]_i_1__0_n_5 ,\tx_cnt_reg[12]_i_1__0_n_6 ,\tx_cnt_reg[12]_i_1__0_n_7 }),
        .S({\tx_cnt[12]_i_2__0_n_0 ,\tx_cnt[12]_i_3__0_n_0 ,\tx_cnt[12]_i_4__0_n_0 ,\tx_cnt[12]_i_5__0_n_0 }));
  FDCE \tx_cnt_reg[13] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[12]_i_1__0_n_6 ),
        .Q(tx_cnt_reg[13]));
  FDCE \tx_cnt_reg[14] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[12]_i_1__0_n_5 ),
        .Q(tx_cnt_reg[14]));
  FDCE \tx_cnt_reg[15] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[12]_i_1__0_n_4 ),
        .Q(tx_cnt_reg[15]));
  FDCE \tx_cnt_reg[16] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[16]_i_1__0_n_7 ),
        .Q(tx_cnt_reg[16]));
  CARRY4 \tx_cnt_reg[16]_i_1__0 
       (.CI(\tx_cnt_reg[12]_i_1__0_n_0 ),
        .CO({\tx_cnt_reg[16]_i_1__0_n_0 ,\tx_cnt_reg[16]_i_1__0_n_1 ,\tx_cnt_reg[16]_i_1__0_n_2 ,\tx_cnt_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[16]_i_1__0_n_4 ,\tx_cnt_reg[16]_i_1__0_n_5 ,\tx_cnt_reg[16]_i_1__0_n_6 ,\tx_cnt_reg[16]_i_1__0_n_7 }),
        .S({\tx_cnt[16]_i_2__0_n_0 ,\tx_cnt[16]_i_3__0_n_0 ,\tx_cnt[16]_i_4__0_n_0 ,\tx_cnt[16]_i_5__0_n_0 }));
  FDCE \tx_cnt_reg[17] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[16]_i_1__0_n_6 ),
        .Q(tx_cnt_reg[17]));
  FDCE \tx_cnt_reg[18] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[16]_i_1__0_n_5 ),
        .Q(tx_cnt_reg[18]));
  FDCE \tx_cnt_reg[19] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[16]_i_1__0_n_4 ),
        .Q(tx_cnt_reg[19]));
  FDCE \tx_cnt_reg[1] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[0]_i_1__0_n_6 ),
        .Q(tx_cnt_reg[1]));
  FDCE \tx_cnt_reg[20] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[20]_i_1__0_n_7 ),
        .Q(tx_cnt_reg[20]));
  CARRY4 \tx_cnt_reg[20]_i_1__0 
       (.CI(\tx_cnt_reg[16]_i_1__0_n_0 ),
        .CO({\tx_cnt_reg[20]_i_1__0_n_0 ,\tx_cnt_reg[20]_i_1__0_n_1 ,\tx_cnt_reg[20]_i_1__0_n_2 ,\tx_cnt_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[20]_i_1__0_n_4 ,\tx_cnt_reg[20]_i_1__0_n_5 ,\tx_cnt_reg[20]_i_1__0_n_6 ,\tx_cnt_reg[20]_i_1__0_n_7 }),
        .S({\tx_cnt[20]_i_2__0_n_0 ,\tx_cnt[20]_i_3__0_n_0 ,\tx_cnt[20]_i_4__0_n_0 ,\tx_cnt[20]_i_5__0_n_0 }));
  FDCE \tx_cnt_reg[21] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[20]_i_1__0_n_6 ),
        .Q(tx_cnt_reg[21]));
  FDCE \tx_cnt_reg[22] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[20]_i_1__0_n_5 ),
        .Q(tx_cnt_reg[22]));
  FDCE \tx_cnt_reg[23] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[20]_i_1__0_n_4 ),
        .Q(tx_cnt_reg[23]));
  FDCE \tx_cnt_reg[24] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[24]_i_1__0_n_7 ),
        .Q(tx_cnt_reg[24]));
  CARRY4 \tx_cnt_reg[24]_i_1__0 
       (.CI(\tx_cnt_reg[20]_i_1__0_n_0 ),
        .CO({\tx_cnt_reg[24]_i_1__0_n_0 ,\tx_cnt_reg[24]_i_1__0_n_1 ,\tx_cnt_reg[24]_i_1__0_n_2 ,\tx_cnt_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[24]_i_1__0_n_4 ,\tx_cnt_reg[24]_i_1__0_n_5 ,\tx_cnt_reg[24]_i_1__0_n_6 ,\tx_cnt_reg[24]_i_1__0_n_7 }),
        .S({\tx_cnt[24]_i_2__0_n_0 ,\tx_cnt[24]_i_3__0_n_0 ,\tx_cnt[24]_i_4__0_n_0 ,\tx_cnt[24]_i_5__0_n_0 }));
  FDCE \tx_cnt_reg[25] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[24]_i_1__0_n_6 ),
        .Q(tx_cnt_reg[25]));
  FDCE \tx_cnt_reg[26] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[24]_i_1__0_n_5 ),
        .Q(tx_cnt_reg[26]));
  FDCE \tx_cnt_reg[27] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[24]_i_1__0_n_4 ),
        .Q(tx_cnt_reg[27]));
  FDCE \tx_cnt_reg[28] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[28]_i_1__0_n_7 ),
        .Q(tx_cnt_reg[28]));
  CARRY4 \tx_cnt_reg[28]_i_1__0 
       (.CI(\tx_cnt_reg[24]_i_1__0_n_0 ),
        .CO({\NLW_tx_cnt_reg[28]_i_1__0_CO_UNCONNECTED [3],\tx_cnt_reg[28]_i_1__0_n_1 ,\tx_cnt_reg[28]_i_1__0_n_2 ,\tx_cnt_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[28]_i_1__0_n_4 ,\tx_cnt_reg[28]_i_1__0_n_5 ,\tx_cnt_reg[28]_i_1__0_n_6 ,\tx_cnt_reg[28]_i_1__0_n_7 }),
        .S({\tx_cnt[28]_i_2__0_n_0 ,\tx_cnt[28]_i_3__0_n_0 ,\tx_cnt[28]_i_4__0_n_0 ,\tx_cnt[28]_i_5__0_n_0 }));
  FDCE \tx_cnt_reg[29] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[28]_i_1__0_n_6 ),
        .Q(tx_cnt_reg[29]));
  FDCE \tx_cnt_reg[2] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[0]_i_1__0_n_5 ),
        .Q(tx_cnt_reg[2]));
  FDCE \tx_cnt_reg[30] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[28]_i_1__0_n_5 ),
        .Q(tx_cnt_reg[30]));
  FDCE \tx_cnt_reg[31] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[28]_i_1__0_n_4 ),
        .Q(tx_cnt_reg[31]));
  FDCE \tx_cnt_reg[3] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[0]_i_1__0_n_4 ),
        .Q(tx_cnt_reg[3]));
  FDCE \tx_cnt_reg[4] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[4]_i_1__0_n_7 ),
        .Q(tx_cnt_reg[4]));
  CARRY4 \tx_cnt_reg[4]_i_1__0 
       (.CI(\tx_cnt_reg[0]_i_1__0_n_0 ),
        .CO({\tx_cnt_reg[4]_i_1__0_n_0 ,\tx_cnt_reg[4]_i_1__0_n_1 ,\tx_cnt_reg[4]_i_1__0_n_2 ,\tx_cnt_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[4]_i_1__0_n_4 ,\tx_cnt_reg[4]_i_1__0_n_5 ,\tx_cnt_reg[4]_i_1__0_n_6 ,\tx_cnt_reg[4]_i_1__0_n_7 }),
        .S({\tx_cnt[4]_i_2__0_n_0 ,\tx_cnt[4]_i_3__0_n_0 ,\tx_cnt[4]_i_4__0_n_0 ,\tx_cnt[4]_i_5__0_n_0 }));
  FDCE \tx_cnt_reg[5] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[4]_i_1__0_n_6 ),
        .Q(tx_cnt_reg[5]));
  FDCE \tx_cnt_reg[6] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[4]_i_1__0_n_5 ),
        .Q(tx_cnt_reg[6]));
  FDCE \tx_cnt_reg[7] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[4]_i_1__0_n_4 ),
        .Q(tx_cnt_reg[7]));
  FDCE \tx_cnt_reg[8] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[8]_i_1__0_n_7 ),
        .Q(tx_cnt_reg[8]));
  CARRY4 \tx_cnt_reg[8]_i_1__0 
       (.CI(\tx_cnt_reg[4]_i_1__0_n_0 ),
        .CO({\tx_cnt_reg[8]_i_1__0_n_0 ,\tx_cnt_reg[8]_i_1__0_n_1 ,\tx_cnt_reg[8]_i_1__0_n_2 ,\tx_cnt_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[8]_i_1__0_n_4 ,\tx_cnt_reg[8]_i_1__0_n_5 ,\tx_cnt_reg[8]_i_1__0_n_6 ,\tx_cnt_reg[8]_i_1__0_n_7 }),
        .S({\tx_cnt[8]_i_2__0_n_0 ,\tx_cnt[8]_i_3__0_n_0 ,\tx_cnt[8]_i_4__0_n_0 ,\tx_cnt[8]_i_5__0_n_0 }));
  FDCE \tx_cnt_reg[9] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[8]_i_1__0_n_6 ),
        .Q(tx_cnt_reg[9]));
  FDCE \z1_data_reg[0] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[0]),
        .Q(p_0_in[2]));
  FDCE \z1_data_reg[10] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[10]),
        .Q(p_0_in[12]));
  FDCE \z1_data_reg[11] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[11]),
        .Q(p_0_in[13]));
  FDCE \z1_data_reg[12] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[12]),
        .Q(p_0_in[14]));
  FDCE \z1_data_reg[13] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[13]),
        .Q(p_0_in[15]));
  FDCE \z1_data_reg[14] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[14]),
        .Q(p_0_in[16]));
  FDCE \z1_data_reg[15] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[15]),
        .Q(p_0_in[17]));
  FDCE \z1_data_reg[16] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[16]),
        .Q(p_0_in[18]));
  FDCE \z1_data_reg[17] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[17]),
        .Q(p_0_in[19]));
  FDCE \z1_data_reg[18] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[18]),
        .Q(p_0_in[20]));
  FDCE \z1_data_reg[19] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[19]),
        .Q(p_0_in[21]));
  FDCE \z1_data_reg[1] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[1]),
        .Q(p_0_in[3]));
  FDCE \z1_data_reg[20] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[20]),
        .Q(p_0_in[22]));
  FDCE \z1_data_reg[21] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[21]),
        .Q(p_0_in[23]));
  FDCE \z1_data_reg[22] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[22]),
        .Q(p_0_in[24]));
  FDCE \z1_data_reg[23] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[23]),
        .Q(p_0_in[25]));
  FDCE \z1_data_reg[24] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[24]),
        .Q(p_0_in[26]));
  FDCE \z1_data_reg[25] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[25]),
        .Q(p_0_in[27]));
  FDCE \z1_data_reg[26] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[26]),
        .Q(p_0_in[28]));
  FDCE \z1_data_reg[27] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[27]),
        .Q(p_0_in[29]));
  FDCE \z1_data_reg[28] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[28]),
        .Q(p_0_in[30]));
  FDCE \z1_data_reg[29] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[29]),
        .Q(p_0_in[31]));
  FDCE \z1_data_reg[2] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[2]),
        .Q(p_0_in[4]));
  FDCE \z1_data_reg[30] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[30]),
        .Q(p_0_in[32]));
  FDCE \z1_data_reg[31] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[31]),
        .Q(p_0_in[33]));
  FDCE \z1_data_reg[32] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[32]),
        .Q(p_0_in[34]));
  FDCE \z1_data_reg[33] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[33]),
        .Q(p_0_in[35]));
  FDCE \z1_data_reg[3] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[3]),
        .Q(p_0_in[5]));
  FDCE \z1_data_reg[4] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[4]),
        .Q(p_0_in[6]));
  FDCE \z1_data_reg[5] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[5]),
        .Q(p_0_in[7]));
  FDCE \z1_data_reg[6] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[6]),
        .Q(p_0_in[8]));
  FDCE \z1_data_reg[7] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[7]),
        .Q(p_0_in[9]));
  FDCE \z1_data_reg[8] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[8]),
        .Q(p_0_in[10]));
  FDCE \z1_data_reg[9] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[9]),
        .Q(p_0_in[11]));
endmodule

(* ORIG_REF_NAME = "serialize" *) 
module block_design_pfs_daughtercard_0_0_serialize_33
   (tx_cnt_reg,
    \status_reg_reg[0] ,
    cmd_nxt,
    ser_clk,
    ser_rst,
    D,
    ser_rst_reg);
  output [31:0]tx_cnt_reg;
  output \status_reg_reg[0] ;
  output [0:0]cmd_nxt;
  input ser_clk;
  input ser_rst;
  input [0:0]D;
  input [33:0]ser_rst_reg;

  wire \/i__n_0 ;
  wire [0:0]D;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[3] ;
  wire [31:0]bitcount;
  wire bitcount0_carry__0_i_1__5_n_0;
  wire bitcount0_carry__0_i_2__5_n_0;
  wire bitcount0_carry__0_i_3__5_n_0;
  wire bitcount0_carry__0_i_4__5_n_0;
  wire bitcount0_carry__0_n_0;
  wire bitcount0_carry__0_n_1;
  wire bitcount0_carry__0_n_2;
  wire bitcount0_carry__0_n_3;
  wire bitcount0_carry__0_n_4;
  wire bitcount0_carry__0_n_5;
  wire bitcount0_carry__0_n_6;
  wire bitcount0_carry__0_n_7;
  wire bitcount0_carry__1_i_1__5_n_0;
  wire bitcount0_carry__1_i_2__5_n_0;
  wire bitcount0_carry__1_i_3__5_n_0;
  wire bitcount0_carry__1_i_4__5_n_0;
  wire bitcount0_carry__1_n_0;
  wire bitcount0_carry__1_n_1;
  wire bitcount0_carry__1_n_2;
  wire bitcount0_carry__1_n_3;
  wire bitcount0_carry__1_n_4;
  wire bitcount0_carry__1_n_5;
  wire bitcount0_carry__1_n_6;
  wire bitcount0_carry__1_n_7;
  wire bitcount0_carry__2_i_1__5_n_0;
  wire bitcount0_carry__2_i_2__5_n_0;
  wire bitcount0_carry__2_i_3__5_n_0;
  wire bitcount0_carry__2_i_4__5_n_0;
  wire bitcount0_carry__2_n_0;
  wire bitcount0_carry__2_n_1;
  wire bitcount0_carry__2_n_2;
  wire bitcount0_carry__2_n_3;
  wire bitcount0_carry__2_n_4;
  wire bitcount0_carry__2_n_5;
  wire bitcount0_carry__2_n_6;
  wire bitcount0_carry__2_n_7;
  wire bitcount0_carry__3_i_1__5_n_0;
  wire bitcount0_carry__3_i_2__5_n_0;
  wire bitcount0_carry__3_i_3__5_n_0;
  wire bitcount0_carry__3_i_4__5_n_0;
  wire bitcount0_carry__3_n_0;
  wire bitcount0_carry__3_n_1;
  wire bitcount0_carry__3_n_2;
  wire bitcount0_carry__3_n_3;
  wire bitcount0_carry__3_n_4;
  wire bitcount0_carry__3_n_5;
  wire bitcount0_carry__3_n_6;
  wire bitcount0_carry__3_n_7;
  wire bitcount0_carry__4_i_1__5_n_0;
  wire bitcount0_carry__4_i_2__5_n_0;
  wire bitcount0_carry__4_i_3__5_n_0;
  wire bitcount0_carry__4_i_4__5_n_0;
  wire bitcount0_carry__4_n_0;
  wire bitcount0_carry__4_n_1;
  wire bitcount0_carry__4_n_2;
  wire bitcount0_carry__4_n_3;
  wire bitcount0_carry__4_n_4;
  wire bitcount0_carry__4_n_5;
  wire bitcount0_carry__4_n_6;
  wire bitcount0_carry__4_n_7;
  wire bitcount0_carry__5_i_1__5_n_0;
  wire bitcount0_carry__5_i_2__5_n_0;
  wire bitcount0_carry__5_i_3__5_n_0;
  wire bitcount0_carry__5_i_4__5_n_0;
  wire bitcount0_carry__5_n_0;
  wire bitcount0_carry__5_n_1;
  wire bitcount0_carry__5_n_2;
  wire bitcount0_carry__5_n_3;
  wire bitcount0_carry__5_n_4;
  wire bitcount0_carry__5_n_5;
  wire bitcount0_carry__5_n_6;
  wire bitcount0_carry__5_n_7;
  wire bitcount0_carry__6_i_1__5_n_0;
  wire bitcount0_carry__6_i_2__5_n_0;
  wire bitcount0_carry__6_i_3__5_n_0;
  wire bitcount0_carry__6_n_2;
  wire bitcount0_carry__6_n_3;
  wire bitcount0_carry__6_n_5;
  wire bitcount0_carry__6_n_6;
  wire bitcount0_carry__6_n_7;
  wire bitcount0_carry_i_1__5_n_0;
  wire bitcount0_carry_i_2__5_n_0;
  wire bitcount0_carry_i_3__5_n_0;
  wire bitcount0_carry_i_4__5_n_0;
  wire bitcount0_carry_n_0;
  wire bitcount0_carry_n_1;
  wire bitcount0_carry_n_2;
  wire bitcount0_carry_n_3;
  wire bitcount0_carry_n_4;
  wire bitcount0_carry_n_5;
  wire bitcount0_carry_n_6;
  wire bitcount0_carry_n_7;
  wire \bitcount[0]_i_1__5_n_0 ;
  wire \bitcount[2]_i_1_n_0 ;
  wire \bitcount[5]_i_1__5_n_0 ;
  wire [31:1]bitcount_0;
  wire [0:0]cmd_nxt;
  wire i__i_2_n_0;
  wire i__i_3_n_0;
  wire i__i_4_n_0;
  wire i__i_5_n_0;
  wire i__i_6_n_0;
  wire i__i_7_n_0;
  wire next_state;
  wire [35:2]p_0_in;
  wire [36:2]p_1_in;
  wire ser_clk;
  (* RTL_KEEP = "yes" *) wire ser_rdy;
  wire ser_rst;
  wire [33:0]ser_rst_reg;
  wire [35:2]shift_reg;
  wire \shift_reg[1]_i_1_n_0 ;
  wire \shift_reg[1]_i_2_n_0 ;
  wire \shift_reg[1]_i_3_n_0 ;
  wire \shift_reg[1]_i_4_n_0 ;
  wire \shift_reg[1]_i_5_n_0 ;
  wire \shift_reg[1]_i_6_n_0 ;
  wire \shift_reg[1]_i_7_n_0 ;
  wire \shift_reg[36]_i_1_n_0 ;
  wire \shift_reg[36]_i_2_n_0 ;
  wire \status_reg_reg[0] ;
  wire \tx_cnt[0]_i_2_n_0 ;
  wire \tx_cnt[0]_i_3_n_0 ;
  wire \tx_cnt[0]_i_4_n_0 ;
  wire \tx_cnt[0]_i_5_n_0 ;
  wire \tx_cnt[12]_i_2_n_0 ;
  wire \tx_cnt[12]_i_3_n_0 ;
  wire \tx_cnt[12]_i_4_n_0 ;
  wire \tx_cnt[12]_i_5_n_0 ;
  wire \tx_cnt[16]_i_2_n_0 ;
  wire \tx_cnt[16]_i_3_n_0 ;
  wire \tx_cnt[16]_i_4_n_0 ;
  wire \tx_cnt[16]_i_5_n_0 ;
  wire \tx_cnt[20]_i_2_n_0 ;
  wire \tx_cnt[20]_i_3_n_0 ;
  wire \tx_cnt[20]_i_4_n_0 ;
  wire \tx_cnt[20]_i_5_n_0 ;
  wire \tx_cnt[24]_i_2_n_0 ;
  wire \tx_cnt[24]_i_3_n_0 ;
  wire \tx_cnt[24]_i_4_n_0 ;
  wire \tx_cnt[24]_i_5_n_0 ;
  wire \tx_cnt[28]_i_2_n_0 ;
  wire \tx_cnt[28]_i_3_n_0 ;
  wire \tx_cnt[28]_i_4_n_0 ;
  wire \tx_cnt[28]_i_5_n_0 ;
  wire \tx_cnt[4]_i_2_n_0 ;
  wire \tx_cnt[4]_i_3_n_0 ;
  wire \tx_cnt[4]_i_4_n_0 ;
  wire \tx_cnt[4]_i_5_n_0 ;
  wire \tx_cnt[8]_i_2_n_0 ;
  wire \tx_cnt[8]_i_3_n_0 ;
  wire \tx_cnt[8]_i_4_n_0 ;
  wire \tx_cnt[8]_i_5_n_0 ;
  wire [31:0]tx_cnt_reg;
  wire \tx_cnt_reg[0]_i_1_n_0 ;
  wire \tx_cnt_reg[0]_i_1_n_1 ;
  wire \tx_cnt_reg[0]_i_1_n_2 ;
  wire \tx_cnt_reg[0]_i_1_n_3 ;
  wire \tx_cnt_reg[0]_i_1_n_4 ;
  wire \tx_cnt_reg[0]_i_1_n_5 ;
  wire \tx_cnt_reg[0]_i_1_n_6 ;
  wire \tx_cnt_reg[0]_i_1_n_7 ;
  wire \tx_cnt_reg[12]_i_1_n_0 ;
  wire \tx_cnt_reg[12]_i_1_n_1 ;
  wire \tx_cnt_reg[12]_i_1_n_2 ;
  wire \tx_cnt_reg[12]_i_1_n_3 ;
  wire \tx_cnt_reg[12]_i_1_n_4 ;
  wire \tx_cnt_reg[12]_i_1_n_5 ;
  wire \tx_cnt_reg[12]_i_1_n_6 ;
  wire \tx_cnt_reg[12]_i_1_n_7 ;
  wire \tx_cnt_reg[16]_i_1_n_0 ;
  wire \tx_cnt_reg[16]_i_1_n_1 ;
  wire \tx_cnt_reg[16]_i_1_n_2 ;
  wire \tx_cnt_reg[16]_i_1_n_3 ;
  wire \tx_cnt_reg[16]_i_1_n_4 ;
  wire \tx_cnt_reg[16]_i_1_n_5 ;
  wire \tx_cnt_reg[16]_i_1_n_6 ;
  wire \tx_cnt_reg[16]_i_1_n_7 ;
  wire \tx_cnt_reg[20]_i_1_n_0 ;
  wire \tx_cnt_reg[20]_i_1_n_1 ;
  wire \tx_cnt_reg[20]_i_1_n_2 ;
  wire \tx_cnt_reg[20]_i_1_n_3 ;
  wire \tx_cnt_reg[20]_i_1_n_4 ;
  wire \tx_cnt_reg[20]_i_1_n_5 ;
  wire \tx_cnt_reg[20]_i_1_n_6 ;
  wire \tx_cnt_reg[20]_i_1_n_7 ;
  wire \tx_cnt_reg[24]_i_1_n_0 ;
  wire \tx_cnt_reg[24]_i_1_n_1 ;
  wire \tx_cnt_reg[24]_i_1_n_2 ;
  wire \tx_cnt_reg[24]_i_1_n_3 ;
  wire \tx_cnt_reg[24]_i_1_n_4 ;
  wire \tx_cnt_reg[24]_i_1_n_5 ;
  wire \tx_cnt_reg[24]_i_1_n_6 ;
  wire \tx_cnt_reg[24]_i_1_n_7 ;
  wire \tx_cnt_reg[28]_i_1_n_1 ;
  wire \tx_cnt_reg[28]_i_1_n_2 ;
  wire \tx_cnt_reg[28]_i_1_n_3 ;
  wire \tx_cnt_reg[28]_i_1_n_4 ;
  wire \tx_cnt_reg[28]_i_1_n_5 ;
  wire \tx_cnt_reg[28]_i_1_n_6 ;
  wire \tx_cnt_reg[28]_i_1_n_7 ;
  wire \tx_cnt_reg[4]_i_1_n_0 ;
  wire \tx_cnt_reg[4]_i_1_n_1 ;
  wire \tx_cnt_reg[4]_i_1_n_2 ;
  wire \tx_cnt_reg[4]_i_1_n_3 ;
  wire \tx_cnt_reg[4]_i_1_n_4 ;
  wire \tx_cnt_reg[4]_i_1_n_5 ;
  wire \tx_cnt_reg[4]_i_1_n_6 ;
  wire \tx_cnt_reg[4]_i_1_n_7 ;
  wire \tx_cnt_reg[8]_i_1_n_0 ;
  wire \tx_cnt_reg[8]_i_1_n_1 ;
  wire \tx_cnt_reg[8]_i_1_n_2 ;
  wire \tx_cnt_reg[8]_i_1_n_3 ;
  wire \tx_cnt_reg[8]_i_1_n_4 ;
  wire \tx_cnt_reg[8]_i_1_n_5 ;
  wire \tx_cnt_reg[8]_i_1_n_6 ;
  wire \tx_cnt_reg[8]_i_1_n_7 ;
  wire [3:2]NLW_bitcount0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_bitcount0_carry__6_O_UNCONNECTED;
  wire [3:3]\NLW_tx_cnt_reg[28]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFEEEFFFFFEEEFEEE)) 
    \/i_ 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(next_state),
        .I4(D),
        .I5(ser_rdy),
        .O(\/i__n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(ser_clk),
        .CE(\/i__n_0 ),
        .D(1'b0),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .S(ser_rst));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(ser_clk),
        .CE(\/i__n_0 ),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(ser_rdy),
        .R(ser_rst));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(ser_clk),
        .CE(\/i__n_0 ),
        .D(ser_rdy),
        .Q(\FSM_onehot_state_reg_n_0_[2] ),
        .R(ser_rst));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(ser_clk),
        .CE(\/i__n_0 ),
        .D(\FSM_onehot_state_reg_n_0_[2] ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(ser_rst));
  CARRY4 bitcount0_carry
       (.CI(1'b0),
        .CO({bitcount0_carry_n_0,bitcount0_carry_n_1,bitcount0_carry_n_2,bitcount0_carry_n_3}),
        .CYINIT(bitcount[0]),
        .DI(bitcount[4:1]),
        .O({bitcount0_carry_n_4,bitcount0_carry_n_5,bitcount0_carry_n_6,bitcount0_carry_n_7}),
        .S({bitcount0_carry_i_1__5_n_0,bitcount0_carry_i_2__5_n_0,bitcount0_carry_i_3__5_n_0,bitcount0_carry_i_4__5_n_0}));
  CARRY4 bitcount0_carry__0
       (.CI(bitcount0_carry_n_0),
        .CO({bitcount0_carry__0_n_0,bitcount0_carry__0_n_1,bitcount0_carry__0_n_2,bitcount0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(bitcount[8:5]),
        .O({bitcount0_carry__0_n_4,bitcount0_carry__0_n_5,bitcount0_carry__0_n_6,bitcount0_carry__0_n_7}),
        .S({bitcount0_carry__0_i_1__5_n_0,bitcount0_carry__0_i_2__5_n_0,bitcount0_carry__0_i_3__5_n_0,bitcount0_carry__0_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_1__5
       (.I0(bitcount[8]),
        .O(bitcount0_carry__0_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_2__5
       (.I0(bitcount[7]),
        .O(bitcount0_carry__0_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_3__5
       (.I0(bitcount[6]),
        .O(bitcount0_carry__0_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_4__5
       (.I0(bitcount[5]),
        .O(bitcount0_carry__0_i_4__5_n_0));
  CARRY4 bitcount0_carry__1
       (.CI(bitcount0_carry__0_n_0),
        .CO({bitcount0_carry__1_n_0,bitcount0_carry__1_n_1,bitcount0_carry__1_n_2,bitcount0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(bitcount[12:9]),
        .O({bitcount0_carry__1_n_4,bitcount0_carry__1_n_5,bitcount0_carry__1_n_6,bitcount0_carry__1_n_7}),
        .S({bitcount0_carry__1_i_1__5_n_0,bitcount0_carry__1_i_2__5_n_0,bitcount0_carry__1_i_3__5_n_0,bitcount0_carry__1_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_1__5
       (.I0(bitcount[12]),
        .O(bitcount0_carry__1_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_2__5
       (.I0(bitcount[11]),
        .O(bitcount0_carry__1_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_3__5
       (.I0(bitcount[10]),
        .O(bitcount0_carry__1_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_4__5
       (.I0(bitcount[9]),
        .O(bitcount0_carry__1_i_4__5_n_0));
  CARRY4 bitcount0_carry__2
       (.CI(bitcount0_carry__1_n_0),
        .CO({bitcount0_carry__2_n_0,bitcount0_carry__2_n_1,bitcount0_carry__2_n_2,bitcount0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(bitcount[16:13]),
        .O({bitcount0_carry__2_n_4,bitcount0_carry__2_n_5,bitcount0_carry__2_n_6,bitcount0_carry__2_n_7}),
        .S({bitcount0_carry__2_i_1__5_n_0,bitcount0_carry__2_i_2__5_n_0,bitcount0_carry__2_i_3__5_n_0,bitcount0_carry__2_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_1__5
       (.I0(bitcount[16]),
        .O(bitcount0_carry__2_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_2__5
       (.I0(bitcount[15]),
        .O(bitcount0_carry__2_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_3__5
       (.I0(bitcount[14]),
        .O(bitcount0_carry__2_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_4__5
       (.I0(bitcount[13]),
        .O(bitcount0_carry__2_i_4__5_n_0));
  CARRY4 bitcount0_carry__3
       (.CI(bitcount0_carry__2_n_0),
        .CO({bitcount0_carry__3_n_0,bitcount0_carry__3_n_1,bitcount0_carry__3_n_2,bitcount0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(bitcount[20:17]),
        .O({bitcount0_carry__3_n_4,bitcount0_carry__3_n_5,bitcount0_carry__3_n_6,bitcount0_carry__3_n_7}),
        .S({bitcount0_carry__3_i_1__5_n_0,bitcount0_carry__3_i_2__5_n_0,bitcount0_carry__3_i_3__5_n_0,bitcount0_carry__3_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_1__5
       (.I0(bitcount[20]),
        .O(bitcount0_carry__3_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_2__5
       (.I0(bitcount[19]),
        .O(bitcount0_carry__3_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_3__5
       (.I0(bitcount[18]),
        .O(bitcount0_carry__3_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_4__5
       (.I0(bitcount[17]),
        .O(bitcount0_carry__3_i_4__5_n_0));
  CARRY4 bitcount0_carry__4
       (.CI(bitcount0_carry__3_n_0),
        .CO({bitcount0_carry__4_n_0,bitcount0_carry__4_n_1,bitcount0_carry__4_n_2,bitcount0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(bitcount[24:21]),
        .O({bitcount0_carry__4_n_4,bitcount0_carry__4_n_5,bitcount0_carry__4_n_6,bitcount0_carry__4_n_7}),
        .S({bitcount0_carry__4_i_1__5_n_0,bitcount0_carry__4_i_2__5_n_0,bitcount0_carry__4_i_3__5_n_0,bitcount0_carry__4_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_1__5
       (.I0(bitcount[24]),
        .O(bitcount0_carry__4_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_2__5
       (.I0(bitcount[23]),
        .O(bitcount0_carry__4_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_3__5
       (.I0(bitcount[22]),
        .O(bitcount0_carry__4_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_4__5
       (.I0(bitcount[21]),
        .O(bitcount0_carry__4_i_4__5_n_0));
  CARRY4 bitcount0_carry__5
       (.CI(bitcount0_carry__4_n_0),
        .CO({bitcount0_carry__5_n_0,bitcount0_carry__5_n_1,bitcount0_carry__5_n_2,bitcount0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(bitcount[28:25]),
        .O({bitcount0_carry__5_n_4,bitcount0_carry__5_n_5,bitcount0_carry__5_n_6,bitcount0_carry__5_n_7}),
        .S({bitcount0_carry__5_i_1__5_n_0,bitcount0_carry__5_i_2__5_n_0,bitcount0_carry__5_i_3__5_n_0,bitcount0_carry__5_i_4__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_1__5
       (.I0(bitcount[28]),
        .O(bitcount0_carry__5_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_2__5
       (.I0(bitcount[27]),
        .O(bitcount0_carry__5_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_3__5
       (.I0(bitcount[26]),
        .O(bitcount0_carry__5_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_4__5
       (.I0(bitcount[25]),
        .O(bitcount0_carry__5_i_4__5_n_0));
  CARRY4 bitcount0_carry__6
       (.CI(bitcount0_carry__5_n_0),
        .CO({NLW_bitcount0_carry__6_CO_UNCONNECTED[3:2],bitcount0_carry__6_n_2,bitcount0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,bitcount[30:29]}),
        .O({NLW_bitcount0_carry__6_O_UNCONNECTED[3],bitcount0_carry__6_n_5,bitcount0_carry__6_n_6,bitcount0_carry__6_n_7}),
        .S({1'b0,bitcount0_carry__6_i_1__5_n_0,bitcount0_carry__6_i_2__5_n_0,bitcount0_carry__6_i_3__5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__6_i_1__5
       (.I0(bitcount[31]),
        .O(bitcount0_carry__6_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__6_i_2__5
       (.I0(bitcount[30]),
        .O(bitcount0_carry__6_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__6_i_3__5
       (.I0(bitcount[29]),
        .O(bitcount0_carry__6_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_1__5
       (.I0(bitcount[4]),
        .O(bitcount0_carry_i_1__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_2__5
       (.I0(bitcount[3]),
        .O(bitcount0_carry_i_2__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_3__5
       (.I0(bitcount[2]),
        .O(bitcount0_carry_i_3__5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_4__5
       (.I0(bitcount[1]),
        .O(bitcount0_carry_i_4__5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \bitcount[0]_i_1__5 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount[0]),
        .O(\bitcount[0]_i_1__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[10]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__1_n_6),
        .O(bitcount_0[10]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[11]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__1_n_5),
        .O(bitcount_0[11]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[12]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__1_n_4),
        .O(bitcount_0[12]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[13]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__2_n_7),
        .O(bitcount_0[13]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[14]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__2_n_6),
        .O(bitcount_0[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[15]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__2_n_5),
        .O(bitcount_0[15]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[16]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__2_n_4),
        .O(bitcount_0[16]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[17]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__3_n_7),
        .O(bitcount_0[17]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[18]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__3_n_6),
        .O(bitcount_0[18]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[19]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__3_n_5),
        .O(bitcount_0[19]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[1]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry_n_7),
        .O(bitcount_0[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[20]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__3_n_4),
        .O(bitcount_0[20]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[21]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__4_n_7),
        .O(bitcount_0[21]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[22]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__4_n_6),
        .O(bitcount_0[22]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[23]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__4_n_5),
        .O(bitcount_0[23]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[24]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__4_n_4),
        .O(bitcount_0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[25]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__5_n_7),
        .O(bitcount_0[25]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[26]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__5_n_6),
        .O(bitcount_0[26]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[27]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__5_n_5),
        .O(bitcount_0[27]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[28]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__5_n_4),
        .O(bitcount_0[28]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[29]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__6_n_7),
        .O(bitcount_0[29]));
  LUT2 #(
    .INIT(4'hB)) 
    \bitcount[2]_i_1 
       (.I0(bitcount0_carry_n_6),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\bitcount[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[30]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__6_n_6),
        .O(bitcount_0[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[31]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__6_n_5),
        .O(bitcount_0[31]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[3]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry_n_5),
        .O(bitcount_0[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[4]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry_n_4),
        .O(bitcount_0[4]));
  LUT2 #(
    .INIT(4'hB)) 
    \bitcount[5]_i_1__5 
       (.I0(bitcount0_carry__0_n_7),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\bitcount[5]_i_1__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[6]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__0_n_6),
        .O(bitcount_0[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[7]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__0_n_5),
        .O(bitcount_0[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[8]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__0_n_4),
        .O(bitcount_0[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[9]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__1_n_7),
        .O(bitcount_0[9]));
  FDCE \bitcount_reg[0] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(\bitcount[0]_i_1__5_n_0 ),
        .Q(bitcount[0]));
  FDCE \bitcount_reg[10] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[10]),
        .Q(bitcount[10]));
  FDCE \bitcount_reg[11] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[11]),
        .Q(bitcount[11]));
  FDCE \bitcount_reg[12] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[12]),
        .Q(bitcount[12]));
  FDCE \bitcount_reg[13] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[13]),
        .Q(bitcount[13]));
  FDCE \bitcount_reg[14] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[14]),
        .Q(bitcount[14]));
  FDCE \bitcount_reg[15] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[15]),
        .Q(bitcount[15]));
  FDCE \bitcount_reg[16] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[16]),
        .Q(bitcount[16]));
  FDCE \bitcount_reg[17] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[17]),
        .Q(bitcount[17]));
  FDCE \bitcount_reg[18] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[18]),
        .Q(bitcount[18]));
  FDCE \bitcount_reg[19] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[19]),
        .Q(bitcount[19]));
  FDCE \bitcount_reg[1] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[1]),
        .Q(bitcount[1]));
  FDCE \bitcount_reg[20] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[20]),
        .Q(bitcount[20]));
  FDCE \bitcount_reg[21] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[21]),
        .Q(bitcount[21]));
  FDCE \bitcount_reg[22] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[22]),
        .Q(bitcount[22]));
  FDCE \bitcount_reg[23] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[23]),
        .Q(bitcount[23]));
  FDCE \bitcount_reg[24] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[24]),
        .Q(bitcount[24]));
  FDCE \bitcount_reg[25] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[25]),
        .Q(bitcount[25]));
  FDCE \bitcount_reg[26] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[26]),
        .Q(bitcount[26]));
  FDCE \bitcount_reg[27] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[27]),
        .Q(bitcount[27]));
  FDCE \bitcount_reg[28] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[28]),
        .Q(bitcount[28]));
  FDCE \bitcount_reg[29] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[29]),
        .Q(bitcount[29]));
  FDCE \bitcount_reg[2] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(\bitcount[2]_i_1_n_0 ),
        .Q(bitcount[2]));
  FDCE \bitcount_reg[30] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[30]),
        .Q(bitcount[30]));
  FDCE \bitcount_reg[31] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[31]),
        .Q(bitcount[31]));
  FDCE \bitcount_reg[3] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[3]),
        .Q(bitcount[3]));
  FDCE \bitcount_reg[4] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[4]),
        .Q(bitcount[4]));
  FDCE \bitcount_reg[5] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(\bitcount[5]_i_1__5_n_0 ),
        .Q(bitcount[5]));
  FDCE \bitcount_reg[6] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[6]),
        .Q(bitcount[6]));
  FDCE \bitcount_reg[7] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[7]),
        .Q(bitcount[7]));
  FDCE \bitcount_reg[8] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[8]),
        .Q(bitcount[8]));
  FDCE \bitcount_reg[9] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[9]),
        .Q(bitcount[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \genblk5_0.fifo_36_bl.fifo_36_bl_i_1__5 
       (.I0(ser_rdy),
        .I1(D),
        .O(\status_reg_reg[0] ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    i__i_1
       (.I0(i__i_2_n_0),
        .I1(i__i_3_n_0),
        .I2(i__i_4_n_0),
        .I3(i__i_5_n_0),
        .I4(i__i_6_n_0),
        .I5(i__i_7_n_0),
        .O(next_state));
  LUT2 #(
    .INIT(4'h1)) 
    i__i_2
       (.I0(bitcount[0]),
        .I1(bitcount[1]),
        .O(i__i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    i__i_3
       (.I0(bitcount[4]),
        .I1(bitcount[5]),
        .I2(bitcount[2]),
        .I3(bitcount[3]),
        .I4(bitcount[7]),
        .I5(bitcount[6]),
        .O(i__i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    i__i_4
       (.I0(bitcount[10]),
        .I1(bitcount[11]),
        .I2(bitcount[8]),
        .I3(bitcount[9]),
        .I4(bitcount[13]),
        .I5(bitcount[12]),
        .O(i__i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    i__i_5
       (.I0(bitcount[16]),
        .I1(bitcount[17]),
        .I2(bitcount[14]),
        .I3(bitcount[15]),
        .I4(bitcount[19]),
        .I5(bitcount[18]),
        .O(i__i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    i__i_6
       (.I0(bitcount[22]),
        .I1(bitcount[23]),
        .I2(bitcount[20]),
        .I3(bitcount[21]),
        .I4(bitcount[25]),
        .I5(bitcount[24]),
        .O(i__i_6_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    i__i_7
       (.I0(bitcount[28]),
        .I1(bitcount[29]),
        .I2(bitcount[26]),
        .I3(bitcount[27]),
        .I4(bitcount[31]),
        .I5(bitcount[30]),
        .O(i__i_7_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[10]_i_1 
       (.I0(p_1_in[10]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[10]),
        .O(shift_reg[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[11]_i_1 
       (.I0(p_1_in[11]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[11]),
        .O(shift_reg[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[12]_i_1 
       (.I0(p_1_in[12]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[12]),
        .O(shift_reg[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[13]_i_1 
       (.I0(p_1_in[13]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[13]),
        .O(shift_reg[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[14]_i_1 
       (.I0(p_1_in[14]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[14]),
        .O(shift_reg[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[15]_i_1 
       (.I0(p_1_in[15]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[15]),
        .O(shift_reg[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[16]_i_1 
       (.I0(p_1_in[16]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[16]),
        .O(shift_reg[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[17]_i_1 
       (.I0(p_1_in[17]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[17]),
        .O(shift_reg[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[18]_i_1 
       (.I0(p_1_in[18]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[18]),
        .O(shift_reg[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[19]_i_1 
       (.I0(p_1_in[19]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[19]),
        .O(shift_reg[19]));
  LUT6 #(
    .INIT(64'h0000000096696996)) 
    \shift_reg[1]_i_1 
       (.I0(\shift_reg[1]_i_2_n_0 ),
        .I1(\shift_reg[1]_i_3_n_0 ),
        .I2(\shift_reg[1]_i_4_n_0 ),
        .I3(\shift_reg[1]_i_5_n_0 ),
        .I4(\shift_reg[1]_i_6_n_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\shift_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \shift_reg[1]_i_2 
       (.I0(p_0_in[19]),
        .I1(p_0_in[18]),
        .I2(p_0_in[22]),
        .I3(p_0_in[23]),
        .I4(p_0_in[20]),
        .I5(p_0_in[21]),
        .O(\shift_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \shift_reg[1]_i_3 
       (.I0(p_0_in[25]),
        .I1(p_0_in[24]),
        .I2(p_0_in[28]),
        .I3(p_0_in[29]),
        .I4(p_0_in[26]),
        .I5(p_0_in[27]),
        .O(\shift_reg[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \shift_reg[1]_i_4 
       (.I0(p_0_in[6]),
        .I1(p_0_in[7]),
        .I2(p_0_in[11]),
        .I3(p_0_in[10]),
        .I4(p_0_in[9]),
        .I5(p_0_in[8]),
        .O(\shift_reg[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \shift_reg[1]_i_5 
       (.I0(p_0_in[12]),
        .I1(p_0_in[13]),
        .I2(p_0_in[17]),
        .I3(p_0_in[16]),
        .I4(p_0_in[15]),
        .I5(p_0_in[14]),
        .O(\shift_reg[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \shift_reg[1]_i_6 
       (.I0(p_0_in[4]),
        .I1(p_0_in[5]),
        .I2(p_0_in[2]),
        .I3(p_0_in[3]),
        .I4(\shift_reg[1]_i_7_n_0 ),
        .O(\shift_reg[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \shift_reg[1]_i_7 
       (.I0(p_0_in[31]),
        .I1(p_0_in[30]),
        .I2(p_0_in[34]),
        .I3(p_0_in[35]),
        .I4(p_0_in[32]),
        .I5(p_0_in[33]),
        .O(\shift_reg[1]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[20]_i_1 
       (.I0(p_1_in[20]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[20]),
        .O(shift_reg[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[21]_i_1 
       (.I0(p_1_in[21]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[21]),
        .O(shift_reg[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[22]_i_1 
       (.I0(p_1_in[22]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[22]),
        .O(shift_reg[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[23]_i_1 
       (.I0(p_1_in[23]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[23]),
        .O(shift_reg[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[24]_i_1 
       (.I0(p_1_in[24]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[24]),
        .O(shift_reg[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[25]_i_1 
       (.I0(p_1_in[25]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[25]),
        .O(shift_reg[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[26]_i_1 
       (.I0(p_1_in[26]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[26]),
        .O(shift_reg[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[27]_i_1 
       (.I0(p_1_in[27]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[27]),
        .O(shift_reg[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[28]_i_1 
       (.I0(p_1_in[28]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[28]),
        .O(shift_reg[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[29]_i_1 
       (.I0(p_1_in[29]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[29]),
        .O(shift_reg[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[2]_i_1 
       (.I0(p_1_in[2]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[2]),
        .O(shift_reg[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[30]_i_1 
       (.I0(p_1_in[30]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[30]),
        .O(shift_reg[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[31]_i_1 
       (.I0(p_1_in[31]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[31]),
        .O(shift_reg[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[32]_i_1 
       (.I0(p_1_in[32]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[32]),
        .O(shift_reg[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[33]_i_1 
       (.I0(p_1_in[33]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[33]),
        .O(shift_reg[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[34]_i_1 
       (.I0(p_1_in[34]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[34]),
        .O(shift_reg[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[35]_i_1 
       (.I0(p_1_in[35]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[35]),
        .O(shift_reg[35]));
  LUT2 #(
    .INIT(4'hE)) 
    \shift_reg[36]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .O(\shift_reg[36]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \shift_reg[36]_i_2 
       (.I0(p_1_in[36]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\shift_reg[36]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[3]_i_1 
       (.I0(p_1_in[3]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[3]),
        .O(shift_reg[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[4]_i_1 
       (.I0(p_1_in[4]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[4]),
        .O(shift_reg[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[5]_i_1 
       (.I0(p_1_in[5]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[5]),
        .O(shift_reg[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[6]_i_1 
       (.I0(p_1_in[6]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[6]),
        .O(shift_reg[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[7]_i_1 
       (.I0(p_1_in[7]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[7]),
        .O(shift_reg[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[8]_i_1 
       (.I0(p_1_in[8]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[8]),
        .O(shift_reg[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[9]_i_1 
       (.I0(p_1_in[9]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[9]),
        .O(shift_reg[9]));
  FDCE \shift_reg_reg[10] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[10]),
        .Q(p_1_in[11]));
  FDCE \shift_reg_reg[11] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[11]),
        .Q(p_1_in[12]));
  FDCE \shift_reg_reg[12] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[12]),
        .Q(p_1_in[13]));
  FDCE \shift_reg_reg[13] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[13]),
        .Q(p_1_in[14]));
  FDCE \shift_reg_reg[14] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[14]),
        .Q(p_1_in[15]));
  FDCE \shift_reg_reg[15] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[15]),
        .Q(p_1_in[16]));
  FDCE \shift_reg_reg[16] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[16]),
        .Q(p_1_in[17]));
  FDCE \shift_reg_reg[17] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[17]),
        .Q(p_1_in[18]));
  FDCE \shift_reg_reg[18] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[18]),
        .Q(p_1_in[19]));
  FDCE \shift_reg_reg[19] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[19]),
        .Q(p_1_in[20]));
  FDCE \shift_reg_reg[1] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(\shift_reg[1]_i_1_n_0 ),
        .Q(p_1_in[2]));
  FDCE \shift_reg_reg[20] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[20]),
        .Q(p_1_in[21]));
  FDCE \shift_reg_reg[21] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[21]),
        .Q(p_1_in[22]));
  FDCE \shift_reg_reg[22] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[22]),
        .Q(p_1_in[23]));
  FDCE \shift_reg_reg[23] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[23]),
        .Q(p_1_in[24]));
  FDCE \shift_reg_reg[24] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[24]),
        .Q(p_1_in[25]));
  FDCE \shift_reg_reg[25] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[25]),
        .Q(p_1_in[26]));
  FDCE \shift_reg_reg[26] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[26]),
        .Q(p_1_in[27]));
  FDCE \shift_reg_reg[27] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[27]),
        .Q(p_1_in[28]));
  FDCE \shift_reg_reg[28] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[28]),
        .Q(p_1_in[29]));
  FDCE \shift_reg_reg[29] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[29]),
        .Q(p_1_in[30]));
  FDCE \shift_reg_reg[2] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[2]),
        .Q(p_1_in[3]));
  FDCE \shift_reg_reg[30] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[30]),
        .Q(p_1_in[31]));
  FDCE \shift_reg_reg[31] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[31]),
        .Q(p_1_in[32]));
  FDCE \shift_reg_reg[32] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[32]),
        .Q(p_1_in[33]));
  FDCE \shift_reg_reg[33] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[33]),
        .Q(p_1_in[34]));
  FDCE \shift_reg_reg[34] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[34]),
        .Q(p_1_in[35]));
  FDCE \shift_reg_reg[35] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[35]),
        .Q(p_1_in[36]));
  FDCE \shift_reg_reg[36] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(\shift_reg[36]_i_2_n_0 ),
        .Q(cmd_nxt));
  FDCE \shift_reg_reg[3] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[3]),
        .Q(p_1_in[4]));
  FDCE \shift_reg_reg[4] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[4]),
        .Q(p_1_in[5]));
  FDCE \shift_reg_reg[5] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[5]),
        .Q(p_1_in[6]));
  FDCE \shift_reg_reg[6] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[6]),
        .Q(p_1_in[7]));
  FDCE \shift_reg_reg[7] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[7]),
        .Q(p_1_in[8]));
  FDCE \shift_reg_reg[8] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[8]),
        .Q(p_1_in[9]));
  FDCE \shift_reg_reg[9] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[9]),
        .Q(p_1_in[10]));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[0]_i_2 
       (.I0(tx_cnt_reg[3]),
        .O(\tx_cnt[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[0]_i_3 
       (.I0(tx_cnt_reg[2]),
        .O(\tx_cnt[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[0]_i_4 
       (.I0(tx_cnt_reg[1]),
        .O(\tx_cnt[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tx_cnt[0]_i_5 
       (.I0(tx_cnt_reg[0]),
        .O(\tx_cnt[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[12]_i_2 
       (.I0(tx_cnt_reg[15]),
        .O(\tx_cnt[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[12]_i_3 
       (.I0(tx_cnt_reg[14]),
        .O(\tx_cnt[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[12]_i_4 
       (.I0(tx_cnt_reg[13]),
        .O(\tx_cnt[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[12]_i_5 
       (.I0(tx_cnt_reg[12]),
        .O(\tx_cnt[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[16]_i_2 
       (.I0(tx_cnt_reg[19]),
        .O(\tx_cnt[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[16]_i_3 
       (.I0(tx_cnt_reg[18]),
        .O(\tx_cnt[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[16]_i_4 
       (.I0(tx_cnt_reg[17]),
        .O(\tx_cnt[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[16]_i_5 
       (.I0(tx_cnt_reg[16]),
        .O(\tx_cnt[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[20]_i_2 
       (.I0(tx_cnt_reg[23]),
        .O(\tx_cnt[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[20]_i_3 
       (.I0(tx_cnt_reg[22]),
        .O(\tx_cnt[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[20]_i_4 
       (.I0(tx_cnt_reg[21]),
        .O(\tx_cnt[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[20]_i_5 
       (.I0(tx_cnt_reg[20]),
        .O(\tx_cnt[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[24]_i_2 
       (.I0(tx_cnt_reg[27]),
        .O(\tx_cnt[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[24]_i_3 
       (.I0(tx_cnt_reg[26]),
        .O(\tx_cnt[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[24]_i_4 
       (.I0(tx_cnt_reg[25]),
        .O(\tx_cnt[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[24]_i_5 
       (.I0(tx_cnt_reg[24]),
        .O(\tx_cnt[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[28]_i_2 
       (.I0(tx_cnt_reg[31]),
        .O(\tx_cnt[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[28]_i_3 
       (.I0(tx_cnt_reg[30]),
        .O(\tx_cnt[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[28]_i_4 
       (.I0(tx_cnt_reg[29]),
        .O(\tx_cnt[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[28]_i_5 
       (.I0(tx_cnt_reg[28]),
        .O(\tx_cnt[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[4]_i_2 
       (.I0(tx_cnt_reg[7]),
        .O(\tx_cnt[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[4]_i_3 
       (.I0(tx_cnt_reg[6]),
        .O(\tx_cnt[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[4]_i_4 
       (.I0(tx_cnt_reg[5]),
        .O(\tx_cnt[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[4]_i_5 
       (.I0(tx_cnt_reg[4]),
        .O(\tx_cnt[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[8]_i_2 
       (.I0(tx_cnt_reg[11]),
        .O(\tx_cnt[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[8]_i_3 
       (.I0(tx_cnt_reg[10]),
        .O(\tx_cnt[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[8]_i_4 
       (.I0(tx_cnt_reg[9]),
        .O(\tx_cnt[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[8]_i_5 
       (.I0(tx_cnt_reg[8]),
        .O(\tx_cnt[8]_i_5_n_0 ));
  FDCE \tx_cnt_reg[0] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[0]_i_1_n_7 ),
        .Q(tx_cnt_reg[0]));
  CARRY4 \tx_cnt_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\tx_cnt_reg[0]_i_1_n_0 ,\tx_cnt_reg[0]_i_1_n_1 ,\tx_cnt_reg[0]_i_1_n_2 ,\tx_cnt_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\tx_cnt_reg[0]_i_1_n_4 ,\tx_cnt_reg[0]_i_1_n_5 ,\tx_cnt_reg[0]_i_1_n_6 ,\tx_cnt_reg[0]_i_1_n_7 }),
        .S({\tx_cnt[0]_i_2_n_0 ,\tx_cnt[0]_i_3_n_0 ,\tx_cnt[0]_i_4_n_0 ,\tx_cnt[0]_i_5_n_0 }));
  FDCE \tx_cnt_reg[10] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[8]_i_1_n_5 ),
        .Q(tx_cnt_reg[10]));
  FDCE \tx_cnt_reg[11] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[8]_i_1_n_4 ),
        .Q(tx_cnt_reg[11]));
  FDCE \tx_cnt_reg[12] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[12]_i_1_n_7 ),
        .Q(tx_cnt_reg[12]));
  CARRY4 \tx_cnt_reg[12]_i_1 
       (.CI(\tx_cnt_reg[8]_i_1_n_0 ),
        .CO({\tx_cnt_reg[12]_i_1_n_0 ,\tx_cnt_reg[12]_i_1_n_1 ,\tx_cnt_reg[12]_i_1_n_2 ,\tx_cnt_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[12]_i_1_n_4 ,\tx_cnt_reg[12]_i_1_n_5 ,\tx_cnt_reg[12]_i_1_n_6 ,\tx_cnt_reg[12]_i_1_n_7 }),
        .S({\tx_cnt[12]_i_2_n_0 ,\tx_cnt[12]_i_3_n_0 ,\tx_cnt[12]_i_4_n_0 ,\tx_cnt[12]_i_5_n_0 }));
  FDCE \tx_cnt_reg[13] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[12]_i_1_n_6 ),
        .Q(tx_cnt_reg[13]));
  FDCE \tx_cnt_reg[14] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[12]_i_1_n_5 ),
        .Q(tx_cnt_reg[14]));
  FDCE \tx_cnt_reg[15] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[12]_i_1_n_4 ),
        .Q(tx_cnt_reg[15]));
  FDCE \tx_cnt_reg[16] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[16]_i_1_n_7 ),
        .Q(tx_cnt_reg[16]));
  CARRY4 \tx_cnt_reg[16]_i_1 
       (.CI(\tx_cnt_reg[12]_i_1_n_0 ),
        .CO({\tx_cnt_reg[16]_i_1_n_0 ,\tx_cnt_reg[16]_i_1_n_1 ,\tx_cnt_reg[16]_i_1_n_2 ,\tx_cnt_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[16]_i_1_n_4 ,\tx_cnt_reg[16]_i_1_n_5 ,\tx_cnt_reg[16]_i_1_n_6 ,\tx_cnt_reg[16]_i_1_n_7 }),
        .S({\tx_cnt[16]_i_2_n_0 ,\tx_cnt[16]_i_3_n_0 ,\tx_cnt[16]_i_4_n_0 ,\tx_cnt[16]_i_5_n_0 }));
  FDCE \tx_cnt_reg[17] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[16]_i_1_n_6 ),
        .Q(tx_cnt_reg[17]));
  FDCE \tx_cnt_reg[18] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[16]_i_1_n_5 ),
        .Q(tx_cnt_reg[18]));
  FDCE \tx_cnt_reg[19] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[16]_i_1_n_4 ),
        .Q(tx_cnt_reg[19]));
  FDCE \tx_cnt_reg[1] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[0]_i_1_n_6 ),
        .Q(tx_cnt_reg[1]));
  FDCE \tx_cnt_reg[20] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[20]_i_1_n_7 ),
        .Q(tx_cnt_reg[20]));
  CARRY4 \tx_cnt_reg[20]_i_1 
       (.CI(\tx_cnt_reg[16]_i_1_n_0 ),
        .CO({\tx_cnt_reg[20]_i_1_n_0 ,\tx_cnt_reg[20]_i_1_n_1 ,\tx_cnt_reg[20]_i_1_n_2 ,\tx_cnt_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[20]_i_1_n_4 ,\tx_cnt_reg[20]_i_1_n_5 ,\tx_cnt_reg[20]_i_1_n_6 ,\tx_cnt_reg[20]_i_1_n_7 }),
        .S({\tx_cnt[20]_i_2_n_0 ,\tx_cnt[20]_i_3_n_0 ,\tx_cnt[20]_i_4_n_0 ,\tx_cnt[20]_i_5_n_0 }));
  FDCE \tx_cnt_reg[21] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[20]_i_1_n_6 ),
        .Q(tx_cnt_reg[21]));
  FDCE \tx_cnt_reg[22] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[20]_i_1_n_5 ),
        .Q(tx_cnt_reg[22]));
  FDCE \tx_cnt_reg[23] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[20]_i_1_n_4 ),
        .Q(tx_cnt_reg[23]));
  FDCE \tx_cnt_reg[24] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[24]_i_1_n_7 ),
        .Q(tx_cnt_reg[24]));
  CARRY4 \tx_cnt_reg[24]_i_1 
       (.CI(\tx_cnt_reg[20]_i_1_n_0 ),
        .CO({\tx_cnt_reg[24]_i_1_n_0 ,\tx_cnt_reg[24]_i_1_n_1 ,\tx_cnt_reg[24]_i_1_n_2 ,\tx_cnt_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[24]_i_1_n_4 ,\tx_cnt_reg[24]_i_1_n_5 ,\tx_cnt_reg[24]_i_1_n_6 ,\tx_cnt_reg[24]_i_1_n_7 }),
        .S({\tx_cnt[24]_i_2_n_0 ,\tx_cnt[24]_i_3_n_0 ,\tx_cnt[24]_i_4_n_0 ,\tx_cnt[24]_i_5_n_0 }));
  FDCE \tx_cnt_reg[25] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[24]_i_1_n_6 ),
        .Q(tx_cnt_reg[25]));
  FDCE \tx_cnt_reg[26] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[24]_i_1_n_5 ),
        .Q(tx_cnt_reg[26]));
  FDCE \tx_cnt_reg[27] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[24]_i_1_n_4 ),
        .Q(tx_cnt_reg[27]));
  FDCE \tx_cnt_reg[28] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[28]_i_1_n_7 ),
        .Q(tx_cnt_reg[28]));
  CARRY4 \tx_cnt_reg[28]_i_1 
       (.CI(\tx_cnt_reg[24]_i_1_n_0 ),
        .CO({\NLW_tx_cnt_reg[28]_i_1_CO_UNCONNECTED [3],\tx_cnt_reg[28]_i_1_n_1 ,\tx_cnt_reg[28]_i_1_n_2 ,\tx_cnt_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[28]_i_1_n_4 ,\tx_cnt_reg[28]_i_1_n_5 ,\tx_cnt_reg[28]_i_1_n_6 ,\tx_cnt_reg[28]_i_1_n_7 }),
        .S({\tx_cnt[28]_i_2_n_0 ,\tx_cnt[28]_i_3_n_0 ,\tx_cnt[28]_i_4_n_0 ,\tx_cnt[28]_i_5_n_0 }));
  FDCE \tx_cnt_reg[29] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[28]_i_1_n_6 ),
        .Q(tx_cnt_reg[29]));
  FDCE \tx_cnt_reg[2] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[0]_i_1_n_5 ),
        .Q(tx_cnt_reg[2]));
  FDCE \tx_cnt_reg[30] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[28]_i_1_n_5 ),
        .Q(tx_cnt_reg[30]));
  FDCE \tx_cnt_reg[31] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[28]_i_1_n_4 ),
        .Q(tx_cnt_reg[31]));
  FDCE \tx_cnt_reg[3] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[0]_i_1_n_4 ),
        .Q(tx_cnt_reg[3]));
  FDCE \tx_cnt_reg[4] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[4]_i_1_n_7 ),
        .Q(tx_cnt_reg[4]));
  CARRY4 \tx_cnt_reg[4]_i_1 
       (.CI(\tx_cnt_reg[0]_i_1_n_0 ),
        .CO({\tx_cnt_reg[4]_i_1_n_0 ,\tx_cnt_reg[4]_i_1_n_1 ,\tx_cnt_reg[4]_i_1_n_2 ,\tx_cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[4]_i_1_n_4 ,\tx_cnt_reg[4]_i_1_n_5 ,\tx_cnt_reg[4]_i_1_n_6 ,\tx_cnt_reg[4]_i_1_n_7 }),
        .S({\tx_cnt[4]_i_2_n_0 ,\tx_cnt[4]_i_3_n_0 ,\tx_cnt[4]_i_4_n_0 ,\tx_cnt[4]_i_5_n_0 }));
  FDCE \tx_cnt_reg[5] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[4]_i_1_n_6 ),
        .Q(tx_cnt_reg[5]));
  FDCE \tx_cnt_reg[6] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[4]_i_1_n_5 ),
        .Q(tx_cnt_reg[6]));
  FDCE \tx_cnt_reg[7] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[4]_i_1_n_4 ),
        .Q(tx_cnt_reg[7]));
  FDCE \tx_cnt_reg[8] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[8]_i_1_n_7 ),
        .Q(tx_cnt_reg[8]));
  CARRY4 \tx_cnt_reg[8]_i_1 
       (.CI(\tx_cnt_reg[4]_i_1_n_0 ),
        .CO({\tx_cnt_reg[8]_i_1_n_0 ,\tx_cnt_reg[8]_i_1_n_1 ,\tx_cnt_reg[8]_i_1_n_2 ,\tx_cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[8]_i_1_n_4 ,\tx_cnt_reg[8]_i_1_n_5 ,\tx_cnt_reg[8]_i_1_n_6 ,\tx_cnt_reg[8]_i_1_n_7 }),
        .S({\tx_cnt[8]_i_2_n_0 ,\tx_cnt[8]_i_3_n_0 ,\tx_cnt[8]_i_4_n_0 ,\tx_cnt[8]_i_5_n_0 }));
  FDCE \tx_cnt_reg[9] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[8]_i_1_n_6 ),
        .Q(tx_cnt_reg[9]));
  FDCE \z1_data_reg[0] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[0]),
        .Q(p_0_in[2]));
  FDCE \z1_data_reg[10] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[10]),
        .Q(p_0_in[12]));
  FDCE \z1_data_reg[11] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[11]),
        .Q(p_0_in[13]));
  FDCE \z1_data_reg[12] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[12]),
        .Q(p_0_in[14]));
  FDCE \z1_data_reg[13] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[13]),
        .Q(p_0_in[15]));
  FDCE \z1_data_reg[14] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[14]),
        .Q(p_0_in[16]));
  FDCE \z1_data_reg[15] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[15]),
        .Q(p_0_in[17]));
  FDCE \z1_data_reg[16] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[16]),
        .Q(p_0_in[18]));
  FDCE \z1_data_reg[17] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[17]),
        .Q(p_0_in[19]));
  FDCE \z1_data_reg[18] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[18]),
        .Q(p_0_in[20]));
  FDCE \z1_data_reg[19] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[19]),
        .Q(p_0_in[21]));
  FDCE \z1_data_reg[1] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[1]),
        .Q(p_0_in[3]));
  FDCE \z1_data_reg[20] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[20]),
        .Q(p_0_in[22]));
  FDCE \z1_data_reg[21] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[21]),
        .Q(p_0_in[23]));
  FDCE \z1_data_reg[22] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[22]),
        .Q(p_0_in[24]));
  FDCE \z1_data_reg[23] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[23]),
        .Q(p_0_in[25]));
  FDCE \z1_data_reg[24] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[24]),
        .Q(p_0_in[26]));
  FDCE \z1_data_reg[25] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[25]),
        .Q(p_0_in[27]));
  FDCE \z1_data_reg[26] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[26]),
        .Q(p_0_in[28]));
  FDCE \z1_data_reg[27] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[27]),
        .Q(p_0_in[29]));
  FDCE \z1_data_reg[28] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[28]),
        .Q(p_0_in[30]));
  FDCE \z1_data_reg[29] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[29]),
        .Q(p_0_in[31]));
  FDCE \z1_data_reg[2] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[2]),
        .Q(p_0_in[4]));
  FDCE \z1_data_reg[30] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[30]),
        .Q(p_0_in[32]));
  FDCE \z1_data_reg[31] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[31]),
        .Q(p_0_in[33]));
  FDCE \z1_data_reg[32] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[32]),
        .Q(p_0_in[34]));
  FDCE \z1_data_reg[33] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[33]),
        .Q(p_0_in[35]));
  FDCE \z1_data_reg[3] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[3]),
        .Q(p_0_in[5]));
  FDCE \z1_data_reg[4] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[4]),
        .Q(p_0_in[6]));
  FDCE \z1_data_reg[5] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[5]),
        .Q(p_0_in[7]));
  FDCE \z1_data_reg[6] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[6]),
        .Q(p_0_in[8]));
  FDCE \z1_data_reg[7] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[7]),
        .Q(p_0_in[9]));
  FDCE \z1_data_reg[8] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[8]),
        .Q(p_0_in[10]));
  FDCE \z1_data_reg[9] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[9]),
        .Q(p_0_in[11]));
endmodule

(* ORIG_REF_NAME = "serialize" *) 
module block_design_pfs_daughtercard_0_0_serialize_9
   (tx_cnt_reg,
    \status_reg_reg[0] ,
    cmd_nxt,
    ser_clk,
    ser_rst,
    D,
    ser_rst_reg);
  output [31:0]tx_cnt_reg;
  output \status_reg_reg[0] ;
  output [0:0]cmd_nxt;
  input ser_clk;
  input ser_rst;
  input [0:0]D;
  input [33:0]ser_rst_reg;

  wire \/i__n_0 ;
  wire [0:0]D;
  wire \FSM_onehot_state[1]_i_1__3_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[0] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[3] ;
  wire [31:0]bitcount;
  wire bitcount0_carry__0_i_1__9_n_0;
  wire bitcount0_carry__0_i_2__9_n_0;
  wire bitcount0_carry__0_i_3__9_n_0;
  wire bitcount0_carry__0_i_4__9_n_0;
  wire bitcount0_carry__0_n_0;
  wire bitcount0_carry__0_n_1;
  wire bitcount0_carry__0_n_2;
  wire bitcount0_carry__0_n_3;
  wire bitcount0_carry__0_n_4;
  wire bitcount0_carry__0_n_5;
  wire bitcount0_carry__0_n_6;
  wire bitcount0_carry__0_n_7;
  wire bitcount0_carry__1_i_1__9_n_0;
  wire bitcount0_carry__1_i_2__9_n_0;
  wire bitcount0_carry__1_i_3__9_n_0;
  wire bitcount0_carry__1_i_4__9_n_0;
  wire bitcount0_carry__1_n_0;
  wire bitcount0_carry__1_n_1;
  wire bitcount0_carry__1_n_2;
  wire bitcount0_carry__1_n_3;
  wire bitcount0_carry__1_n_4;
  wire bitcount0_carry__1_n_5;
  wire bitcount0_carry__1_n_6;
  wire bitcount0_carry__1_n_7;
  wire bitcount0_carry__2_i_1__9_n_0;
  wire bitcount0_carry__2_i_2__9_n_0;
  wire bitcount0_carry__2_i_3__9_n_0;
  wire bitcount0_carry__2_i_4__9_n_0;
  wire bitcount0_carry__2_n_0;
  wire bitcount0_carry__2_n_1;
  wire bitcount0_carry__2_n_2;
  wire bitcount0_carry__2_n_3;
  wire bitcount0_carry__2_n_4;
  wire bitcount0_carry__2_n_5;
  wire bitcount0_carry__2_n_6;
  wire bitcount0_carry__2_n_7;
  wire bitcount0_carry__3_i_1__9_n_0;
  wire bitcount0_carry__3_i_2__9_n_0;
  wire bitcount0_carry__3_i_3__9_n_0;
  wire bitcount0_carry__3_i_4__9_n_0;
  wire bitcount0_carry__3_n_0;
  wire bitcount0_carry__3_n_1;
  wire bitcount0_carry__3_n_2;
  wire bitcount0_carry__3_n_3;
  wire bitcount0_carry__3_n_4;
  wire bitcount0_carry__3_n_5;
  wire bitcount0_carry__3_n_6;
  wire bitcount0_carry__3_n_7;
  wire bitcount0_carry__4_i_1__9_n_0;
  wire bitcount0_carry__4_i_2__9_n_0;
  wire bitcount0_carry__4_i_3__9_n_0;
  wire bitcount0_carry__4_i_4__9_n_0;
  wire bitcount0_carry__4_n_0;
  wire bitcount0_carry__4_n_1;
  wire bitcount0_carry__4_n_2;
  wire bitcount0_carry__4_n_3;
  wire bitcount0_carry__4_n_4;
  wire bitcount0_carry__4_n_5;
  wire bitcount0_carry__4_n_6;
  wire bitcount0_carry__4_n_7;
  wire bitcount0_carry__5_i_1__9_n_0;
  wire bitcount0_carry__5_i_2__9_n_0;
  wire bitcount0_carry__5_i_3__9_n_0;
  wire bitcount0_carry__5_i_4__9_n_0;
  wire bitcount0_carry__5_n_0;
  wire bitcount0_carry__5_n_1;
  wire bitcount0_carry__5_n_2;
  wire bitcount0_carry__5_n_3;
  wire bitcount0_carry__5_n_4;
  wire bitcount0_carry__5_n_5;
  wire bitcount0_carry__5_n_6;
  wire bitcount0_carry__5_n_7;
  wire bitcount0_carry__6_i_1__9_n_0;
  wire bitcount0_carry__6_i_2__9_n_0;
  wire bitcount0_carry__6_i_3__9_n_0;
  wire bitcount0_carry__6_n_2;
  wire bitcount0_carry__6_n_3;
  wire bitcount0_carry__6_n_5;
  wire bitcount0_carry__6_n_6;
  wire bitcount0_carry__6_n_7;
  wire bitcount0_carry_i_1__9_n_0;
  wire bitcount0_carry_i_2__9_n_0;
  wire bitcount0_carry_i_3__9_n_0;
  wire bitcount0_carry_i_4__9_n_0;
  wire bitcount0_carry_n_0;
  wire bitcount0_carry_n_1;
  wire bitcount0_carry_n_2;
  wire bitcount0_carry_n_3;
  wire bitcount0_carry_n_4;
  wire bitcount0_carry_n_5;
  wire bitcount0_carry_n_6;
  wire bitcount0_carry_n_7;
  wire \bitcount[0]_i_1__9_n_0 ;
  wire \bitcount[2]_i_1__3_n_0 ;
  wire \bitcount[5]_i_1__9_n_0 ;
  wire [31:1]bitcount_0;
  wire [0:0]cmd_nxt;
  wire i__i_2__3_n_0;
  wire i__i_3__3_n_0;
  wire i__i_4__3_n_0;
  wire i__i_5__3_n_0;
  wire i__i_6__3_n_0;
  wire i__i_7__3_n_0;
  wire next_state;
  wire [35:2]p_0_in;
  wire [36:2]p_1_in;
  wire ser_clk;
  (* RTL_KEEP = "yes" *) wire ser_rdy;
  wire ser_rst;
  wire [33:0]ser_rst_reg;
  wire [35:2]shift_reg;
  wire \shift_reg[1]_i_1__3_n_0 ;
  wire \shift_reg[1]_i_2_n_0 ;
  wire \shift_reg[1]_i_3_n_0 ;
  wire \shift_reg[1]_i_4_n_0 ;
  wire \shift_reg[1]_i_5_n_0 ;
  wire \shift_reg[1]_i_6_n_0 ;
  wire \shift_reg[1]_i_7_n_0 ;
  wire \shift_reg[36]_i_1__3_n_0 ;
  wire \shift_reg[36]_i_2__3_n_0 ;
  wire \status_reg_reg[0] ;
  wire \tx_cnt[0]_i_2__3_n_0 ;
  wire \tx_cnt[0]_i_3__3_n_0 ;
  wire \tx_cnt[0]_i_4__3_n_0 ;
  wire \tx_cnt[0]_i_5__3_n_0 ;
  wire \tx_cnt[12]_i_2__3_n_0 ;
  wire \tx_cnt[12]_i_3__3_n_0 ;
  wire \tx_cnt[12]_i_4__3_n_0 ;
  wire \tx_cnt[12]_i_5__3_n_0 ;
  wire \tx_cnt[16]_i_2__3_n_0 ;
  wire \tx_cnt[16]_i_3__3_n_0 ;
  wire \tx_cnt[16]_i_4__3_n_0 ;
  wire \tx_cnt[16]_i_5__3_n_0 ;
  wire \tx_cnt[20]_i_2__3_n_0 ;
  wire \tx_cnt[20]_i_3__3_n_0 ;
  wire \tx_cnt[20]_i_4__3_n_0 ;
  wire \tx_cnt[20]_i_5__3_n_0 ;
  wire \tx_cnt[24]_i_2__3_n_0 ;
  wire \tx_cnt[24]_i_3__3_n_0 ;
  wire \tx_cnt[24]_i_4__3_n_0 ;
  wire \tx_cnt[24]_i_5__3_n_0 ;
  wire \tx_cnt[28]_i_2__3_n_0 ;
  wire \tx_cnt[28]_i_3__3_n_0 ;
  wire \tx_cnt[28]_i_4__3_n_0 ;
  wire \tx_cnt[28]_i_5__3_n_0 ;
  wire \tx_cnt[4]_i_2__3_n_0 ;
  wire \tx_cnt[4]_i_3__3_n_0 ;
  wire \tx_cnt[4]_i_4__3_n_0 ;
  wire \tx_cnt[4]_i_5__3_n_0 ;
  wire \tx_cnt[8]_i_2__3_n_0 ;
  wire \tx_cnt[8]_i_3__3_n_0 ;
  wire \tx_cnt[8]_i_4__3_n_0 ;
  wire \tx_cnt[8]_i_5__3_n_0 ;
  wire [31:0]tx_cnt_reg;
  wire \tx_cnt_reg[0]_i_1__3_n_0 ;
  wire \tx_cnt_reg[0]_i_1__3_n_1 ;
  wire \tx_cnt_reg[0]_i_1__3_n_2 ;
  wire \tx_cnt_reg[0]_i_1__3_n_3 ;
  wire \tx_cnt_reg[0]_i_1__3_n_4 ;
  wire \tx_cnt_reg[0]_i_1__3_n_5 ;
  wire \tx_cnt_reg[0]_i_1__3_n_6 ;
  wire \tx_cnt_reg[0]_i_1__3_n_7 ;
  wire \tx_cnt_reg[12]_i_1__3_n_0 ;
  wire \tx_cnt_reg[12]_i_1__3_n_1 ;
  wire \tx_cnt_reg[12]_i_1__3_n_2 ;
  wire \tx_cnt_reg[12]_i_1__3_n_3 ;
  wire \tx_cnt_reg[12]_i_1__3_n_4 ;
  wire \tx_cnt_reg[12]_i_1__3_n_5 ;
  wire \tx_cnt_reg[12]_i_1__3_n_6 ;
  wire \tx_cnt_reg[12]_i_1__3_n_7 ;
  wire \tx_cnt_reg[16]_i_1__3_n_0 ;
  wire \tx_cnt_reg[16]_i_1__3_n_1 ;
  wire \tx_cnt_reg[16]_i_1__3_n_2 ;
  wire \tx_cnt_reg[16]_i_1__3_n_3 ;
  wire \tx_cnt_reg[16]_i_1__3_n_4 ;
  wire \tx_cnt_reg[16]_i_1__3_n_5 ;
  wire \tx_cnt_reg[16]_i_1__3_n_6 ;
  wire \tx_cnt_reg[16]_i_1__3_n_7 ;
  wire \tx_cnt_reg[20]_i_1__3_n_0 ;
  wire \tx_cnt_reg[20]_i_1__3_n_1 ;
  wire \tx_cnt_reg[20]_i_1__3_n_2 ;
  wire \tx_cnt_reg[20]_i_1__3_n_3 ;
  wire \tx_cnt_reg[20]_i_1__3_n_4 ;
  wire \tx_cnt_reg[20]_i_1__3_n_5 ;
  wire \tx_cnt_reg[20]_i_1__3_n_6 ;
  wire \tx_cnt_reg[20]_i_1__3_n_7 ;
  wire \tx_cnt_reg[24]_i_1__3_n_0 ;
  wire \tx_cnt_reg[24]_i_1__3_n_1 ;
  wire \tx_cnt_reg[24]_i_1__3_n_2 ;
  wire \tx_cnt_reg[24]_i_1__3_n_3 ;
  wire \tx_cnt_reg[24]_i_1__3_n_4 ;
  wire \tx_cnt_reg[24]_i_1__3_n_5 ;
  wire \tx_cnt_reg[24]_i_1__3_n_6 ;
  wire \tx_cnt_reg[24]_i_1__3_n_7 ;
  wire \tx_cnt_reg[28]_i_1__3_n_1 ;
  wire \tx_cnt_reg[28]_i_1__3_n_2 ;
  wire \tx_cnt_reg[28]_i_1__3_n_3 ;
  wire \tx_cnt_reg[28]_i_1__3_n_4 ;
  wire \tx_cnt_reg[28]_i_1__3_n_5 ;
  wire \tx_cnt_reg[28]_i_1__3_n_6 ;
  wire \tx_cnt_reg[28]_i_1__3_n_7 ;
  wire \tx_cnt_reg[4]_i_1__3_n_0 ;
  wire \tx_cnt_reg[4]_i_1__3_n_1 ;
  wire \tx_cnt_reg[4]_i_1__3_n_2 ;
  wire \tx_cnt_reg[4]_i_1__3_n_3 ;
  wire \tx_cnt_reg[4]_i_1__3_n_4 ;
  wire \tx_cnt_reg[4]_i_1__3_n_5 ;
  wire \tx_cnt_reg[4]_i_1__3_n_6 ;
  wire \tx_cnt_reg[4]_i_1__3_n_7 ;
  wire \tx_cnt_reg[8]_i_1__3_n_0 ;
  wire \tx_cnt_reg[8]_i_1__3_n_1 ;
  wire \tx_cnt_reg[8]_i_1__3_n_2 ;
  wire \tx_cnt_reg[8]_i_1__3_n_3 ;
  wire \tx_cnt_reg[8]_i_1__3_n_4 ;
  wire \tx_cnt_reg[8]_i_1__3_n_5 ;
  wire \tx_cnt_reg[8]_i_1__3_n_6 ;
  wire \tx_cnt_reg[8]_i_1__3_n_7 ;
  wire [3:2]NLW_bitcount0_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_bitcount0_carry__6_O_UNCONNECTED;
  wire [3:3]\NLW_tx_cnt_reg[28]_i_1__3_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFEEEFFFFFEEEFEEE)) 
    \/i_ 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(next_state),
        .I4(D),
        .I5(ser_rdy),
        .O(\/i__n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_state[1]_i_1__3 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[1]_i_1__3_n_0 ));
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(ser_clk),
        .CE(\/i__n_0 ),
        .D(1'b0),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .S(ser_rst));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(ser_clk),
        .CE(\/i__n_0 ),
        .D(\FSM_onehot_state[1]_i_1__3_n_0 ),
        .Q(ser_rdy),
        .R(ser_rst));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(ser_clk),
        .CE(\/i__n_0 ),
        .D(ser_rdy),
        .Q(\FSM_onehot_state_reg_n_0_[2] ),
        .R(ser_rst));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(ser_clk),
        .CE(\/i__n_0 ),
        .D(\FSM_onehot_state_reg_n_0_[2] ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(ser_rst));
  CARRY4 bitcount0_carry
       (.CI(1'b0),
        .CO({bitcount0_carry_n_0,bitcount0_carry_n_1,bitcount0_carry_n_2,bitcount0_carry_n_3}),
        .CYINIT(bitcount[0]),
        .DI(bitcount[4:1]),
        .O({bitcount0_carry_n_4,bitcount0_carry_n_5,bitcount0_carry_n_6,bitcount0_carry_n_7}),
        .S({bitcount0_carry_i_1__9_n_0,bitcount0_carry_i_2__9_n_0,bitcount0_carry_i_3__9_n_0,bitcount0_carry_i_4__9_n_0}));
  CARRY4 bitcount0_carry__0
       (.CI(bitcount0_carry_n_0),
        .CO({bitcount0_carry__0_n_0,bitcount0_carry__0_n_1,bitcount0_carry__0_n_2,bitcount0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(bitcount[8:5]),
        .O({bitcount0_carry__0_n_4,bitcount0_carry__0_n_5,bitcount0_carry__0_n_6,bitcount0_carry__0_n_7}),
        .S({bitcount0_carry__0_i_1__9_n_0,bitcount0_carry__0_i_2__9_n_0,bitcount0_carry__0_i_3__9_n_0,bitcount0_carry__0_i_4__9_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_1__9
       (.I0(bitcount[8]),
        .O(bitcount0_carry__0_i_1__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_2__9
       (.I0(bitcount[7]),
        .O(bitcount0_carry__0_i_2__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_3__9
       (.I0(bitcount[6]),
        .O(bitcount0_carry__0_i_3__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__0_i_4__9
       (.I0(bitcount[5]),
        .O(bitcount0_carry__0_i_4__9_n_0));
  CARRY4 bitcount0_carry__1
       (.CI(bitcount0_carry__0_n_0),
        .CO({bitcount0_carry__1_n_0,bitcount0_carry__1_n_1,bitcount0_carry__1_n_2,bitcount0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(bitcount[12:9]),
        .O({bitcount0_carry__1_n_4,bitcount0_carry__1_n_5,bitcount0_carry__1_n_6,bitcount0_carry__1_n_7}),
        .S({bitcount0_carry__1_i_1__9_n_0,bitcount0_carry__1_i_2__9_n_0,bitcount0_carry__1_i_3__9_n_0,bitcount0_carry__1_i_4__9_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_1__9
       (.I0(bitcount[12]),
        .O(bitcount0_carry__1_i_1__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_2__9
       (.I0(bitcount[11]),
        .O(bitcount0_carry__1_i_2__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_3__9
       (.I0(bitcount[10]),
        .O(bitcount0_carry__1_i_3__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__1_i_4__9
       (.I0(bitcount[9]),
        .O(bitcount0_carry__1_i_4__9_n_0));
  CARRY4 bitcount0_carry__2
       (.CI(bitcount0_carry__1_n_0),
        .CO({bitcount0_carry__2_n_0,bitcount0_carry__2_n_1,bitcount0_carry__2_n_2,bitcount0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(bitcount[16:13]),
        .O({bitcount0_carry__2_n_4,bitcount0_carry__2_n_5,bitcount0_carry__2_n_6,bitcount0_carry__2_n_7}),
        .S({bitcount0_carry__2_i_1__9_n_0,bitcount0_carry__2_i_2__9_n_0,bitcount0_carry__2_i_3__9_n_0,bitcount0_carry__2_i_4__9_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_1__9
       (.I0(bitcount[16]),
        .O(bitcount0_carry__2_i_1__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_2__9
       (.I0(bitcount[15]),
        .O(bitcount0_carry__2_i_2__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_3__9
       (.I0(bitcount[14]),
        .O(bitcount0_carry__2_i_3__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__2_i_4__9
       (.I0(bitcount[13]),
        .O(bitcount0_carry__2_i_4__9_n_0));
  CARRY4 bitcount0_carry__3
       (.CI(bitcount0_carry__2_n_0),
        .CO({bitcount0_carry__3_n_0,bitcount0_carry__3_n_1,bitcount0_carry__3_n_2,bitcount0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(bitcount[20:17]),
        .O({bitcount0_carry__3_n_4,bitcount0_carry__3_n_5,bitcount0_carry__3_n_6,bitcount0_carry__3_n_7}),
        .S({bitcount0_carry__3_i_1__9_n_0,bitcount0_carry__3_i_2__9_n_0,bitcount0_carry__3_i_3__9_n_0,bitcount0_carry__3_i_4__9_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_1__9
       (.I0(bitcount[20]),
        .O(bitcount0_carry__3_i_1__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_2__9
       (.I0(bitcount[19]),
        .O(bitcount0_carry__3_i_2__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_3__9
       (.I0(bitcount[18]),
        .O(bitcount0_carry__3_i_3__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__3_i_4__9
       (.I0(bitcount[17]),
        .O(bitcount0_carry__3_i_4__9_n_0));
  CARRY4 bitcount0_carry__4
       (.CI(bitcount0_carry__3_n_0),
        .CO({bitcount0_carry__4_n_0,bitcount0_carry__4_n_1,bitcount0_carry__4_n_2,bitcount0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(bitcount[24:21]),
        .O({bitcount0_carry__4_n_4,bitcount0_carry__4_n_5,bitcount0_carry__4_n_6,bitcount0_carry__4_n_7}),
        .S({bitcount0_carry__4_i_1__9_n_0,bitcount0_carry__4_i_2__9_n_0,bitcount0_carry__4_i_3__9_n_0,bitcount0_carry__4_i_4__9_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_1__9
       (.I0(bitcount[24]),
        .O(bitcount0_carry__4_i_1__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_2__9
       (.I0(bitcount[23]),
        .O(bitcount0_carry__4_i_2__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_3__9
       (.I0(bitcount[22]),
        .O(bitcount0_carry__4_i_3__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__4_i_4__9
       (.I0(bitcount[21]),
        .O(bitcount0_carry__4_i_4__9_n_0));
  CARRY4 bitcount0_carry__5
       (.CI(bitcount0_carry__4_n_0),
        .CO({bitcount0_carry__5_n_0,bitcount0_carry__5_n_1,bitcount0_carry__5_n_2,bitcount0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(bitcount[28:25]),
        .O({bitcount0_carry__5_n_4,bitcount0_carry__5_n_5,bitcount0_carry__5_n_6,bitcount0_carry__5_n_7}),
        .S({bitcount0_carry__5_i_1__9_n_0,bitcount0_carry__5_i_2__9_n_0,bitcount0_carry__5_i_3__9_n_0,bitcount0_carry__5_i_4__9_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_1__9
       (.I0(bitcount[28]),
        .O(bitcount0_carry__5_i_1__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_2__9
       (.I0(bitcount[27]),
        .O(bitcount0_carry__5_i_2__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_3__9
       (.I0(bitcount[26]),
        .O(bitcount0_carry__5_i_3__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__5_i_4__9
       (.I0(bitcount[25]),
        .O(bitcount0_carry__5_i_4__9_n_0));
  CARRY4 bitcount0_carry__6
       (.CI(bitcount0_carry__5_n_0),
        .CO({NLW_bitcount0_carry__6_CO_UNCONNECTED[3:2],bitcount0_carry__6_n_2,bitcount0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,bitcount[30:29]}),
        .O({NLW_bitcount0_carry__6_O_UNCONNECTED[3],bitcount0_carry__6_n_5,bitcount0_carry__6_n_6,bitcount0_carry__6_n_7}),
        .S({1'b0,bitcount0_carry__6_i_1__9_n_0,bitcount0_carry__6_i_2__9_n_0,bitcount0_carry__6_i_3__9_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__6_i_1__9
       (.I0(bitcount[31]),
        .O(bitcount0_carry__6_i_1__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__6_i_2__9
       (.I0(bitcount[30]),
        .O(bitcount0_carry__6_i_2__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry__6_i_3__9
       (.I0(bitcount[29]),
        .O(bitcount0_carry__6_i_3__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_1__9
       (.I0(bitcount[4]),
        .O(bitcount0_carry_i_1__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_2__9
       (.I0(bitcount[3]),
        .O(bitcount0_carry_i_2__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_3__9
       (.I0(bitcount[2]),
        .O(bitcount0_carry_i_3__9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    bitcount0_carry_i_4__9
       (.I0(bitcount[1]),
        .O(bitcount0_carry_i_4__9_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \bitcount[0]_i_1__9 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount[0]),
        .O(\bitcount[0]_i_1__9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[10]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__1_n_6),
        .O(bitcount_0[10]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[11]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__1_n_5),
        .O(bitcount_0[11]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[12]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__1_n_4),
        .O(bitcount_0[12]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[13]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__2_n_7),
        .O(bitcount_0[13]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[14]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__2_n_6),
        .O(bitcount_0[14]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[15]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__2_n_5),
        .O(bitcount_0[15]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[16]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__2_n_4),
        .O(bitcount_0[16]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[17]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__3_n_7),
        .O(bitcount_0[17]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[18]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__3_n_6),
        .O(bitcount_0[18]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[19]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__3_n_5),
        .O(bitcount_0[19]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[1]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry_n_7),
        .O(bitcount_0[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[20]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__3_n_4),
        .O(bitcount_0[20]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[21]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__4_n_7),
        .O(bitcount_0[21]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[22]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__4_n_6),
        .O(bitcount_0[22]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[23]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__4_n_5),
        .O(bitcount_0[23]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[24]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__4_n_4),
        .O(bitcount_0[24]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[25]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__5_n_7),
        .O(bitcount_0[25]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[26]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__5_n_6),
        .O(bitcount_0[26]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[27]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__5_n_5),
        .O(bitcount_0[27]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[28]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__5_n_4),
        .O(bitcount_0[28]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[29]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__6_n_7),
        .O(bitcount_0[29]));
  LUT2 #(
    .INIT(4'hB)) 
    \bitcount[2]_i_1__3 
       (.I0(bitcount0_carry_n_6),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\bitcount[2]_i_1__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[30]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__6_n_6),
        .O(bitcount_0[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[31]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__6_n_5),
        .O(bitcount_0[31]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[3]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry_n_5),
        .O(bitcount_0[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[4]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry_n_4),
        .O(bitcount_0[4]));
  LUT2 #(
    .INIT(4'hB)) 
    \bitcount[5]_i_1__9 
       (.I0(bitcount0_carry__0_n_7),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\bitcount[5]_i_1__9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[6]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__0_n_6),
        .O(bitcount_0[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[7]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__0_n_5),
        .O(bitcount_0[7]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[8]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__0_n_4),
        .O(bitcount_0[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \bitcount[9]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(bitcount0_carry__1_n_7),
        .O(bitcount_0[9]));
  FDCE \bitcount_reg[0] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(\bitcount[0]_i_1__9_n_0 ),
        .Q(bitcount[0]));
  FDCE \bitcount_reg[10] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[10]),
        .Q(bitcount[10]));
  FDCE \bitcount_reg[11] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[11]),
        .Q(bitcount[11]));
  FDCE \bitcount_reg[12] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[12]),
        .Q(bitcount[12]));
  FDCE \bitcount_reg[13] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[13]),
        .Q(bitcount[13]));
  FDCE \bitcount_reg[14] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[14]),
        .Q(bitcount[14]));
  FDCE \bitcount_reg[15] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[15]),
        .Q(bitcount[15]));
  FDCE \bitcount_reg[16] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[16]),
        .Q(bitcount[16]));
  FDCE \bitcount_reg[17] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[17]),
        .Q(bitcount[17]));
  FDCE \bitcount_reg[18] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[18]),
        .Q(bitcount[18]));
  FDCE \bitcount_reg[19] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[19]),
        .Q(bitcount[19]));
  FDCE \bitcount_reg[1] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[1]),
        .Q(bitcount[1]));
  FDCE \bitcount_reg[20] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[20]),
        .Q(bitcount[20]));
  FDCE \bitcount_reg[21] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[21]),
        .Q(bitcount[21]));
  FDCE \bitcount_reg[22] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[22]),
        .Q(bitcount[22]));
  FDCE \bitcount_reg[23] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[23]),
        .Q(bitcount[23]));
  FDCE \bitcount_reg[24] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[24]),
        .Q(bitcount[24]));
  FDCE \bitcount_reg[25] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[25]),
        .Q(bitcount[25]));
  FDCE \bitcount_reg[26] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[26]),
        .Q(bitcount[26]));
  FDCE \bitcount_reg[27] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[27]),
        .Q(bitcount[27]));
  FDCE \bitcount_reg[28] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[28]),
        .Q(bitcount[28]));
  FDCE \bitcount_reg[29] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[29]),
        .Q(bitcount[29]));
  FDCE \bitcount_reg[2] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(\bitcount[2]_i_1__3_n_0 ),
        .Q(bitcount[2]));
  FDCE \bitcount_reg[30] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[30]),
        .Q(bitcount[30]));
  FDCE \bitcount_reg[31] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[31]),
        .Q(bitcount[31]));
  FDCE \bitcount_reg[3] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[3]),
        .Q(bitcount[3]));
  FDCE \bitcount_reg[4] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[4]),
        .Q(bitcount[4]));
  FDCE \bitcount_reg[5] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(\bitcount[5]_i_1__9_n_0 ),
        .Q(bitcount[5]));
  FDCE \bitcount_reg[6] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[6]),
        .Q(bitcount[6]));
  FDCE \bitcount_reg[7] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[7]),
        .Q(bitcount[7]));
  FDCE \bitcount_reg[8] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[8]),
        .Q(bitcount[8]));
  FDCE \bitcount_reg[9] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(bitcount_0[9]),
        .Q(bitcount[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \genblk5_0.fifo_36_bl.fifo_36_bl_i_1__9 
       (.I0(ser_rdy),
        .I1(D),
        .O(\status_reg_reg[0] ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    i__i_1__3
       (.I0(i__i_2__3_n_0),
        .I1(i__i_3__3_n_0),
        .I2(i__i_4__3_n_0),
        .I3(i__i_5__3_n_0),
        .I4(i__i_6__3_n_0),
        .I5(i__i_7__3_n_0),
        .O(next_state));
  LUT2 #(
    .INIT(4'h1)) 
    i__i_2__3
       (.I0(bitcount[0]),
        .I1(bitcount[1]),
        .O(i__i_2__3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    i__i_3__3
       (.I0(bitcount[4]),
        .I1(bitcount[5]),
        .I2(bitcount[2]),
        .I3(bitcount[3]),
        .I4(bitcount[7]),
        .I5(bitcount[6]),
        .O(i__i_3__3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    i__i_4__3
       (.I0(bitcount[10]),
        .I1(bitcount[11]),
        .I2(bitcount[8]),
        .I3(bitcount[9]),
        .I4(bitcount[13]),
        .I5(bitcount[12]),
        .O(i__i_4__3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    i__i_5__3
       (.I0(bitcount[16]),
        .I1(bitcount[17]),
        .I2(bitcount[14]),
        .I3(bitcount[15]),
        .I4(bitcount[19]),
        .I5(bitcount[18]),
        .O(i__i_5__3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    i__i_6__3
       (.I0(bitcount[22]),
        .I1(bitcount[23]),
        .I2(bitcount[20]),
        .I3(bitcount[21]),
        .I4(bitcount[25]),
        .I5(bitcount[24]),
        .O(i__i_6__3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    i__i_7__3
       (.I0(bitcount[28]),
        .I1(bitcount[29]),
        .I2(bitcount[26]),
        .I3(bitcount[27]),
        .I4(bitcount[31]),
        .I5(bitcount[30]),
        .O(i__i_7__3_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[10]_i_1 
       (.I0(p_1_in[10]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[10]),
        .O(shift_reg[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[11]_i_1 
       (.I0(p_1_in[11]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[11]),
        .O(shift_reg[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[12]_i_1 
       (.I0(p_1_in[12]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[12]),
        .O(shift_reg[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[13]_i_1 
       (.I0(p_1_in[13]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[13]),
        .O(shift_reg[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[14]_i_1 
       (.I0(p_1_in[14]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[14]),
        .O(shift_reg[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[15]_i_1 
       (.I0(p_1_in[15]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[15]),
        .O(shift_reg[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[16]_i_1 
       (.I0(p_1_in[16]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[16]),
        .O(shift_reg[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[17]_i_1 
       (.I0(p_1_in[17]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[17]),
        .O(shift_reg[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[18]_i_1 
       (.I0(p_1_in[18]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[18]),
        .O(shift_reg[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[19]_i_1 
       (.I0(p_1_in[19]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[19]),
        .O(shift_reg[19]));
  LUT6 #(
    .INIT(64'h0000000096696996)) 
    \shift_reg[1]_i_1__3 
       (.I0(\shift_reg[1]_i_2_n_0 ),
        .I1(\shift_reg[1]_i_3_n_0 ),
        .I2(\shift_reg[1]_i_4_n_0 ),
        .I3(\shift_reg[1]_i_5_n_0 ),
        .I4(\shift_reg[1]_i_6_n_0 ),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\shift_reg[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \shift_reg[1]_i_2 
       (.I0(p_0_in[19]),
        .I1(p_0_in[18]),
        .I2(p_0_in[22]),
        .I3(p_0_in[23]),
        .I4(p_0_in[20]),
        .I5(p_0_in[21]),
        .O(\shift_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \shift_reg[1]_i_3 
       (.I0(p_0_in[25]),
        .I1(p_0_in[24]),
        .I2(p_0_in[28]),
        .I3(p_0_in[29]),
        .I4(p_0_in[26]),
        .I5(p_0_in[27]),
        .O(\shift_reg[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \shift_reg[1]_i_4 
       (.I0(p_0_in[6]),
        .I1(p_0_in[7]),
        .I2(p_0_in[11]),
        .I3(p_0_in[10]),
        .I4(p_0_in[9]),
        .I5(p_0_in[8]),
        .O(\shift_reg[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \shift_reg[1]_i_5 
       (.I0(p_0_in[12]),
        .I1(p_0_in[13]),
        .I2(p_0_in[17]),
        .I3(p_0_in[16]),
        .I4(p_0_in[15]),
        .I5(p_0_in[14]),
        .O(\shift_reg[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \shift_reg[1]_i_6 
       (.I0(p_0_in[4]),
        .I1(p_0_in[5]),
        .I2(p_0_in[2]),
        .I3(p_0_in[3]),
        .I4(\shift_reg[1]_i_7_n_0 ),
        .O(\shift_reg[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \shift_reg[1]_i_7 
       (.I0(p_0_in[31]),
        .I1(p_0_in[30]),
        .I2(p_0_in[34]),
        .I3(p_0_in[35]),
        .I4(p_0_in[32]),
        .I5(p_0_in[33]),
        .O(\shift_reg[1]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[20]_i_1 
       (.I0(p_1_in[20]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[20]),
        .O(shift_reg[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[21]_i_1 
       (.I0(p_1_in[21]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[21]),
        .O(shift_reg[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[22]_i_1 
       (.I0(p_1_in[22]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[22]),
        .O(shift_reg[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[23]_i_1 
       (.I0(p_1_in[23]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[23]),
        .O(shift_reg[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[24]_i_1 
       (.I0(p_1_in[24]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[24]),
        .O(shift_reg[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[25]_i_1 
       (.I0(p_1_in[25]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[25]),
        .O(shift_reg[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[26]_i_1 
       (.I0(p_1_in[26]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[26]),
        .O(shift_reg[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[27]_i_1 
       (.I0(p_1_in[27]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[27]),
        .O(shift_reg[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[28]_i_1 
       (.I0(p_1_in[28]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[28]),
        .O(shift_reg[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[29]_i_1 
       (.I0(p_1_in[29]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[29]),
        .O(shift_reg[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[2]_i_1 
       (.I0(p_1_in[2]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[2]),
        .O(shift_reg[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[30]_i_1 
       (.I0(p_1_in[30]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[30]),
        .O(shift_reg[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[31]_i_1 
       (.I0(p_1_in[31]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[31]),
        .O(shift_reg[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[32]_i_1 
       (.I0(p_1_in[32]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[32]),
        .O(shift_reg[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[33]_i_1 
       (.I0(p_1_in[33]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[33]),
        .O(shift_reg[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[34]_i_1 
       (.I0(p_1_in[34]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[34]),
        .O(shift_reg[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[35]_i_1 
       (.I0(p_1_in[35]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[35]),
        .O(shift_reg[35]));
  LUT2 #(
    .INIT(4'hE)) 
    \shift_reg[36]_i_1__3 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .O(\shift_reg[36]_i_1__3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \shift_reg[36]_i_2__3 
       (.I0(p_1_in[36]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\shift_reg[36]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[3]_i_1 
       (.I0(p_1_in[3]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[3]),
        .O(shift_reg[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[4]_i_1 
       (.I0(p_1_in[4]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[4]),
        .O(shift_reg[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[5]_i_1 
       (.I0(p_1_in[5]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[5]),
        .O(shift_reg[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[6]_i_1 
       (.I0(p_1_in[6]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[6]),
        .O(shift_reg[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[7]_i_1 
       (.I0(p_1_in[7]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[7]),
        .O(shift_reg[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[8]_i_1 
       (.I0(p_1_in[8]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[8]),
        .O(shift_reg[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg[9]_i_1 
       (.I0(p_1_in[9]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(p_0_in[9]),
        .O(shift_reg[9]));
  FDCE \shift_reg_reg[10] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[10]),
        .Q(p_1_in[11]));
  FDCE \shift_reg_reg[11] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[11]),
        .Q(p_1_in[12]));
  FDCE \shift_reg_reg[12] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[12]),
        .Q(p_1_in[13]));
  FDCE \shift_reg_reg[13] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[13]),
        .Q(p_1_in[14]));
  FDCE \shift_reg_reg[14] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[14]),
        .Q(p_1_in[15]));
  FDCE \shift_reg_reg[15] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[15]),
        .Q(p_1_in[16]));
  FDCE \shift_reg_reg[16] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[16]),
        .Q(p_1_in[17]));
  FDCE \shift_reg_reg[17] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[17]),
        .Q(p_1_in[18]));
  FDCE \shift_reg_reg[18] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[18]),
        .Q(p_1_in[19]));
  FDCE \shift_reg_reg[19] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[19]),
        .Q(p_1_in[20]));
  FDCE \shift_reg_reg[1] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(\shift_reg[1]_i_1__3_n_0 ),
        .Q(p_1_in[2]));
  FDCE \shift_reg_reg[20] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[20]),
        .Q(p_1_in[21]));
  FDCE \shift_reg_reg[21] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[21]),
        .Q(p_1_in[22]));
  FDCE \shift_reg_reg[22] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[22]),
        .Q(p_1_in[23]));
  FDCE \shift_reg_reg[23] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[23]),
        .Q(p_1_in[24]));
  FDCE \shift_reg_reg[24] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[24]),
        .Q(p_1_in[25]));
  FDCE \shift_reg_reg[25] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[25]),
        .Q(p_1_in[26]));
  FDCE \shift_reg_reg[26] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[26]),
        .Q(p_1_in[27]));
  FDCE \shift_reg_reg[27] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[27]),
        .Q(p_1_in[28]));
  FDCE \shift_reg_reg[28] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[28]),
        .Q(p_1_in[29]));
  FDCE \shift_reg_reg[29] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[29]),
        .Q(p_1_in[30]));
  FDCE \shift_reg_reg[2] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[2]),
        .Q(p_1_in[3]));
  FDCE \shift_reg_reg[30] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[30]),
        .Q(p_1_in[31]));
  FDCE \shift_reg_reg[31] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[31]),
        .Q(p_1_in[32]));
  FDCE \shift_reg_reg[32] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[32]),
        .Q(p_1_in[33]));
  FDCE \shift_reg_reg[33] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[33]),
        .Q(p_1_in[34]));
  FDCE \shift_reg_reg[34] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[34]),
        .Q(p_1_in[35]));
  FDCE \shift_reg_reg[35] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[35]),
        .Q(p_1_in[36]));
  FDCE \shift_reg_reg[36] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(\shift_reg[36]_i_2__3_n_0 ),
        .Q(cmd_nxt));
  FDCE \shift_reg_reg[3] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[3]),
        .Q(p_1_in[4]));
  FDCE \shift_reg_reg[4] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[4]),
        .Q(p_1_in[5]));
  FDCE \shift_reg_reg[5] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[5]),
        .Q(p_1_in[6]));
  FDCE \shift_reg_reg[6] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[6]),
        .Q(p_1_in[7]));
  FDCE \shift_reg_reg[7] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[7]),
        .Q(p_1_in[8]));
  FDCE \shift_reg_reg[8] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[8]),
        .Q(p_1_in[9]));
  FDCE \shift_reg_reg[9] 
       (.C(ser_clk),
        .CE(\shift_reg[36]_i_1__3_n_0 ),
        .CLR(ser_rst),
        .D(shift_reg[9]),
        .Q(p_1_in[10]));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[0]_i_2__3 
       (.I0(tx_cnt_reg[3]),
        .O(\tx_cnt[0]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[0]_i_3__3 
       (.I0(tx_cnt_reg[2]),
        .O(\tx_cnt[0]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[0]_i_4__3 
       (.I0(tx_cnt_reg[1]),
        .O(\tx_cnt[0]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tx_cnt[0]_i_5__3 
       (.I0(tx_cnt_reg[0]),
        .O(\tx_cnt[0]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[12]_i_2__3 
       (.I0(tx_cnt_reg[15]),
        .O(\tx_cnt[12]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[12]_i_3__3 
       (.I0(tx_cnt_reg[14]),
        .O(\tx_cnt[12]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[12]_i_4__3 
       (.I0(tx_cnt_reg[13]),
        .O(\tx_cnt[12]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[12]_i_5__3 
       (.I0(tx_cnt_reg[12]),
        .O(\tx_cnt[12]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[16]_i_2__3 
       (.I0(tx_cnt_reg[19]),
        .O(\tx_cnt[16]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[16]_i_3__3 
       (.I0(tx_cnt_reg[18]),
        .O(\tx_cnt[16]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[16]_i_4__3 
       (.I0(tx_cnt_reg[17]),
        .O(\tx_cnt[16]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[16]_i_5__3 
       (.I0(tx_cnt_reg[16]),
        .O(\tx_cnt[16]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[20]_i_2__3 
       (.I0(tx_cnt_reg[23]),
        .O(\tx_cnt[20]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[20]_i_3__3 
       (.I0(tx_cnt_reg[22]),
        .O(\tx_cnt[20]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[20]_i_4__3 
       (.I0(tx_cnt_reg[21]),
        .O(\tx_cnt[20]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[20]_i_5__3 
       (.I0(tx_cnt_reg[20]),
        .O(\tx_cnt[20]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[24]_i_2__3 
       (.I0(tx_cnt_reg[27]),
        .O(\tx_cnt[24]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[24]_i_3__3 
       (.I0(tx_cnt_reg[26]),
        .O(\tx_cnt[24]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[24]_i_4__3 
       (.I0(tx_cnt_reg[25]),
        .O(\tx_cnt[24]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[24]_i_5__3 
       (.I0(tx_cnt_reg[24]),
        .O(\tx_cnt[24]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[28]_i_2__3 
       (.I0(tx_cnt_reg[31]),
        .O(\tx_cnt[28]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[28]_i_3__3 
       (.I0(tx_cnt_reg[30]),
        .O(\tx_cnt[28]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[28]_i_4__3 
       (.I0(tx_cnt_reg[29]),
        .O(\tx_cnt[28]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[28]_i_5__3 
       (.I0(tx_cnt_reg[28]),
        .O(\tx_cnt[28]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[4]_i_2__3 
       (.I0(tx_cnt_reg[7]),
        .O(\tx_cnt[4]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[4]_i_3__3 
       (.I0(tx_cnt_reg[6]),
        .O(\tx_cnt[4]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[4]_i_4__3 
       (.I0(tx_cnt_reg[5]),
        .O(\tx_cnt[4]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[4]_i_5__3 
       (.I0(tx_cnt_reg[4]),
        .O(\tx_cnt[4]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[8]_i_2__3 
       (.I0(tx_cnt_reg[11]),
        .O(\tx_cnt[8]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[8]_i_3__3 
       (.I0(tx_cnt_reg[10]),
        .O(\tx_cnt[8]_i_3__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[8]_i_4__3 
       (.I0(tx_cnt_reg[9]),
        .O(\tx_cnt[8]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \tx_cnt[8]_i_5__3 
       (.I0(tx_cnt_reg[8]),
        .O(\tx_cnt[8]_i_5__3_n_0 ));
  FDCE \tx_cnt_reg[0] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[0]_i_1__3_n_7 ),
        .Q(tx_cnt_reg[0]));
  CARRY4 \tx_cnt_reg[0]_i_1__3 
       (.CI(1'b0),
        .CO({\tx_cnt_reg[0]_i_1__3_n_0 ,\tx_cnt_reg[0]_i_1__3_n_1 ,\tx_cnt_reg[0]_i_1__3_n_2 ,\tx_cnt_reg[0]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\tx_cnt_reg[0]_i_1__3_n_4 ,\tx_cnt_reg[0]_i_1__3_n_5 ,\tx_cnt_reg[0]_i_1__3_n_6 ,\tx_cnt_reg[0]_i_1__3_n_7 }),
        .S({\tx_cnt[0]_i_2__3_n_0 ,\tx_cnt[0]_i_3__3_n_0 ,\tx_cnt[0]_i_4__3_n_0 ,\tx_cnt[0]_i_5__3_n_0 }));
  FDCE \tx_cnt_reg[10] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[8]_i_1__3_n_5 ),
        .Q(tx_cnt_reg[10]));
  FDCE \tx_cnt_reg[11] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[8]_i_1__3_n_4 ),
        .Q(tx_cnt_reg[11]));
  FDCE \tx_cnt_reg[12] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[12]_i_1__3_n_7 ),
        .Q(tx_cnt_reg[12]));
  CARRY4 \tx_cnt_reg[12]_i_1__3 
       (.CI(\tx_cnt_reg[8]_i_1__3_n_0 ),
        .CO({\tx_cnt_reg[12]_i_1__3_n_0 ,\tx_cnt_reg[12]_i_1__3_n_1 ,\tx_cnt_reg[12]_i_1__3_n_2 ,\tx_cnt_reg[12]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[12]_i_1__3_n_4 ,\tx_cnt_reg[12]_i_1__3_n_5 ,\tx_cnt_reg[12]_i_1__3_n_6 ,\tx_cnt_reg[12]_i_1__3_n_7 }),
        .S({\tx_cnt[12]_i_2__3_n_0 ,\tx_cnt[12]_i_3__3_n_0 ,\tx_cnt[12]_i_4__3_n_0 ,\tx_cnt[12]_i_5__3_n_0 }));
  FDCE \tx_cnt_reg[13] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[12]_i_1__3_n_6 ),
        .Q(tx_cnt_reg[13]));
  FDCE \tx_cnt_reg[14] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[12]_i_1__3_n_5 ),
        .Q(tx_cnt_reg[14]));
  FDCE \tx_cnt_reg[15] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[12]_i_1__3_n_4 ),
        .Q(tx_cnt_reg[15]));
  FDCE \tx_cnt_reg[16] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[16]_i_1__3_n_7 ),
        .Q(tx_cnt_reg[16]));
  CARRY4 \tx_cnt_reg[16]_i_1__3 
       (.CI(\tx_cnt_reg[12]_i_1__3_n_0 ),
        .CO({\tx_cnt_reg[16]_i_1__3_n_0 ,\tx_cnt_reg[16]_i_1__3_n_1 ,\tx_cnt_reg[16]_i_1__3_n_2 ,\tx_cnt_reg[16]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[16]_i_1__3_n_4 ,\tx_cnt_reg[16]_i_1__3_n_5 ,\tx_cnt_reg[16]_i_1__3_n_6 ,\tx_cnt_reg[16]_i_1__3_n_7 }),
        .S({\tx_cnt[16]_i_2__3_n_0 ,\tx_cnt[16]_i_3__3_n_0 ,\tx_cnt[16]_i_4__3_n_0 ,\tx_cnt[16]_i_5__3_n_0 }));
  FDCE \tx_cnt_reg[17] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[16]_i_1__3_n_6 ),
        .Q(tx_cnt_reg[17]));
  FDCE \tx_cnt_reg[18] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[16]_i_1__3_n_5 ),
        .Q(tx_cnt_reg[18]));
  FDCE \tx_cnt_reg[19] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[16]_i_1__3_n_4 ),
        .Q(tx_cnt_reg[19]));
  FDCE \tx_cnt_reg[1] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[0]_i_1__3_n_6 ),
        .Q(tx_cnt_reg[1]));
  FDCE \tx_cnt_reg[20] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[20]_i_1__3_n_7 ),
        .Q(tx_cnt_reg[20]));
  CARRY4 \tx_cnt_reg[20]_i_1__3 
       (.CI(\tx_cnt_reg[16]_i_1__3_n_0 ),
        .CO({\tx_cnt_reg[20]_i_1__3_n_0 ,\tx_cnt_reg[20]_i_1__3_n_1 ,\tx_cnt_reg[20]_i_1__3_n_2 ,\tx_cnt_reg[20]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[20]_i_1__3_n_4 ,\tx_cnt_reg[20]_i_1__3_n_5 ,\tx_cnt_reg[20]_i_1__3_n_6 ,\tx_cnt_reg[20]_i_1__3_n_7 }),
        .S({\tx_cnt[20]_i_2__3_n_0 ,\tx_cnt[20]_i_3__3_n_0 ,\tx_cnt[20]_i_4__3_n_0 ,\tx_cnt[20]_i_5__3_n_0 }));
  FDCE \tx_cnt_reg[21] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[20]_i_1__3_n_6 ),
        .Q(tx_cnt_reg[21]));
  FDCE \tx_cnt_reg[22] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[20]_i_1__3_n_5 ),
        .Q(tx_cnt_reg[22]));
  FDCE \tx_cnt_reg[23] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[20]_i_1__3_n_4 ),
        .Q(tx_cnt_reg[23]));
  FDCE \tx_cnt_reg[24] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[24]_i_1__3_n_7 ),
        .Q(tx_cnt_reg[24]));
  CARRY4 \tx_cnt_reg[24]_i_1__3 
       (.CI(\tx_cnt_reg[20]_i_1__3_n_0 ),
        .CO({\tx_cnt_reg[24]_i_1__3_n_0 ,\tx_cnt_reg[24]_i_1__3_n_1 ,\tx_cnt_reg[24]_i_1__3_n_2 ,\tx_cnt_reg[24]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[24]_i_1__3_n_4 ,\tx_cnt_reg[24]_i_1__3_n_5 ,\tx_cnt_reg[24]_i_1__3_n_6 ,\tx_cnt_reg[24]_i_1__3_n_7 }),
        .S({\tx_cnt[24]_i_2__3_n_0 ,\tx_cnt[24]_i_3__3_n_0 ,\tx_cnt[24]_i_4__3_n_0 ,\tx_cnt[24]_i_5__3_n_0 }));
  FDCE \tx_cnt_reg[25] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[24]_i_1__3_n_6 ),
        .Q(tx_cnt_reg[25]));
  FDCE \tx_cnt_reg[26] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[24]_i_1__3_n_5 ),
        .Q(tx_cnt_reg[26]));
  FDCE \tx_cnt_reg[27] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[24]_i_1__3_n_4 ),
        .Q(tx_cnt_reg[27]));
  FDCE \tx_cnt_reg[28] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[28]_i_1__3_n_7 ),
        .Q(tx_cnt_reg[28]));
  CARRY4 \tx_cnt_reg[28]_i_1__3 
       (.CI(\tx_cnt_reg[24]_i_1__3_n_0 ),
        .CO({\NLW_tx_cnt_reg[28]_i_1__3_CO_UNCONNECTED [3],\tx_cnt_reg[28]_i_1__3_n_1 ,\tx_cnt_reg[28]_i_1__3_n_2 ,\tx_cnt_reg[28]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[28]_i_1__3_n_4 ,\tx_cnt_reg[28]_i_1__3_n_5 ,\tx_cnt_reg[28]_i_1__3_n_6 ,\tx_cnt_reg[28]_i_1__3_n_7 }),
        .S({\tx_cnt[28]_i_2__3_n_0 ,\tx_cnt[28]_i_3__3_n_0 ,\tx_cnt[28]_i_4__3_n_0 ,\tx_cnt[28]_i_5__3_n_0 }));
  FDCE \tx_cnt_reg[29] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[28]_i_1__3_n_6 ),
        .Q(tx_cnt_reg[29]));
  FDCE \tx_cnt_reg[2] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[0]_i_1__3_n_5 ),
        .Q(tx_cnt_reg[2]));
  FDCE \tx_cnt_reg[30] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[28]_i_1__3_n_5 ),
        .Q(tx_cnt_reg[30]));
  FDCE \tx_cnt_reg[31] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[28]_i_1__3_n_4 ),
        .Q(tx_cnt_reg[31]));
  FDCE \tx_cnt_reg[3] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[0]_i_1__3_n_4 ),
        .Q(tx_cnt_reg[3]));
  FDCE \tx_cnt_reg[4] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[4]_i_1__3_n_7 ),
        .Q(tx_cnt_reg[4]));
  CARRY4 \tx_cnt_reg[4]_i_1__3 
       (.CI(\tx_cnt_reg[0]_i_1__3_n_0 ),
        .CO({\tx_cnt_reg[4]_i_1__3_n_0 ,\tx_cnt_reg[4]_i_1__3_n_1 ,\tx_cnt_reg[4]_i_1__3_n_2 ,\tx_cnt_reg[4]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[4]_i_1__3_n_4 ,\tx_cnt_reg[4]_i_1__3_n_5 ,\tx_cnt_reg[4]_i_1__3_n_6 ,\tx_cnt_reg[4]_i_1__3_n_7 }),
        .S({\tx_cnt[4]_i_2__3_n_0 ,\tx_cnt[4]_i_3__3_n_0 ,\tx_cnt[4]_i_4__3_n_0 ,\tx_cnt[4]_i_5__3_n_0 }));
  FDCE \tx_cnt_reg[5] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[4]_i_1__3_n_6 ),
        .Q(tx_cnt_reg[5]));
  FDCE \tx_cnt_reg[6] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[4]_i_1__3_n_5 ),
        .Q(tx_cnt_reg[6]));
  FDCE \tx_cnt_reg[7] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[4]_i_1__3_n_4 ),
        .Q(tx_cnt_reg[7]));
  FDCE \tx_cnt_reg[8] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[8]_i_1__3_n_7 ),
        .Q(tx_cnt_reg[8]));
  CARRY4 \tx_cnt_reg[8]_i_1__3 
       (.CI(\tx_cnt_reg[4]_i_1__3_n_0 ),
        .CO({\tx_cnt_reg[8]_i_1__3_n_0 ,\tx_cnt_reg[8]_i_1__3_n_1 ,\tx_cnt_reg[8]_i_1__3_n_2 ,\tx_cnt_reg[8]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tx_cnt_reg[8]_i_1__3_n_4 ,\tx_cnt_reg[8]_i_1__3_n_5 ,\tx_cnt_reg[8]_i_1__3_n_6 ,\tx_cnt_reg[8]_i_1__3_n_7 }),
        .S({\tx_cnt[8]_i_2__3_n_0 ,\tx_cnt[8]_i_3__3_n_0 ,\tx_cnt[8]_i_4__3_n_0 ,\tx_cnt[8]_i_5__3_n_0 }));
  FDCE \tx_cnt_reg[9] 
       (.C(ser_clk),
        .CE(\FSM_onehot_state_reg_n_0_[2] ),
        .CLR(ser_rst),
        .D(\tx_cnt_reg[8]_i_1__3_n_6 ),
        .Q(tx_cnt_reg[9]));
  FDCE \z1_data_reg[0] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[0]),
        .Q(p_0_in[2]));
  FDCE \z1_data_reg[10] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[10]),
        .Q(p_0_in[12]));
  FDCE \z1_data_reg[11] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[11]),
        .Q(p_0_in[13]));
  FDCE \z1_data_reg[12] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[12]),
        .Q(p_0_in[14]));
  FDCE \z1_data_reg[13] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[13]),
        .Q(p_0_in[15]));
  FDCE \z1_data_reg[14] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[14]),
        .Q(p_0_in[16]));
  FDCE \z1_data_reg[15] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[15]),
        .Q(p_0_in[17]));
  FDCE \z1_data_reg[16] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[16]),
        .Q(p_0_in[18]));
  FDCE \z1_data_reg[17] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[17]),
        .Q(p_0_in[19]));
  FDCE \z1_data_reg[18] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[18]),
        .Q(p_0_in[20]));
  FDCE \z1_data_reg[19] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[19]),
        .Q(p_0_in[21]));
  FDCE \z1_data_reg[1] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[1]),
        .Q(p_0_in[3]));
  FDCE \z1_data_reg[20] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[20]),
        .Q(p_0_in[22]));
  FDCE \z1_data_reg[21] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[21]),
        .Q(p_0_in[23]));
  FDCE \z1_data_reg[22] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[22]),
        .Q(p_0_in[24]));
  FDCE \z1_data_reg[23] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[23]),
        .Q(p_0_in[25]));
  FDCE \z1_data_reg[24] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[24]),
        .Q(p_0_in[26]));
  FDCE \z1_data_reg[25] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[25]),
        .Q(p_0_in[27]));
  FDCE \z1_data_reg[26] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[26]),
        .Q(p_0_in[28]));
  FDCE \z1_data_reg[27] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[27]),
        .Q(p_0_in[29]));
  FDCE \z1_data_reg[28] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[28]),
        .Q(p_0_in[30]));
  FDCE \z1_data_reg[29] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[29]),
        .Q(p_0_in[31]));
  FDCE \z1_data_reg[2] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[2]),
        .Q(p_0_in[4]));
  FDCE \z1_data_reg[30] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[30]),
        .Q(p_0_in[32]));
  FDCE \z1_data_reg[31] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[31]),
        .Q(p_0_in[33]));
  FDCE \z1_data_reg[32] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[32]),
        .Q(p_0_in[34]));
  FDCE \z1_data_reg[33] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[33]),
        .Q(p_0_in[35]));
  FDCE \z1_data_reg[3] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[3]),
        .Q(p_0_in[5]));
  FDCE \z1_data_reg[4] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[4]),
        .Q(p_0_in[6]));
  FDCE \z1_data_reg[5] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[5]),
        .Q(p_0_in[7]));
  FDCE \z1_data_reg[6] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[6]),
        .Q(p_0_in[8]));
  FDCE \z1_data_reg[7] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[7]),
        .Q(p_0_in[9]));
  FDCE \z1_data_reg[8] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[8]),
        .Q(p_0_in[10]));
  FDCE \z1_data_reg[9] 
       (.C(ser_clk),
        .CE(1'b1),
        .CLR(ser_rst),
        .D(ser_rst_reg[9]),
        .Q(p_0_in[11]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
