# Generated by vmake version 10.5b

# Define path to each library
LIB_WORK = lib_mem_unit/
LIB_SV_STD = /home/vsoria/intelFPGA_lite/19.1/modelsim_ase/linuxaloem/../sv_std
LIB_LIB_MEM_UNIT/ = lib_mem_unit/

# Define path to each design unit
SV_STD__std = $(LIB_SV_STD)/_lib.qdb
LIB_MEM_UNIT/__wip_mem_unit_lsq_sv_unit = $(LIB_LIB_MEM_UNIT/)/_lib.qdb
LIB_MEM_UNIT/__tb_mem_unit_sv_unit = $(LIB_LIB_MEM_UNIT/)/_lib.qdb
LIB_MEM_UNIT/__tb_mem_unit = $(LIB_LIB_MEM_UNIT/)/_lib.qdb
LIB_MEM_UNIT/__riscv_pkg = $(LIB_LIB_MEM_UNIT/)/_lib.qdb
LIB_MEM_UNIT/__mem_unit = $(LIB_LIB_MEM_UNIT/)/_lib.qdb
LIB_MEM_UNIT/__load_store_queue_sv_unit = $(LIB_LIB_MEM_UNIT/)/_lib.qdb
LIB_MEM_UNIT/__load_store_queue = $(LIB_LIB_MEM_UNIT/)/_lib.qdb
LIB_MEM_UNIT/__interface_dcache_sv_unit = $(LIB_LIB_MEM_UNIT/)/_lib.qdb
LIB_MEM_UNIT/__interface_dcache = $(LIB_LIB_MEM_UNIT/)/_lib.qdb
LIB_MEM_UNIT/__drac_pkg_sv_unit = $(LIB_LIB_MEM_UNIT/)/_lib.qdb
LIB_MEM_UNIT/__drac_pkg = $(LIB_LIB_MEM_UNIT/)/_lib.qdb
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library : $(LIB_LIB_MEM_UNIT/)/_lib.qdb

$(LIB_LIB_MEM_UNIT/)/_lib.qdb : ../../rtl/wip_mem_unit_lsq.sv tb_mem_unit.sv \
		 colors.vh ../../../../../../includes/riscv_pkg.sv \
		 ../../rtl/load_store_queue.sv ../../../../../../rtl/interface_dcache/rtl/interface_dcache.sv \
		 ../../../../../../includes/drac_pkg.sv \
		$(SV_STD__std)
	$(VLOG) -work lib_mem_unit/ +acc=rn +incdir+ \
		 ../../../../../../includes/riscv_pkg.sv ../../../../../../includes/drac_pkg.sv \
		 ../../../../../../rtl/interface_dcache/rtl/interface_dcache.sv \
		 ../../rtl/load_store_queue.sv ../../rtl/wip_mem_unit_lsq.sv \
		 tb_mem_unit.sv colors.vh

