###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Mon May 16 19:00:11 2022
#  Design:            SYS_TOP
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix SYS_TOP_preCTS -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[0]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[0]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.440
+ Phase Shift                  20.000
= Required Time                19.560
- Arrival Time                 16.439
= Slack Time                    3.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |   Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |           |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+-----------+-------+---------+----------| 
     | SCAN_CLK                                  |  ^   | SCAN_CLK                          |           |       |   0.000 |    3.121 | 
     | U27/B                                     |  ^   | SCAN_CLK                          | MX2X6M    | 0.000 |   0.000 |    3.121 | 
     | U27/Y                                     |  ^   | ref_scan_clk                      | MX2X6M    | 0.000 |   0.000 |    3.121 | 
     | U0_RegFile/regArr_reg[1][0]/CK            |  ^   | ref_scan_clk                      | SDFFRQX2M | 0.000 |   0.000 |    3.121 | 
     | U0_RegFile/regArr_reg[1][0]/Q             |  ^   | Operand_B[0]                      | SDFFRQX2M | 0.508 |   0.508 |    3.630 | 
     | U0_ALU/FE_DBTC2_Operand_B_0_/A            |  ^   | Operand_B[0]                      | CLKINVX2M | 0.000 |   0.509 |    3.630 | 
     | U0_ALU/FE_DBTC2_Operand_B_0_/Y            |  v   | U0_ALU/FE_DBTN2_Operand_B_0_      | CLKINVX2M | 0.669 |   1.177 |    4.299 | 
     | U0_ALU/div_52/U60/B                       |  v   | U0_ALU/FE_DBTN2_Operand_B_0_      | OR2X2M    | 0.003 |   1.181 |    4.302 | 
     | U0_ALU/div_52/U60/Y                       |  v   | U0_ALU/div_52/u_div/CryTmp[7][1]  | OR2X2M    | 0.327 |   1.508 |    4.629 | 
     | U0_ALU/div_52/U20/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[7][1]  | AND4X2M   | 0.000 |   1.508 |    4.629 | 
     | U0_ALU/div_52/U20/Y                       |  v   | U0_ALU/N132                       | AND4X2M   | 0.233 |   1.740 |    4.862 | 
     | U0_ALU/div_52/U19/A                       |  v   | U0_ALU/N132                       | INVX2M    | 0.000 |   1.740 |    4.862 | 
     | U0_ALU/div_52/U19/Y                       |  ^   | U0_ALU/div_52/n11                 | INVX2M    | 0.083 |   1.823 |    4.945 | 
     | U0_ALU/div_52/U31/B                       |  ^   | U0_ALU/div_52/n11                 | NAND2X2M  | 0.000 |   1.823 |    4.945 | 
     | U0_ALU/div_52/U31/Y                       |  v   | U0_ALU/div_52/n12                 | NAND2X2M  | 0.070 |   1.893 |    5.014 | 
     | U0_ALU/div_52/U45/A                       |  v   | U0_ALU/div_52/n12                 | NAND2X2M  | 0.000 |   1.893 |    5.014 | 
     | U0_ALU/div_52/U45/Y                       |  ^   | U0_ALU/div_52/u_div/PartRem[7][1] | NAND2X2M  | 0.114 |   2.007 |    5.129 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/A  |  ^   | U0_ALU/div_52/u_div/PartRem[7][1] | ADDFX2M   | 0.000 |   2.007 |    5.129 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[6][2]  | ADDFX2M   | 0.494 |   2.501 |    5.622 | 
     | U0_ALU/div_52/U57/C                       |  ^   | U0_ALU/div_52/u_div/CryTmp[6][2]  | AND3X2M   | 0.000 |   2.501 |    5.622 | 
     | U0_ALU/div_52/U57/Y                       |  ^   | U0_ALU/N131                       | AND3X2M   | 0.300 |   2.801 |    5.922 | 
     | U0_ALU/div_52/U17/S0                      |  ^   | U0_ALU/N131                       | MX2X2M    | 0.000 |   2.801 |    5.922 | 
     | U0_ALU/div_52/U17/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[6][1] | MX2X2M    | 0.270 |   3.071 |    6.193 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[6][1] | ADDFX2M   | 0.000 |   3.071 |    6.193 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M   | 0.466 |   3.537 |    6.659 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M   | 0.000 |   3.537 |    6.659 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[5][3]  | ADDFX2M   | 0.317 |   3.854 |    6.976 | 
     | U0_ALU/div_52/U44/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[5][3]  | AND2X1M   | 0.000 |   3.854 |    6.976 | 
     | U0_ALU/div_52/U44/Y                       |  v   | U0_ALU/N130                       | AND2X1M   | 0.322 |   4.177 |    7.298 | 
     | U0_ALU/div_52/U39/S0                      |  v   | U0_ALU/N130                       | MXI2X1M   | 0.000 |   4.177 |    7.298 | 
     | U0_ALU/div_52/U39/Y                       |  v   | U0_ALU/div_52/n32                 | MXI2X1M   | 0.226 |   4.403 |    7.524 | 
     | U0_ALU/div_52/U76/A                       |  v   | U0_ALU/div_52/n32                 | INVX2M    | 0.000 |   4.403 |    7.524 | 
     | U0_ALU/div_52/U76/Y                       |  ^   | U0_ALU/div_52/u_div/PartRem[5][1] | INVX2M    | 0.123 |   4.526 |    7.647 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/A  |  ^   | U0_ALU/div_52/u_div/PartRem[5][1] | ADDFX2M   | 0.000 |   4.526 |    7.647 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M   | 0.500 |   5.026 |    8.147 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CI |  ^   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M   | 0.000 |   5.026 |    8.147 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M   | 0.265 |   5.291 |    8.412 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CI |  ^   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M   | 0.000 |   5.291 |    8.412 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[4][4]  | ADDFX2M   | 0.260 |   5.551 |    8.672 | 
     | U0_ALU/div_52/U24/A                       |  ^   | U0_ALU/div_52/u_div/CryTmp[4][4]  | AND2X2M   | 0.000 |   5.551 |    8.672 | 
     | U0_ALU/div_52/U24/Y                       |  ^   | U0_ALU/N129                       | AND2X2M   | 0.279 |   5.830 |    8.951 | 
     | U0_ALU/div_52/U29/S0                      |  ^   | U0_ALU/N129                       | MX2X2M    | 0.000 |   5.830 |    8.951 | 
     | U0_ALU/div_52/U29/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[4][1] | MX2X2M    | 0.284 |   6.114 |    9.236 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[4][1] | ADDFX2M   | 0.000 |   6.114 |    9.236 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][2]  | ADDFX2M   | 0.460 |   6.575 |    9.696 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][2]  | ADDFX2M   | 0.000 |   6.575 |    9.696 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][3]  | ADDFX2M   | 0.337 |   6.911 |   10.033 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][3]  | ADDFX2M   | 0.000 |   6.911 |   10.033 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][4]  | ADDFX2M   | 0.354 |   7.265 |   10.387 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][4]  | ADDFX2M   | 0.000 |   7.265 |   10.387 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][5]  | ADDFX2M   | 0.326 |   7.591 |   10.712 | 
     | U0_ALU/div_52/U3/A                        |  v   | U0_ALU/div_52/u_div/CryTmp[3][5]  | AND2X2M   | 0.000 |   7.591 |   10.712 | 
     | U0_ALU/div_52/U3/Y                        |  v   | U0_ALU/N128                       | AND2X2M   | 0.250 |   7.841 |   10.963 | 
     | U0_ALU/div_52/U30/S0                      |  v   | U0_ALU/N128                       | MX2X2M    | 0.000 |   7.841 |   10.963 | 
     | U0_ALU/div_52/U30/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[3][1] | MX2X2M    | 0.220 |   8.061 |   11.183 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[3][1] | ADDFX2M   | 0.000 |   8.061 |   11.183 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][2]  | ADDFX2M   | 0.467 |   8.528 |   11.650 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][2]  | ADDFX2M   | 0.000 |   8.529 |   11.650 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][3]  | ADDFX2M   | 0.342 |   8.870 |   11.991 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][3]  | ADDFX2M   | 0.000 |   8.870 |   11.991 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][4]  | ADDFX2M   | 0.338 |   9.208 |   12.330 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][4]  | ADDFX2M   | 0.000 |   9.208 |   12.330 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][5]  | ADDFX2M   | 0.343 |   9.551 |   12.673 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][5]  | ADDFX2M   | 0.000 |   9.551 |   12.673 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][6]  | ADDFX2M   | 0.320 |   9.871 |   12.993 | 
     | U0_ALU/div_52/U1/A                        |  v   | U0_ALU/div_52/u_div/CryTmp[2][6]  | AND2X2M   | 0.000 |   9.871 |   12.993 | 
     | U0_ALU/div_52/U1/Y                        |  v   | U0_ALU/N127                       | AND2X2M   | 0.257 |  10.128 |   13.250 | 
     | U0_ALU/div_52/U77/S0                      |  v   | U0_ALU/N127                       | MXI2X1M   | 0.000 |  10.129 |   13.250 | 
     | U0_ALU/div_52/U77/Y                       |  ^   | U0_ALU/div_52/n33                 | MXI2X1M   | 0.158 |  10.286 |   13.408 | 
     | U0_ALU/div_52/U78/A                       |  ^   | U0_ALU/div_52/n33                 | INVX2M    | 0.000 |  10.286 |   13.408 | 
     | U0_ALU/div_52/U78/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[2][1] | INVX2M    | 0.093 |  10.380 |   13.501 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[2][1] | ADDFX2M   | 0.000 |  10.380 |   13.501 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][2]  | ADDFX2M   | 0.462 |  10.842 |   13.964 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][2]  | ADDFX2M   | 0.000 |  10.842 |   13.964 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][3]  | ADDFX2M   | 0.344 |  11.187 |   14.308 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][3]  | ADDFX2M   | 0.000 |  11.187 |   14.308 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][4]  | ADDFX2M   | 0.342 |  11.528 |   14.650 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][4]  | ADDFX2M   | 0.000 |  11.528 |   14.650 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][5]  | ADDFX2M   | 0.339 |  11.867 |   14.989 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][5]  | ADDFX2M   | 0.000 |  11.867 |   14.989 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][6]  | ADDFX2M   | 0.337 |  12.204 |   15.326 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][6]  | ADDFX2M   | 0.000 |  12.204 |   15.326 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][7]  | ADDFX2M   | 0.329 |  12.533 |   15.654 | 
     | U0_ALU/div_52/U26/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[1][7]  | AND2X2M   | 0.000 |  12.533 |   15.654 | 
     | U0_ALU/div_52/U26/Y                       |  v   | U0_ALU/N126                       | AND2X2M   | 0.282 |  12.814 |   15.936 | 
     | U0_ALU/div_52/U15/S0                      |  v   | U0_ALU/N126                       | MX2X2M    | 0.000 |  12.815 |   15.936 | 
     | U0_ALU/div_52/U15/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[1][1] | MX2X2M    | 0.213 |  13.027 |   16.149 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[1][1] | ADDFX2M   | 0.000 |  13.027 |   16.149 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[0][2]  | ADDFX2M   | 0.480 |  13.507 |   16.628 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[0][2]  | ADDFX2M   | 0.000 |  13.507 |   16.629 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[0][3]  | ADDFX2M   | 0.357 |  13.864 |   16.985 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[0][3]  | ADDFX2M   | 0.000 |  13.864 |   16.985 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[0][4]  | ADDFX2M   | 0.346 |  14.210 |   17.331 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[0][4]  | ADDFX2M   | 0.000 |  14.210 |   17.331 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[0][5]  | ADDFX2M   | 0.339 |  14.549 |   17.671 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_5/CI |  v   | U0_ALU/div_52/u_div/CryTmp[0][5]  | ADDFX2M   | 0.000 |  14.549 |   17.671 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_5/CO |  v   | U0_ALU/div_52/u_div/CryTmp[0][6]  | ADDFX2M   | 0.338 |  14.887 |   18.009 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_6/CI |  v   | U0_ALU/div_52/u_div/CryTmp[0][6]  | ADDFX2M   | 0.000 |  14.887 |   18.009 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_6/CO |  v   | U0_ALU/div_52/u_div/CryTmp[0][7]  | ADDFX2M   | 0.339 |  15.226 |   18.348 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_7/CI |  v   | U0_ALU/div_52/u_div/CryTmp[0][7]  | ADDFX2M   | 0.000 |  15.226 |   18.348 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_7/CO |  v   | U0_ALU/N125                       | ADDFX2M   | 0.358 |  15.585 |   18.706 | 
     | U0_ALU/U31/C0                             |  v   | U0_ALU/N125                       | AOI222X1M | 0.000 |  15.585 |   18.706 | 
     | U0_ALU/U31/Y                              |  ^   | U0_ALU/n111                       | AOI222X1M | 0.635 |  16.220 |   19.341 | 
     | U0_ALU/U7/A1                              |  ^   | U0_ALU/n111                       | AOI31X2M  | 0.000 |  16.220 |   19.342 | 
     | U0_ALU/U7/Y                               |  v   | U0_ALU/ALU_OUT_Comb[0]            | AOI31X2M  | 0.218 |  16.439 |   19.560 | 
     | U0_ALU/ALU_OUT_reg[0]/D                   |  v   | U0_ALU/ALU_OUT_Comb[0]            | SDFFRQX1M | 0.000 |  16.439 |   19.560 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                          |      |         |           |       |  Time   |   Time   | 
     |--------------------------+------+---------+-----------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK    |  ^   | ALU_CLK | CLK_GATE  |       |   0.000 |   -3.121 | 
     | U0_ALU/ALU_OUT_reg[0]/CK |  ^   | ALU_CLK | SDFFRQX1M | 0.000 |   0.000 |   -3.121 | 
     +------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[1]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[1]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.440
+ Phase Shift                  20.000
= Required Time                19.560
- Arrival Time                 13.427
= Slack Time                    6.133
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |   Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |           |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+-----------+-------+---------+----------| 
     | SCAN_CLK                                  |  ^   | SCAN_CLK                          |           |       |   0.000 |    6.133 | 
     | U27/B                                     |  ^   | SCAN_CLK                          | MX2X6M    | 0.000 |   0.000 |    6.133 | 
     | U27/Y                                     |  ^   | ref_scan_clk                      | MX2X6M    | 0.000 |   0.000 |    6.133 | 
     | U0_RegFile/regArr_reg[1][0]/CK            |  ^   | ref_scan_clk                      | SDFFRQX2M | 0.000 |   0.000 |    6.133 | 
     | U0_RegFile/regArr_reg[1][0]/Q             |  ^   | Operand_B[0]                      | SDFFRQX2M | 0.508 |   0.508 |    6.642 | 
     | U0_ALU/FE_DBTC2_Operand_B_0_/A            |  ^   | Operand_B[0]                      | CLKINVX2M | 0.000 |   0.509 |    6.642 | 
     | U0_ALU/FE_DBTC2_Operand_B_0_/Y            |  v   | U0_ALU/FE_DBTN2_Operand_B_0_      | CLKINVX2M | 0.669 |   1.177 |    7.311 | 
     | U0_ALU/div_52/U60/B                       |  v   | U0_ALU/FE_DBTN2_Operand_B_0_      | OR2X2M    | 0.003 |   1.181 |    7.314 | 
     | U0_ALU/div_52/U60/Y                       |  v   | U0_ALU/div_52/u_div/CryTmp[7][1]  | OR2X2M    | 0.327 |   1.507 |    7.641 | 
     | U0_ALU/div_52/U20/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[7][1]  | AND4X2M   | 0.000 |   1.507 |    7.641 | 
     | U0_ALU/div_52/U20/Y                       |  v   | U0_ALU/N132                       | AND4X2M   | 0.233 |   1.740 |    7.874 | 
     | U0_ALU/div_52/U19/A                       |  v   | U0_ALU/N132                       | INVX2M    | 0.000 |   1.740 |    7.874 | 
     | U0_ALU/div_52/U19/Y                       |  ^   | U0_ALU/div_52/n11                 | INVX2M    | 0.083 |   1.823 |    7.957 | 
     | U0_ALU/div_52/U31/B                       |  ^   | U0_ALU/div_52/n11                 | NAND2X2M  | 0.000 |   1.823 |    7.957 | 
     | U0_ALU/div_52/U31/Y                       |  v   | U0_ALU/div_52/n12                 | NAND2X2M  | 0.070 |   1.893 |    8.026 | 
     | U0_ALU/div_52/U45/A                       |  v   | U0_ALU/div_52/n12                 | NAND2X2M  | 0.000 |   1.893 |    8.026 | 
     | U0_ALU/div_52/U45/Y                       |  ^   | U0_ALU/div_52/u_div/PartRem[7][1] | NAND2X2M  | 0.114 |   2.007 |    8.141 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/A  |  ^   | U0_ALU/div_52/u_div/PartRem[7][1] | ADDFX2M   | 0.000 |   2.007 |    8.141 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[6][2]  | ADDFX2M   | 0.494 |   2.501 |    8.634 | 
     | U0_ALU/div_52/U57/C                       |  ^   | U0_ALU/div_52/u_div/CryTmp[6][2]  | AND3X2M   | 0.000 |   2.501 |    8.634 | 
     | U0_ALU/div_52/U57/Y                       |  ^   | U0_ALU/N131                       | AND3X2M   | 0.300 |   2.801 |    8.934 | 
     | U0_ALU/div_52/U17/S0                      |  ^   | U0_ALU/N131                       | MX2X2M    | 0.000 |   2.801 |    8.934 | 
     | U0_ALU/div_52/U17/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[6][1] | MX2X2M    | 0.270 |   3.071 |    9.205 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[6][1] | ADDFX2M   | 0.000 |   3.071 |    9.205 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M   | 0.466 |   3.537 |    9.670 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M   | 0.000 |   3.537 |    9.671 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[5][3]  | ADDFX2M   | 0.317 |   3.854 |    9.988 | 
     | U0_ALU/div_52/U44/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[5][3]  | AND2X1M   | 0.000 |   3.854 |    9.988 | 
     | U0_ALU/div_52/U44/Y                       |  v   | U0_ALU/N130                       | AND2X1M   | 0.322 |   4.177 |   10.310 | 
     | U0_ALU/div_52/U39/S0                      |  v   | U0_ALU/N130                       | MXI2X1M   | 0.000 |   4.177 |   10.310 | 
     | U0_ALU/div_52/U39/Y                       |  v   | U0_ALU/div_52/n32                 | MXI2X1M   | 0.226 |   4.403 |   10.536 | 
     | U0_ALU/div_52/U76/A                       |  v   | U0_ALU/div_52/n32                 | INVX2M    | 0.000 |   4.403 |   10.536 | 
     | U0_ALU/div_52/U76/Y                       |  ^   | U0_ALU/div_52/u_div/PartRem[5][1] | INVX2M    | 0.123 |   4.525 |   10.659 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/A  |  ^   | U0_ALU/div_52/u_div/PartRem[5][1] | ADDFX2M   | 0.000 |   4.526 |   10.659 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M   | 0.500 |   5.026 |   11.159 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CI |  ^   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M   | 0.000 |   5.026 |   11.159 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M   | 0.265 |   5.291 |   11.424 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CI |  ^   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M   | 0.000 |   5.291 |   11.424 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[4][4]  | ADDFX2M   | 0.260 |   5.551 |   11.684 | 
     | U0_ALU/div_52/U24/A                       |  ^   | U0_ALU/div_52/u_div/CryTmp[4][4]  | AND2X2M   | 0.000 |   5.551 |   11.684 | 
     | U0_ALU/div_52/U24/Y                       |  ^   | U0_ALU/N129                       | AND2X2M   | 0.279 |   5.829 |   11.963 | 
     | U0_ALU/div_52/U29/S0                      |  ^   | U0_ALU/N129                       | MX2X2M    | 0.000 |   5.830 |   11.963 | 
     | U0_ALU/div_52/U29/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[4][1] | MX2X2M    | 0.284 |   6.114 |   12.247 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[4][1] | ADDFX2M   | 0.000 |   6.114 |   12.248 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][2]  | ADDFX2M   | 0.460 |   6.575 |   12.708 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][2]  | ADDFX2M   | 0.000 |   6.575 |   12.708 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][3]  | ADDFX2M   | 0.337 |   6.911 |   13.045 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][3]  | ADDFX2M   | 0.000 |   6.911 |   13.045 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][4]  | ADDFX2M   | 0.354 |   7.265 |   13.399 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][4]  | ADDFX2M   | 0.000 |   7.265 |   13.399 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][5]  | ADDFX2M   | 0.326 |   7.591 |   13.724 | 
     | U0_ALU/div_52/U3/A                        |  v   | U0_ALU/div_52/u_div/CryTmp[3][5]  | AND2X2M   | 0.000 |   7.591 |   13.724 | 
     | U0_ALU/div_52/U3/Y                        |  v   | U0_ALU/N128                       | AND2X2M   | 0.250 |   7.841 |   13.974 | 
     | U0_ALU/div_52/U30/S0                      |  v   | U0_ALU/N128                       | MX2X2M    | 0.000 |   7.841 |   13.975 | 
     | U0_ALU/div_52/U30/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[3][1] | MX2X2M    | 0.220 |   8.061 |   14.195 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[3][1] | ADDFX2M   | 0.000 |   8.061 |   14.195 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][2]  | ADDFX2M   | 0.467 |   8.528 |   14.662 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][2]  | ADDFX2M   | 0.000 |   8.528 |   14.662 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][3]  | ADDFX2M   | 0.342 |   8.870 |   15.003 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][3]  | ADDFX2M   | 0.000 |   8.870 |   15.003 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][4]  | ADDFX2M   | 0.338 |   9.208 |   15.342 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][4]  | ADDFX2M   | 0.000 |   9.208 |   15.342 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][5]  | ADDFX2M   | 0.343 |   9.551 |   15.685 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][5]  | ADDFX2M   | 0.000 |   9.551 |   15.685 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][6]  | ADDFX2M   | 0.320 |   9.871 |   16.005 | 
     | U0_ALU/div_52/U1/A                        |  v   | U0_ALU/div_52/u_div/CryTmp[2][6]  | AND2X2M   | 0.000 |   9.871 |   16.005 | 
     | U0_ALU/div_52/U1/Y                        |  v   | U0_ALU/N127                       | AND2X2M   | 0.257 |  10.128 |   16.262 | 
     | U0_ALU/div_52/U77/S0                      |  v   | U0_ALU/N127                       | MXI2X1M   | 0.000 |  10.129 |   16.262 | 
     | U0_ALU/div_52/U77/Y                       |  ^   | U0_ALU/div_52/n33                 | MXI2X1M   | 0.158 |  10.286 |   16.420 | 
     | U0_ALU/div_52/U78/A                       |  ^   | U0_ALU/div_52/n33                 | INVX2M    | 0.000 |  10.286 |   16.420 | 
     | U0_ALU/div_52/U78/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[2][1] | INVX2M    | 0.093 |  10.380 |   16.513 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[2][1] | ADDFX2M   | 0.000 |  10.380 |   16.513 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][2]  | ADDFX2M   | 0.462 |  10.842 |   16.975 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][2]  | ADDFX2M   | 0.000 |  10.842 |   16.975 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][3]  | ADDFX2M   | 0.344 |  11.187 |   17.320 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][3]  | ADDFX2M   | 0.000 |  11.187 |   17.320 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][4]  | ADDFX2M   | 0.342 |  11.528 |   17.662 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][4]  | ADDFX2M   | 0.000 |  11.528 |   17.662 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][5]  | ADDFX2M   | 0.339 |  11.867 |   18.000 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][5]  | ADDFX2M   | 0.000 |  11.867 |   18.000 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][6]  | ADDFX2M   | 0.337 |  12.204 |   18.337 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][6]  | ADDFX2M   | 0.000 |  12.204 |   18.337 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][7]  | ADDFX2M   | 0.329 |  12.533 |   18.666 | 
     | U0_ALU/div_52/U26/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[1][7]  | AND2X2M   | 0.000 |  12.533 |   18.666 | 
     | U0_ALU/div_52/U26/Y                       |  v   | U0_ALU/N126                       | AND2X2M   | 0.282 |  12.814 |   18.948 | 
     | U0_ALU/U134/A0                            |  v   | U0_ALU/N126                       | AOI222X1M | 0.000 |  12.815 |   18.948 | 
     | U0_ALU/U134/Y                             |  ^   | U0_ALU/n99                        | AOI222X1M | 0.384 |  13.199 |   19.332 | 
     | U0_ALU/U131/A1                            |  ^   | U0_ALU/n99                        | AOI31X2M  | 0.000 |  13.199 |   19.332 | 
     | U0_ALU/U131/Y                             |  v   | U0_ALU/ALU_OUT_Comb[1]            | AOI31X2M  | 0.228 |  13.427 |   19.560 | 
     | U0_ALU/ALU_OUT_reg[1]/D                   |  v   | U0_ALU/ALU_OUT_Comb[1]            | SDFFRQX1M | 0.000 |  13.427 |   19.560 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                          |      |         |           |       |  Time   |   Time   | 
     |--------------------------+------+---------+-----------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK    |  ^   | ALU_CLK | CLK_GATE  |       |   0.000 |   -6.133 | 
     | U0_ALU/ALU_OUT_reg[1]/CK |  ^   | ALU_CLK | SDFFRQX1M | 0.000 |   0.000 |   -6.133 | 
     +------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[2]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[2]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.439
+ Phase Shift                  20.000
= Required Time                19.561
- Arrival Time                 10.828
= Slack Time                    8.733
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |   Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |           |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+-----------+-------+---------+----------| 
     | SCAN_CLK                                  |  ^   | SCAN_CLK                          |           |       |   0.000 |    8.733 | 
     | U27/B                                     |  ^   | SCAN_CLK                          | MX2X6M    | 0.000 |   0.000 |    8.733 | 
     | U27/Y                                     |  ^   | ref_scan_clk                      | MX2X6M    | 0.000 |   0.000 |    8.733 | 
     | U0_RegFile/regArr_reg[1][0]/CK            |  ^   | ref_scan_clk                      | SDFFRQX2M | 0.000 |   0.000 |    8.733 | 
     | U0_RegFile/regArr_reg[1][0]/Q             |  ^   | Operand_B[0]                      | SDFFRQX2M | 0.508 |   0.508 |    9.241 | 
     | U0_ALU/FE_DBTC2_Operand_B_0_/A            |  ^   | Operand_B[0]                      | CLKINVX2M | 0.000 |   0.509 |    9.242 | 
     | U0_ALU/FE_DBTC2_Operand_B_0_/Y            |  v   | U0_ALU/FE_DBTN2_Operand_B_0_      | CLKINVX2M | 0.669 |   1.177 |    9.911 | 
     | U0_ALU/div_52/U60/B                       |  v   | U0_ALU/FE_DBTN2_Operand_B_0_      | OR2X2M    | 0.003 |   1.181 |    9.914 | 
     | U0_ALU/div_52/U60/Y                       |  v   | U0_ALU/div_52/u_div/CryTmp[7][1]  | OR2X2M    | 0.327 |   1.508 |   10.241 | 
     | U0_ALU/div_52/U20/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[7][1]  | AND4X2M   | 0.000 |   1.508 |   10.241 | 
     | U0_ALU/div_52/U20/Y                       |  v   | U0_ALU/N132                       | AND4X2M   | 0.233 |   1.740 |   10.473 | 
     | U0_ALU/div_52/U19/A                       |  v   | U0_ALU/N132                       | INVX2M    | 0.000 |   1.740 |   10.474 | 
     | U0_ALU/div_52/U19/Y                       |  ^   | U0_ALU/div_52/n11                 | INVX2M    | 0.083 |   1.823 |   10.556 | 
     | U0_ALU/div_52/U31/B                       |  ^   | U0_ALU/div_52/n11                 | NAND2X2M  | 0.000 |   1.823 |   10.556 | 
     | U0_ALU/div_52/U31/Y                       |  v   | U0_ALU/div_52/n12                 | NAND2X2M  | 0.070 |   1.893 |   10.626 | 
     | U0_ALU/div_52/U45/A                       |  v   | U0_ALU/div_52/n12                 | NAND2X2M  | 0.000 |   1.893 |   10.626 | 
     | U0_ALU/div_52/U45/Y                       |  ^   | U0_ALU/div_52/u_div/PartRem[7][1] | NAND2X2M  | 0.114 |   2.007 |   10.740 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/A  |  ^   | U0_ALU/div_52/u_div/PartRem[7][1] | ADDFX2M   | 0.000 |   2.007 |   10.740 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[6][2]  | ADDFX2M   | 0.494 |   2.501 |   11.234 | 
     | U0_ALU/div_52/U57/C                       |  ^   | U0_ALU/div_52/u_div/CryTmp[6][2]  | AND3X2M   | 0.000 |   2.501 |   11.234 | 
     | U0_ALU/div_52/U57/Y                       |  ^   | U0_ALU/N131                       | AND3X2M   | 0.300 |   2.801 |   11.534 | 
     | U0_ALU/div_52/U17/S0                      |  ^   | U0_ALU/N131                       | MX2X2M    | 0.000 |   2.801 |   11.534 | 
     | U0_ALU/div_52/U17/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[6][1] | MX2X2M    | 0.270 |   3.071 |   11.805 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[6][1] | ADDFX2M   | 0.000 |   3.071 |   11.805 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M   | 0.466 |   3.537 |   12.270 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M   | 0.000 |   3.537 |   12.270 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[5][3]  | ADDFX2M   | 0.317 |   3.854 |   12.588 | 
     | U0_ALU/div_52/U44/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[5][3]  | AND2X1M   | 0.000 |   3.854 |   12.588 | 
     | U0_ALU/div_52/U44/Y                       |  v   | U0_ALU/N130                       | AND2X1M   | 0.322 |   4.177 |   12.910 | 
     | U0_ALU/div_52/U39/S0                      |  v   | U0_ALU/N130                       | MXI2X1M   | 0.000 |   4.177 |   12.910 | 
     | U0_ALU/div_52/U39/Y                       |  v   | U0_ALU/div_52/n32                 | MXI2X1M   | 0.226 |   4.403 |   13.136 | 
     | U0_ALU/div_52/U76/A                       |  v   | U0_ALU/div_52/n32                 | INVX2M    | 0.000 |   4.403 |   13.136 | 
     | U0_ALU/div_52/U76/Y                       |  ^   | U0_ALU/div_52/u_div/PartRem[5][1] | INVX2M    | 0.123 |   4.526 |   13.259 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/A  |  ^   | U0_ALU/div_52/u_div/PartRem[5][1] | ADDFX2M   | 0.000 |   4.526 |   13.259 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M   | 0.500 |   5.026 |   13.759 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CI |  ^   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M   | 0.000 |   5.026 |   13.759 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M   | 0.265 |   5.291 |   14.024 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CI |  ^   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M   | 0.000 |   5.291 |   14.024 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[4][4]  | ADDFX2M   | 0.260 |   5.551 |   14.284 | 
     | U0_ALU/div_52/U24/A                       |  ^   | U0_ALU/div_52/u_div/CryTmp[4][4]  | AND2X2M   | 0.000 |   5.551 |   14.284 | 
     | U0_ALU/div_52/U24/Y                       |  ^   | U0_ALU/N129                       | AND2X2M   | 0.279 |   5.830 |   14.563 | 
     | U0_ALU/div_52/U29/S0                      |  ^   | U0_ALU/N129                       | MX2X2M    | 0.000 |   5.830 |   14.563 | 
     | U0_ALU/div_52/U29/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[4][1] | MX2X2M    | 0.284 |   6.114 |   14.847 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[4][1] | ADDFX2M   | 0.000 |   6.114 |   14.847 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][2]  | ADDFX2M   | 0.460 |   6.575 |   15.308 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][2]  | ADDFX2M   | 0.000 |   6.575 |   15.308 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][3]  | ADDFX2M   | 0.337 |   6.911 |   15.645 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][3]  | ADDFX2M   | 0.000 |   6.911 |   15.645 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][4]  | ADDFX2M   | 0.354 |   7.265 |   15.999 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][4]  | ADDFX2M   | 0.000 |   7.265 |   15.999 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][5]  | ADDFX2M   | 0.326 |   7.591 |   16.324 | 
     | U0_ALU/div_52/U3/A                        |  v   | U0_ALU/div_52/u_div/CryTmp[3][5]  | AND2X2M   | 0.000 |   7.591 |   16.324 | 
     | U0_ALU/div_52/U3/Y                        |  v   | U0_ALU/N128                       | AND2X2M   | 0.250 |   7.841 |   16.574 | 
     | U0_ALU/div_52/U30/S0                      |  v   | U0_ALU/N128                       | MX2X2M    | 0.000 |   7.841 |   16.575 | 
     | U0_ALU/div_52/U30/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[3][1] | MX2X2M    | 0.220 |   8.061 |   16.795 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[3][1] | ADDFX2M   | 0.000 |   8.061 |   16.795 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][2]  | ADDFX2M   | 0.467 |   8.528 |   17.262 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][2]  | ADDFX2M   | 0.000 |   8.528 |   17.262 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][3]  | ADDFX2M   | 0.342 |   8.870 |   17.603 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][3]  | ADDFX2M   | 0.000 |   8.870 |   17.603 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][4]  | ADDFX2M   | 0.338 |   9.208 |   17.941 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][4]  | ADDFX2M   | 0.000 |   9.208 |   17.941 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][5]  | ADDFX2M   | 0.343 |   9.551 |   18.284 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][5]  | ADDFX2M   | 0.000 |   9.551 |   18.284 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][6]  | ADDFX2M   | 0.320 |   9.871 |   18.604 | 
     | U0_ALU/div_52/U1/A                        |  v   | U0_ALU/div_52/u_div/CryTmp[2][6]  | AND2X2M   | 0.000 |   9.871 |   18.604 | 
     | U0_ALU/div_52/U1/Y                        |  v   | U0_ALU/N127                       | AND2X2M   | 0.257 |  10.128 |   18.862 | 
     | U0_ALU/U80/A                              |  v   | U0_ALU/N127                       | AND2X1M   | 0.000 |  10.129 |   18.862 | 
     | U0_ALU/U80/Y                              |  v   | U0_ALU/n42                        | AND2X1M   | 0.215 |  10.344 |   19.077 | 
     | U0_ALU/U67/C                              |  v   | U0_ALU/n42                        | NOR3X2M   | 0.000 |  10.344 |   19.077 | 
     | U0_ALU/U67/Y                              |  ^   | U0_ALU/n93                        | NOR3X2M   | 0.282 |  10.626 |   19.359 | 
     | U0_ALU/U66/A1                             |  ^   | U0_ALU/n93                        | AOI31X2M  | 0.000 |  10.626 |   19.359 | 
     | U0_ALU/U66/Y                              |  v   | U0_ALU/ALU_OUT_Comb[2]            | AOI31X2M  | 0.201 |  10.827 |   19.561 | 
     | U0_ALU/ALU_OUT_reg[2]/D                   |  v   | U0_ALU/ALU_OUT_Comb[2]            | SDFFRQX1M | 0.000 |  10.828 |   19.561 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                          |      |         |           |       |  Time   |   Time   | 
     |--------------------------+------+---------+-----------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK    |  ^   | ALU_CLK | CLK_GATE  |       |   0.000 |   -8.733 | 
     | U0_ALU/ALU_OUT_reg[2]/CK |  ^   | ALU_CLK | SDFFRQX1M | 0.000 |   0.000 |   -8.733 | 
     +------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[3]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[3]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.440
+ Phase Shift                  20.000
= Required Time                19.560
- Arrival Time                  8.567
= Slack Time                   10.993
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |   Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |           |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+-----------+-------+---------+----------| 
     | SCAN_CLK                                  |  ^   | SCAN_CLK                          |           |       |   0.000 |   10.993 | 
     | U27/B                                     |  ^   | SCAN_CLK                          | MX2X6M    | 0.000 |   0.000 |   10.993 | 
     | U27/Y                                     |  ^   | ref_scan_clk                      | MX2X6M    | 0.000 |   0.000 |   10.993 | 
     | U0_RegFile/regArr_reg[1][0]/CK            |  ^   | ref_scan_clk                      | SDFFRQX2M | 0.000 |   0.000 |   10.993 | 
     | U0_RegFile/regArr_reg[1][0]/Q             |  ^   | Operand_B[0]                      | SDFFRQX2M | 0.508 |   0.508 |   11.501 | 
     | U0_ALU/FE_DBTC2_Operand_B_0_/A            |  ^   | Operand_B[0]                      | CLKINVX2M | 0.000 |   0.509 |   11.502 | 
     | U0_ALU/FE_DBTC2_Operand_B_0_/Y            |  v   | U0_ALU/FE_DBTN2_Operand_B_0_      | CLKINVX2M | 0.669 |   1.177 |   12.170 | 
     | U0_ALU/div_52/U60/B                       |  v   | U0_ALU/FE_DBTN2_Operand_B_0_      | OR2X2M    | 0.003 |   1.181 |   12.174 | 
     | U0_ALU/div_52/U60/Y                       |  v   | U0_ALU/div_52/u_div/CryTmp[7][1]  | OR2X2M    | 0.327 |   1.508 |   12.501 | 
     | U0_ALU/div_52/U20/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[7][1]  | AND4X2M   | 0.000 |   1.508 |   12.501 | 
     | U0_ALU/div_52/U20/Y                       |  v   | U0_ALU/N132                       | AND4X2M   | 0.233 |   1.740 |   12.733 | 
     | U0_ALU/div_52/U19/A                       |  v   | U0_ALU/N132                       | INVX2M    | 0.000 |   1.740 |   12.733 | 
     | U0_ALU/div_52/U19/Y                       |  ^   | U0_ALU/div_52/n11                 | INVX2M    | 0.083 |   1.823 |   12.816 | 
     | U0_ALU/div_52/U31/B                       |  ^   | U0_ALU/div_52/n11                 | NAND2X2M  | 0.000 |   1.823 |   12.816 | 
     | U0_ALU/div_52/U31/Y                       |  v   | U0_ALU/div_52/n12                 | NAND2X2M  | 0.070 |   1.893 |   12.886 | 
     | U0_ALU/div_52/U45/A                       |  v   | U0_ALU/div_52/n12                 | NAND2X2M  | 0.000 |   1.893 |   12.886 | 
     | U0_ALU/div_52/U45/Y                       |  ^   | U0_ALU/div_52/u_div/PartRem[7][1] | NAND2X2M  | 0.114 |   2.007 |   13.000 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/A  |  ^   | U0_ALU/div_52/u_div/PartRem[7][1] | ADDFX2M   | 0.000 |   2.007 |   13.000 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[6][2]  | ADDFX2M   | 0.494 |   2.501 |   13.494 | 
     | U0_ALU/div_52/U57/C                       |  ^   | U0_ALU/div_52/u_div/CryTmp[6][2]  | AND3X2M   | 0.000 |   2.501 |   13.494 | 
     | U0_ALU/div_52/U57/Y                       |  ^   | U0_ALU/N131                       | AND3X2M   | 0.300 |   2.801 |   13.794 | 
     | U0_ALU/div_52/U17/S0                      |  ^   | U0_ALU/N131                       | MX2X2M    | 0.000 |   2.801 |   13.794 | 
     | U0_ALU/div_52/U17/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[6][1] | MX2X2M    | 0.270 |   3.071 |   14.064 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[6][1] | ADDFX2M   | 0.000 |   3.071 |   14.064 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M   | 0.466 |   3.537 |   14.530 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M   | 0.000 |   3.537 |   14.530 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[5][3]  | ADDFX2M   | 0.317 |   3.854 |   14.847 | 
     | U0_ALU/div_52/U44/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[5][3]  | AND2X1M   | 0.000 |   3.854 |   14.847 | 
     | U0_ALU/div_52/U44/Y                       |  v   | U0_ALU/N130                       | AND2X1M   | 0.322 |   4.177 |   15.170 | 
     | U0_ALU/div_52/U39/S0                      |  v   | U0_ALU/N130                       | MXI2X1M   | 0.000 |   4.177 |   15.170 | 
     | U0_ALU/div_52/U39/Y                       |  v   | U0_ALU/div_52/n32                 | MXI2X1M   | 0.226 |   4.403 |   15.396 | 
     | U0_ALU/div_52/U76/A                       |  v   | U0_ALU/div_52/n32                 | INVX2M    | 0.000 |   4.403 |   15.396 | 
     | U0_ALU/div_52/U76/Y                       |  ^   | U0_ALU/div_52/u_div/PartRem[5][1] | INVX2M    | 0.123 |   4.526 |   15.519 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/A  |  ^   | U0_ALU/div_52/u_div/PartRem[5][1] | ADDFX2M   | 0.000 |   4.526 |   15.519 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M   | 0.500 |   5.026 |   16.019 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CI |  ^   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M   | 0.000 |   5.026 |   16.019 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M   | 0.265 |   5.291 |   16.284 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CI |  ^   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M   | 0.000 |   5.291 |   16.284 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[4][4]  | ADDFX2M   | 0.260 |   5.551 |   16.544 | 
     | U0_ALU/div_52/U24/A                       |  ^   | U0_ALU/div_52/u_div/CryTmp[4][4]  | AND2X2M   | 0.000 |   5.551 |   16.544 | 
     | U0_ALU/div_52/U24/Y                       |  ^   | U0_ALU/N129                       | AND2X2M   | 0.279 |   5.830 |   16.823 | 
     | U0_ALU/div_52/U29/S0                      |  ^   | U0_ALU/N129                       | MX2X2M    | 0.000 |   5.830 |   16.823 | 
     | U0_ALU/div_52/U29/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[4][1] | MX2X2M    | 0.284 |   6.114 |   17.107 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[4][1] | ADDFX2M   | 0.000 |   6.114 |   17.107 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][2]  | ADDFX2M   | 0.460 |   6.575 |   17.568 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][2]  | ADDFX2M   | 0.000 |   6.575 |   17.568 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][3]  | ADDFX2M   | 0.337 |   6.911 |   17.904 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][3]  | ADDFX2M   | 0.000 |   6.911 |   17.904 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][4]  | ADDFX2M   | 0.354 |   7.265 |   18.258 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][4]  | ADDFX2M   | 0.000 |   7.265 |   18.258 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][5]  | ADDFX2M   | 0.326 |   7.591 |   18.584 | 
     | U0_ALU/div_52/U3/A                        |  v   | U0_ALU/div_52/u_div/CryTmp[3][5]  | AND2X2M   | 0.000 |   7.591 |   18.584 | 
     | U0_ALU/div_52/U3/Y                        |  v   | U0_ALU/N128                       | AND2X2M   | 0.250 |   7.841 |   18.834 | 
     | U0_ALU/U142/C0                            |  v   | U0_ALU/N128                       | AOI222X1M | 0.000 |   7.841 |   18.834 | 
     | U0_ALU/U142/Y                             |  ^   | U0_ALU/n87                        | AOI222X1M | 0.493 |   8.334 |   19.327 | 
     | U0_ALU/U139/A1                            |  ^   | U0_ALU/n87                        | AOI31X2M  | 0.000 |   8.334 |   19.327 | 
     | U0_ALU/U139/Y                             |  v   | U0_ALU/ALU_OUT_Comb[3]            | AOI31X2M  | 0.233 |   8.567 |   19.560 | 
     | U0_ALU/ALU_OUT_reg[3]/D                   |  v   | U0_ALU/ALU_OUT_Comb[3]            | SDFFRQX1M | 0.000 |   8.567 |   19.560 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                          |      |         |           |       |  Time   |   Time   | 
     |--------------------------+------+---------+-----------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK    |  ^   | ALU_CLK | CLK_GATE  |       |   0.000 |  -10.993 | 
     | U0_ALU/ALU_OUT_reg[3]/CK |  ^   | ALU_CLK | SDFFRQX1M | 0.000 |   0.000 |  -10.993 | 
     +------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[15]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[15]/D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.407
+ Phase Shift                  20.000
= Required Time                19.593
- Arrival Time                  7.409
= Slack Time                   12.184
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                |      |                              |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | SCAN_CLK                       |  ^   | SCAN_CLK                     |            |       |   0.000 |   12.184 | 
     | U27/B                          |  ^   | SCAN_CLK                     | MX2X6M     | 0.000 |   0.000 |   12.184 | 
     | U27/Y                          |  ^   | ref_scan_clk                 | MX2X6M     | 0.000 |   0.000 |   12.184 | 
     | U0_RegFile/regArr_reg[1][0]/CK |  ^   | ref_scan_clk                 | SDFFRQX2M  | 0.000 |   0.000 |   12.184 | 
     | U0_RegFile/regArr_reg[1][0]/Q  |  ^   | Operand_B[0]                 | SDFFRQX2M  | 0.508 |   0.508 |   12.692 | 
     | U0_ALU/FE_DBTC2_Operand_B_0_/A |  ^   | Operand_B[0]                 | CLKINVX2M  | 0.000 |   0.509 |   12.692 | 
     | U0_ALU/FE_DBTC2_Operand_B_0_/Y |  v   | U0_ALU/FE_DBTN2_Operand_B_0_ | CLKINVX2M  | 0.669 |   1.177 |   13.361 | 
     | U0_ALU/mult_49/U25/A           |  v   | U0_ALU/FE_DBTN2_Operand_B_0_ | NOR2X2M    | 0.004 |   1.182 |   13.365 | 
     | U0_ALU/mult_49/U25/Y           |  ^   | U0_ALU/mult_49/ab[1][0]      | NOR2X2M    | 0.318 |   1.499 |   13.683 | 
     | U0_ALU/mult_49/U10/B           |  ^   | U0_ALU/mult_49/ab[1][0]      | AND2X2M    | 0.000 |   1.499 |   13.683 | 
     | U0_ALU/mult_49/U10/Y           |  ^   | U0_ALU/mult_49/n9            | AND2X2M    | 0.186 |   1.685 |   13.868 | 
     | U0_ALU/mult_49/S1_2_0/B        |  ^   | U0_ALU/mult_49/n9            | ADDFX2M    | 0.000 |   1.685 |   13.869 | 
     | U0_ALU/mult_49/S1_2_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.563 |   2.248 |   14.431 | 
     | U0_ALU/mult_49/S1_3_0/B        |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.000 |   2.248 |   14.431 | 
     | U0_ALU/mult_49/S1_3_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.566 |   2.814 |   14.998 | 
     | U0_ALU/mult_49/S1_4_0/B        |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.000 |   2.814 |   14.998 | 
     | U0_ALU/mult_49/S1_4_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.560 |   3.374 |   15.558 | 
     | U0_ALU/mult_49/S1_5_0/B        |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.000 |   3.374 |   15.558 | 
     | U0_ALU/mult_49/S1_5_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.570 |   3.944 |   16.128 | 
     | U0_ALU/mult_49/S1_6_0/B        |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.000 |   3.944 |   16.128 | 
     | U0_ALU/mult_49/S1_6_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.569 |   4.514 |   16.697 | 
     | U0_ALU/mult_49/S4_0/B          |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.000 |   4.514 |   16.697 | 
     | U0_ALU/mult_49/S4_0/CO         |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | ADDFX2M    | 0.590 |   5.103 |   17.287 | 
     | U0_ALU/mult_49/U43/A           |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | AND2X2M    | 0.000 |   5.103 |   17.287 | 
     | U0_ALU/mult_49/U43/Y           |  ^   | U0_ALU/mult_49/n12           | AND2X2M    | 0.168 |   5.271 |   17.455 | 
     | U0_ALU/mult_49/FS_1/U9/B       |  ^   | U0_ALU/mult_49/n12           | NAND2X2M   | 0.000 |   5.271 |   17.455 | 
     | U0_ALU/mult_49/FS_1/U9/Y       |  v   | U0_ALU/mult_49/FS_1/n13      | NAND2X2M   | 0.078 |   5.349 |   17.533 | 
     | U0_ALU/mult_49/FS_1/U32/A0     |  v   | U0_ALU/mult_49/FS_1/n13      | OA21X1M    | 0.000 |   5.349 |   17.533 | 
     | U0_ALU/mult_49/FS_1/U32/Y      |  v   | U0_ALU/mult_49/FS_1/n8       | OA21X1M    | 0.393 |   5.743 |   17.926 | 
     | U0_ALU/mult_49/FS_1/U3/A0N     |  v   | U0_ALU/mult_49/FS_1/n8       | AOI2BB1X2M | 0.000 |   5.743 |   17.926 | 
     | U0_ALU/mult_49/FS_1/U3/Y       |  v   | U0_ALU/mult_49/FS_1/n24      | AOI2BB1X2M | 0.227 |   5.970 |   18.154 | 
     | U0_ALU/mult_49/FS_1/U29/A1     |  v   | U0_ALU/mult_49/FS_1/n24      | OA21X1M    | 0.000 |   5.970 |   18.154 | 
     | U0_ALU/mult_49/FS_1/U29/Y      |  v   | U0_ALU/mult_49/FS_1/n20      | OA21X1M    | 0.410 |   6.380 |   18.564 | 
     | U0_ALU/mult_49/FS_1/U2/A1      |  v   | U0_ALU/mult_49/FS_1/n20      | OAI21BX1M  | 0.000 |   6.380 |   18.564 | 
     | U0_ALU/mult_49/FS_1/U2/Y       |  ^   | U0_ALU/mult_49/FS_1/n17      | OAI21BX1M  | 0.293 |   6.673 |   18.857 | 
     | U0_ALU/mult_49/FS_1/U24/A1     |  ^   | U0_ALU/mult_49/FS_1/n17      | OAI21X1M   | 0.000 |   6.673 |   18.857 | 
     | U0_ALU/mult_49/FS_1/U24/Y      |  v   | U0_ALU/mult_49/FS_1/n18      | OAI21X1M   | 0.146 |   6.820 |   19.003 | 
     | U0_ALU/mult_49/FS_1/U23/B0     |  v   | U0_ALU/mult_49/FS_1/n18      | OAI2BB1X1M | 0.000 |   6.820 |   19.003 | 
     | U0_ALU/mult_49/FS_1/U23/Y      |  ^   | U0_ALU/mult_49/FS_1/n16      | OAI2BB1X1M | 0.090 |   6.909 |   19.093 | 
     | U0_ALU/mult_49/FS_1/U8/B       |  ^   | U0_ALU/mult_49/FS_1/n16      | CLKXOR2X2M | 0.000 |   6.909 |   19.093 | 
     | U0_ALU/mult_49/FS_1/U8/Y       |  v   | U0_ALU/N124                  | CLKXOR2X2M | 0.320 |   7.230 |   19.413 | 
     | U0_ALU/U85/A0N                 |  v   | U0_ALU/N124                  | OAI2BB1X2M | 0.000 |   7.230 |   19.413 | 
     | U0_ALU/U85/Y                   |  v   | U0_ALU/ALU_OUT_Comb[15]      | OAI2BB1X2M | 0.179 |   7.409 |   19.593 | 
     | U0_ALU/ALU_OUT_reg[15]/D       |  v   | U0_ALU/ALU_OUT_Comb[15]      | SDFFRQX1M  | 0.000 |   7.409 |   19.593 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                           |      |         |           |       |  Time   |   Time   | 
     |---------------------------+------+---------+-----------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK     |  ^   | ALU_CLK | CLK_GATE  |       |   0.000 |  -12.184 | 
     | U0_ALU/ALU_OUT_reg[15]/CK |  ^   | ALU_CLK | SDFFRQX1M | 0.000 |   0.000 |  -12.184 | 
     +-------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[14]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[14]/D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.408
+ Phase Shift                  20.000
= Required Time                19.592
- Arrival Time                  7.178
= Slack Time                   12.414
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                |      |                              |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | SCAN_CLK                       |  ^   | SCAN_CLK                     |            |       |   0.000 |   12.414 | 
     | U27/B                          |  ^   | SCAN_CLK                     | MX2X6M     | 0.000 |   0.000 |   12.414 | 
     | U27/Y                          |  ^   | ref_scan_clk                 | MX2X6M     | 0.000 |   0.000 |   12.414 | 
     | U0_RegFile/regArr_reg[1][0]/CK |  ^   | ref_scan_clk                 | SDFFRQX2M  | 0.000 |   0.000 |   12.414 | 
     | U0_RegFile/regArr_reg[1][0]/Q  |  ^   | Operand_B[0]                 | SDFFRQX2M  | 0.508 |   0.508 |   12.923 | 
     | U0_ALU/FE_DBTC2_Operand_B_0_/A |  ^   | Operand_B[0]                 | CLKINVX2M  | 0.000 |   0.509 |   12.923 | 
     | U0_ALU/FE_DBTC2_Operand_B_0_/Y |  v   | U0_ALU/FE_DBTN2_Operand_B_0_ | CLKINVX2M  | 0.669 |   1.177 |   13.592 | 
     | U0_ALU/mult_49/U25/A           |  v   | U0_ALU/FE_DBTN2_Operand_B_0_ | NOR2X2M    | 0.004 |   1.182 |   13.596 | 
     | U0_ALU/mult_49/U25/Y           |  ^   | U0_ALU/mult_49/ab[1][0]      | NOR2X2M    | 0.318 |   1.499 |   13.913 | 
     | U0_ALU/mult_49/U10/B           |  ^   | U0_ALU/mult_49/ab[1][0]      | AND2X2M    | 0.000 |   1.499 |   13.913 | 
     | U0_ALU/mult_49/U10/Y           |  ^   | U0_ALU/mult_49/n9            | AND2X2M    | 0.186 |   1.685 |   14.099 | 
     | U0_ALU/mult_49/S1_2_0/B        |  ^   | U0_ALU/mult_49/n9            | ADDFX2M    | 0.000 |   1.685 |   14.099 | 
     | U0_ALU/mult_49/S1_2_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.563 |   2.248 |   14.662 | 
     | U0_ALU/mult_49/S1_3_0/B        |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.000 |   2.248 |   14.662 | 
     | U0_ALU/mult_49/S1_3_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.566 |   2.814 |   15.228 | 
     | U0_ALU/mult_49/S1_4_0/B        |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.000 |   2.814 |   15.228 | 
     | U0_ALU/mult_49/S1_4_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.560 |   3.374 |   15.789 | 
     | U0_ALU/mult_49/S1_5_0/B        |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.000 |   3.374 |   15.789 | 
     | U0_ALU/mult_49/S1_5_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.570 |   3.944 |   16.359 | 
     | U0_ALU/mult_49/S1_6_0/B        |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.000 |   3.944 |   16.359 | 
     | U0_ALU/mult_49/S1_6_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.569 |   4.514 |   16.928 | 
     | U0_ALU/mult_49/S4_0/B          |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.000 |   4.514 |   16.928 | 
     | U0_ALU/mult_49/S4_0/CO         |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | ADDFX2M    | 0.590 |   5.103 |   17.518 | 
     | U0_ALU/mult_49/U43/A           |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | AND2X2M    | 0.000 |   5.103 |   17.518 | 
     | U0_ALU/mult_49/U43/Y           |  ^   | U0_ALU/mult_49/n12           | AND2X2M    | 0.168 |   5.271 |   17.686 | 
     | U0_ALU/mult_49/FS_1/U9/B       |  ^   | U0_ALU/mult_49/n12           | NAND2X2M   | 0.000 |   5.271 |   17.686 | 
     | U0_ALU/mult_49/FS_1/U9/Y       |  v   | U0_ALU/mult_49/FS_1/n13      | NAND2X2M   | 0.078 |   5.349 |   17.764 | 
     | U0_ALU/mult_49/FS_1/U32/A0     |  v   | U0_ALU/mult_49/FS_1/n13      | OA21X1M    | 0.000 |   5.349 |   17.764 | 
     | U0_ALU/mult_49/FS_1/U32/Y      |  v   | U0_ALU/mult_49/FS_1/n8       | OA21X1M    | 0.393 |   5.743 |   18.157 | 
     | U0_ALU/mult_49/FS_1/U3/A0N     |  v   | U0_ALU/mult_49/FS_1/n8       | AOI2BB1X2M | 0.000 |   5.743 |   18.157 | 
     | U0_ALU/mult_49/FS_1/U3/Y       |  v   | U0_ALU/mult_49/FS_1/n24      | AOI2BB1X2M | 0.227 |   5.970 |   18.384 | 
     | U0_ALU/mult_49/FS_1/U29/A1     |  v   | U0_ALU/mult_49/FS_1/n24      | OA21X1M    | 0.000 |   5.970 |   18.384 | 
     | U0_ALU/mult_49/FS_1/U29/Y      |  v   | U0_ALU/mult_49/FS_1/n20      | OA21X1M    | 0.410 |   6.380 |   18.795 | 
     | U0_ALU/mult_49/FS_1/U2/A1      |  v   | U0_ALU/mult_49/FS_1/n20      | OAI21BX1M  | 0.000 |   6.380 |   18.795 | 
     | U0_ALU/mult_49/FS_1/U2/Y       |  ^   | U0_ALU/mult_49/FS_1/n17      | OAI21BX1M  | 0.293 |   6.673 |   19.087 | 
     | U0_ALU/mult_49/FS_1/U25/C      |  ^   | U0_ALU/mult_49/FS_1/n17      | XOR3XLM    | 0.000 |   6.673 |   19.088 | 
     | U0_ALU/mult_49/FS_1/U25/Y      |  v   | U0_ALU/N123                  | XOR3XLM    | 0.298 |   6.971 |   19.386 | 
     | U0_ALU/U86/A0N                 |  v   | U0_ALU/N123                  | OAI2BB1X2M | 0.000 |   6.971 |   19.386 | 
     | U0_ALU/U86/Y                   |  v   | U0_ALU/ALU_OUT_Comb[14]      | OAI2BB1X2M | 0.206 |   7.178 |   19.592 | 
     | U0_ALU/ALU_OUT_reg[14]/D       |  v   | U0_ALU/ALU_OUT_Comb[14]      | SDFFRQX1M  | 0.000 |   7.178 |   19.592 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                           |      |         |           |       |  Time   |   Time   | 
     |---------------------------+------+---------+-----------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK     |  ^   | ALU_CLK | CLK_GATE  |       |   0.000 |  -12.414 | 
     | U0_ALU/ALU_OUT_reg[14]/CK |  ^   | ALU_CLK | SDFFRQX1M | 0.000 |   0.000 |  -12.414 | 
     +-------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[13]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[13]/D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.409
+ Phase Shift                  20.000
= Required Time                19.591
- Arrival Time                  6.729
= Slack Time                   12.862
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                |      |                              |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | SCAN_CLK                       |  ^   | SCAN_CLK                     |            |       |   0.000 |   12.862 | 
     | U27/B                          |  ^   | SCAN_CLK                     | MX2X6M     | 0.000 |   0.000 |   12.862 | 
     | U27/Y                          |  ^   | ref_scan_clk                 | MX2X6M     | 0.000 |   0.000 |   12.862 | 
     | U0_RegFile/regArr_reg[1][0]/CK |  ^   | ref_scan_clk                 | SDFFRQX2M  | 0.000 |   0.000 |   12.862 | 
     | U0_RegFile/regArr_reg[1][0]/Q  |  ^   | Operand_B[0]                 | SDFFRQX2M  | 0.508 |   0.508 |   13.371 | 
     | U0_ALU/FE_DBTC2_Operand_B_0_/A |  ^   | Operand_B[0]                 | CLKINVX2M  | 0.000 |   0.509 |   13.371 | 
     | U0_ALU/FE_DBTC2_Operand_B_0_/Y |  v   | U0_ALU/FE_DBTN2_Operand_B_0_ | CLKINVX2M  | 0.669 |   1.177 |   14.040 | 
     | U0_ALU/mult_49/U25/A           |  v   | U0_ALU/FE_DBTN2_Operand_B_0_ | NOR2X2M    | 0.004 |   1.181 |   14.044 | 
     | U0_ALU/mult_49/U25/Y           |  ^   | U0_ALU/mult_49/ab[1][0]      | NOR2X2M    | 0.318 |   1.499 |   14.361 | 
     | U0_ALU/mult_49/U10/B           |  ^   | U0_ALU/mult_49/ab[1][0]      | AND2X2M    | 0.000 |   1.499 |   14.361 | 
     | U0_ALU/mult_49/U10/Y           |  ^   | U0_ALU/mult_49/n9            | AND2X2M    | 0.186 |   1.685 |   14.547 | 
     | U0_ALU/mult_49/S1_2_0/B        |  ^   | U0_ALU/mult_49/n9            | ADDFX2M    | 0.000 |   1.685 |   14.547 | 
     | U0_ALU/mult_49/S1_2_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.563 |   2.247 |   15.110 | 
     | U0_ALU/mult_49/S1_3_0/B        |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.000 |   2.248 |   15.110 | 
     | U0_ALU/mult_49/S1_3_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.566 |   2.814 |   15.676 | 
     | U0_ALU/mult_49/S1_4_0/B        |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.000 |   2.814 |   15.676 | 
     | U0_ALU/mult_49/S1_4_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.560 |   3.374 |   16.237 | 
     | U0_ALU/mult_49/S1_5_0/B        |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.000 |   3.374 |   16.237 | 
     | U0_ALU/mult_49/S1_5_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.570 |   3.944 |   16.807 | 
     | U0_ALU/mult_49/S1_6_0/B        |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.000 |   3.944 |   16.807 | 
     | U0_ALU/mult_49/S1_6_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.569 |   4.514 |   17.376 | 
     | U0_ALU/mult_49/S4_0/B          |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.000 |   4.514 |   17.376 | 
     | U0_ALU/mult_49/S4_0/CO         |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | ADDFX2M    | 0.590 |   5.103 |   17.966 | 
     | U0_ALU/mult_49/U43/A           |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | AND2X2M    | 0.000 |   5.103 |   17.966 | 
     | U0_ALU/mult_49/U43/Y           |  ^   | U0_ALU/mult_49/n12           | AND2X2M    | 0.168 |   5.271 |   18.134 | 
     | U0_ALU/mult_49/FS_1/U9/B       |  ^   | U0_ALU/mult_49/n12           | NAND2X2M   | 0.000 |   5.271 |   18.134 | 
     | U0_ALU/mult_49/FS_1/U9/Y       |  v   | U0_ALU/mult_49/FS_1/n13      | NAND2X2M   | 0.078 |   5.349 |   18.212 | 
     | U0_ALU/mult_49/FS_1/U32/A0     |  v   | U0_ALU/mult_49/FS_1/n13      | OA21X1M    | 0.000 |   5.349 |   18.212 | 
     | U0_ALU/mult_49/FS_1/U32/Y      |  v   | U0_ALU/mult_49/FS_1/n8       | OA21X1M    | 0.393 |   5.743 |   18.605 | 
     | U0_ALU/mult_49/FS_1/U3/A0N     |  v   | U0_ALU/mult_49/FS_1/n8       | AOI2BB1X2M | 0.000 |   5.743 |   18.605 | 
     | U0_ALU/mult_49/FS_1/U3/Y       |  v   | U0_ALU/mult_49/FS_1/n24      | AOI2BB1X2M | 0.227 |   5.970 |   18.832 | 
     | U0_ALU/mult_49/FS_1/U29/A1     |  v   | U0_ALU/mult_49/FS_1/n24      | OA21X1M    | 0.000 |   5.970 |   18.832 | 
     | U0_ALU/mult_49/FS_1/U29/Y      |  v   | U0_ALU/mult_49/FS_1/n20      | OA21X1M    | 0.410 |   6.380 |   19.243 | 
     | U0_ALU/mult_49/FS_1/U26/A      |  v   | U0_ALU/mult_49/FS_1/n20      | XNOR2X1M   | 0.000 |   6.380 |   19.243 | 
     | U0_ALU/mult_49/FS_1/U26/Y      |  v   | U0_ALU/N122                  | XNOR2X1M   | 0.161 |   6.542 |   19.404 | 
     | U0_ALU/U87/A0N                 |  v   | U0_ALU/N122                  | OAI2BB1X2M | 0.000 |   6.542 |   19.404 | 
     | U0_ALU/U87/Y                   |  v   | U0_ALU/ALU_OUT_Comb[13]      | OAI2BB1X2M | 0.187 |   6.729 |   19.591 | 
     | U0_ALU/ALU_OUT_reg[13]/D       |  v   | U0_ALU/ALU_OUT_Comb[13]      | SDFFRQX1M  | 0.000 |   6.729 |   19.591 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                           |      |         |           |       |  Time   |   Time   | 
     |---------------------------+------+---------+-----------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK     |  ^   | ALU_CLK | CLK_GATE  |       |   0.000 |  -12.862 | 
     | U0_ALU/ALU_OUT_reg[13]/CK |  ^   | ALU_CLK | SDFFRQX1M | 0.000 |   0.000 |  -12.862 | 
     +-------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[4]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[4]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.442
+ Phase Shift                  20.000
= Required Time                19.558
- Arrival Time                  6.506
= Slack Time                   13.052
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |   Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |           |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+-----------+-------+---------+----------| 
     | SCAN_CLK                                  |  ^   | SCAN_CLK                          |           |       |   0.000 |   13.052 | 
     | U27/B                                     |  ^   | SCAN_CLK                          | MX2X6M    | 0.000 |   0.000 |   13.052 | 
     | U27/Y                                     |  ^   | ref_scan_clk                      | MX2X6M    | 0.000 |   0.000 |   13.052 | 
     | U0_RegFile/regArr_reg[1][0]/CK            |  ^   | ref_scan_clk                      | SDFFRQX2M | 0.000 |   0.000 |   13.052 | 
     | U0_RegFile/regArr_reg[1][0]/Q             |  ^   | Operand_B[0]                      | SDFFRQX2M | 0.508 |   0.508 |   13.560 | 
     | U0_ALU/FE_DBTC2_Operand_B_0_/A            |  ^   | Operand_B[0]                      | CLKINVX2M | 0.000 |   0.509 |   13.561 | 
     | U0_ALU/FE_DBTC2_Operand_B_0_/Y            |  v   | U0_ALU/FE_DBTN2_Operand_B_0_      | CLKINVX2M | 0.669 |   1.177 |   14.229 | 
     | U0_ALU/div_52/U60/B                       |  v   | U0_ALU/FE_DBTN2_Operand_B_0_      | OR2X2M    | 0.003 |   1.181 |   14.233 | 
     | U0_ALU/div_52/U60/Y                       |  v   | U0_ALU/div_52/u_div/CryTmp[7][1]  | OR2X2M    | 0.327 |   1.508 |   14.560 | 
     | U0_ALU/div_52/U20/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[7][1]  | AND4X2M   | 0.000 |   1.508 |   14.560 | 
     | U0_ALU/div_52/U20/Y                       |  v   | U0_ALU/N132                       | AND4X2M   | 0.233 |   1.740 |   14.792 | 
     | U0_ALU/div_52/U19/A                       |  v   | U0_ALU/N132                       | INVX2M    | 0.000 |   1.740 |   14.793 | 
     | U0_ALU/div_52/U19/Y                       |  ^   | U0_ALU/div_52/n11                 | INVX2M    | 0.083 |   1.823 |   14.875 | 
     | U0_ALU/div_52/U31/B                       |  ^   | U0_ALU/div_52/n11                 | NAND2X2M  | 0.000 |   1.823 |   14.875 | 
     | U0_ALU/div_52/U31/Y                       |  v   | U0_ALU/div_52/n12                 | NAND2X2M  | 0.070 |   1.893 |   14.945 | 
     | U0_ALU/div_52/U45/A                       |  v   | U0_ALU/div_52/n12                 | NAND2X2M  | 0.000 |   1.893 |   14.945 | 
     | U0_ALU/div_52/U45/Y                       |  ^   | U0_ALU/div_52/u_div/PartRem[7][1] | NAND2X2M  | 0.114 |   2.007 |   15.059 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/A  |  ^   | U0_ALU/div_52/u_div/PartRem[7][1] | ADDFX2M   | 0.000 |   2.007 |   15.059 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[6][2]  | ADDFX2M   | 0.494 |   2.501 |   15.553 | 
     | U0_ALU/div_52/U57/C                       |  ^   | U0_ALU/div_52/u_div/CryTmp[6][2]  | AND3X2M   | 0.000 |   2.501 |   15.553 | 
     | U0_ALU/div_52/U57/Y                       |  ^   | U0_ALU/N131                       | AND3X2M   | 0.300 |   2.801 |   15.853 | 
     | U0_ALU/div_52/U17/S0                      |  ^   | U0_ALU/N131                       | MX2X2M    | 0.000 |   2.801 |   15.853 | 
     | U0_ALU/div_52/U17/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[6][1] | MX2X2M    | 0.270 |   3.071 |   16.123 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[6][1] | ADDFX2M   | 0.000 |   3.071 |   16.124 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M   | 0.466 |   3.537 |   16.589 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M   | 0.000 |   3.537 |   16.589 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[5][3]  | ADDFX2M   | 0.317 |   3.854 |   16.906 | 
     | U0_ALU/div_52/U44/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[5][3]  | AND2X1M   | 0.000 |   3.854 |   16.906 | 
     | U0_ALU/div_52/U44/Y                       |  v   | U0_ALU/N130                       | AND2X1M   | 0.322 |   4.177 |   17.229 | 
     | U0_ALU/div_52/U39/S0                      |  v   | U0_ALU/N130                       | MXI2X1M   | 0.000 |   4.177 |   17.229 | 
     | U0_ALU/div_52/U39/Y                       |  ^   | U0_ALU/div_52/n32                 | MXI2X1M   | 0.172 |   4.349 |   17.401 | 
     | U0_ALU/div_52/U76/A                       |  ^   | U0_ALU/div_52/n32                 | INVX2M    | 0.000 |   4.349 |   17.401 | 
     | U0_ALU/div_52/U76/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[5][1] | INVX2M    | 0.101 |   4.450 |   17.502 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[5][1] | ADDFX2M   | 0.000 |   4.450 |   17.502 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M   | 0.458 |   4.908 |   17.960 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M   | 0.000 |   4.908 |   17.960 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M   | 0.337 |   5.245 |   18.298 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M   | 0.000 |   5.245 |   18.298 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][4]  | ADDFX2M   | 0.329 |   5.574 |   18.626 | 
     | U0_ALU/div_52/U24/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[4][4]  | AND2X2M   | 0.000 |   5.574 |   18.626 | 
     | U0_ALU/div_52/U24/Y                       |  v   | U0_ALU/N129                       | AND2X2M   | 0.245 |   5.819 |   18.871 | 
     | U0_ALU/U149/C0                            |  v   | U0_ALU/N129                       | AOI222X1M | 0.000 |   5.819 |   18.871 | 
     | U0_ALU/U149/Y                             |  ^   | U0_ALU/n81                        | AOI222X1M | 0.451 |   6.270 |   19.322 | 
     | U0_ALU/U146/A1                            |  ^   | U0_ALU/n81                        | AOI31X2M  | 0.000 |   6.270 |   19.322 | 
     | U0_ALU/U146/Y                             |  v   | U0_ALU/ALU_OUT_Comb[4]            | AOI31X2M  | 0.235 |   6.505 |   19.558 | 
     | U0_ALU/ALU_OUT_reg[4]/D                   |  v   | U0_ALU/ALU_OUT_Comb[4]            | SDFFRQX1M | 0.000 |   6.506 |   19.558 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                          |      |         |           |       |  Time   |   Time   | 
     |--------------------------+------+---------+-----------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK    |  ^   | ALU_CLK | CLK_GATE  |       |   0.000 |  -13.052 | 
     | U0_ALU/ALU_OUT_reg[4]/CK |  ^   | ALU_CLK | SDFFRQX1M | 0.000 |   0.000 |  -13.052 | 
     +------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[12]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[12]/D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.412
+ Phase Shift                  20.000
= Required Time                19.588
- Arrival Time                  6.385
= Slack Time                   13.203
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                |      |                              |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | SCAN_CLK                       |  ^   | SCAN_CLK                     |            |       |   0.000 |   13.203 | 
     | U27/B                          |  ^   | SCAN_CLK                     | MX2X6M     | 0.000 |   0.000 |   13.203 | 
     | U27/Y                          |  ^   | ref_scan_clk                 | MX2X6M     | 0.000 |   0.000 |   13.203 | 
     | U0_RegFile/regArr_reg[1][0]/CK |  ^   | ref_scan_clk                 | SDFFRQX2M  | 0.000 |   0.000 |   13.203 | 
     | U0_RegFile/regArr_reg[1][0]/Q  |  ^   | Operand_B[0]                 | SDFFRQX2M  | 0.508 |   0.508 |   13.711 | 
     | U0_ALU/FE_DBTC2_Operand_B_0_/A |  ^   | Operand_B[0]                 | CLKINVX2M  | 0.000 |   0.509 |   13.711 | 
     | U0_ALU/FE_DBTC2_Operand_B_0_/Y |  v   | U0_ALU/FE_DBTN2_Operand_B_0_ | CLKINVX2M  | 0.669 |   1.177 |   14.380 | 
     | U0_ALU/mult_49/U25/A           |  v   | U0_ALU/FE_DBTN2_Operand_B_0_ | NOR2X2M    | 0.004 |   1.181 |   14.384 | 
     | U0_ALU/mult_49/U25/Y           |  ^   | U0_ALU/mult_49/ab[1][0]      | NOR2X2M    | 0.318 |   1.499 |   14.702 | 
     | U0_ALU/mult_49/U10/B           |  ^   | U0_ALU/mult_49/ab[1][0]      | AND2X2M    | 0.000 |   1.499 |   14.702 | 
     | U0_ALU/mult_49/U10/Y           |  ^   | U0_ALU/mult_49/n9            | AND2X2M    | 0.186 |   1.685 |   14.887 | 
     | U0_ALU/mult_49/S1_2_0/B        |  ^   | U0_ALU/mult_49/n9            | ADDFX2M    | 0.000 |   1.685 |   14.888 | 
     | U0_ALU/mult_49/S1_2_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.563 |   2.248 |   15.450 | 
     | U0_ALU/mult_49/S1_3_0/B        |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.000 |   2.248 |   15.450 | 
     | U0_ALU/mult_49/S1_3_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.566 |   2.814 |   16.017 | 
     | U0_ALU/mult_49/S1_4_0/B        |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.000 |   2.814 |   16.017 | 
     | U0_ALU/mult_49/S1_4_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.560 |   3.374 |   16.577 | 
     | U0_ALU/mult_49/S1_5_0/B        |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.000 |   3.374 |   16.577 | 
     | U0_ALU/mult_49/S1_5_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.570 |   3.944 |   17.147 | 
     | U0_ALU/mult_49/S1_6_0/B        |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.000 |   3.944 |   17.147 | 
     | U0_ALU/mult_49/S1_6_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.569 |   4.514 |   17.716 | 
     | U0_ALU/mult_49/S4_0/B          |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.000 |   4.514 |   17.716 | 
     | U0_ALU/mult_49/S4_0/CO         |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | ADDFX2M    | 0.590 |   5.103 |   18.306 | 
     | U0_ALU/mult_49/U43/A           |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | AND2X2M    | 0.000 |   5.103 |   18.306 | 
     | U0_ALU/mult_49/U43/Y           |  ^   | U0_ALU/mult_49/n12           | AND2X2M    | 0.168 |   5.271 |   18.474 | 
     | U0_ALU/mult_49/FS_1/U9/B       |  ^   | U0_ALU/mult_49/n12           | NAND2X2M   | 0.000 |   5.271 |   18.474 | 
     | U0_ALU/mult_49/FS_1/U9/Y       |  v   | U0_ALU/mult_49/FS_1/n13      | NAND2X2M   | 0.078 |   5.349 |   18.552 | 
     | U0_ALU/mult_49/FS_1/U32/A0     |  v   | U0_ALU/mult_49/FS_1/n13      | OA21X1M    | 0.000 |   5.349 |   18.552 | 
     | U0_ALU/mult_49/FS_1/U32/Y      |  v   | U0_ALU/mult_49/FS_1/n8       | OA21X1M    | 0.393 |   5.743 |   18.945 | 
     | U0_ALU/mult_49/FS_1/U3/A0N     |  v   | U0_ALU/mult_49/FS_1/n8       | AOI2BB1X2M | 0.000 |   5.743 |   18.945 | 
     | U0_ALU/mult_49/FS_1/U3/Y       |  v   | U0_ALU/mult_49/FS_1/n24      | AOI2BB1X2M | 0.227 |   5.970 |   19.173 | 
     | U0_ALU/mult_49/FS_1/U30/B      |  v   | U0_ALU/mult_49/FS_1/n24      | CLKXOR2X2M | 0.000 |   5.970 |   19.173 | 
     | U0_ALU/mult_49/FS_1/U30/Y      |  v   | U0_ALU/N121                  | CLKXOR2X2M | 0.223 |   6.193 |   19.396 | 
     | U0_ALU/U88/A0N                 |  v   | U0_ALU/N121                  | OAI2BB1X2M | 0.000 |   6.193 |   19.396 | 
     | U0_ALU/U88/Y                   |  v   | U0_ALU/ALU_OUT_Comb[12]      | OAI2BB1X2M | 0.192 |   6.385 |   19.587 | 
     | U0_ALU/ALU_OUT_reg[12]/D       |  v   | U0_ALU/ALU_OUT_Comb[12]      | SDFFRQX1M  | 0.000 |   6.385 |   19.588 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                           |      |         |           |       |  Time   |   Time   | 
     |---------------------------+------+---------+-----------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK     |  ^   | ALU_CLK | CLK_GATE  |       |   0.000 |  -13.203 | 
     | U0_ALU/ALU_OUT_reg[12]/CK |  ^   | ALU_CLK | SDFFRQX1M | 0.000 |   0.000 |  -13.203 | 
     +-------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[11]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[11]/D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.412
+ Phase Shift                  20.000
= Required Time                19.588
- Arrival Time                  6.088
= Slack Time                   13.500
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                |      |                              |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | SCAN_CLK                       |  ^   | SCAN_CLK                     |            |       |   0.000 |   13.500 | 
     | U27/B                          |  ^   | SCAN_CLK                     | MX2X6M     | 0.000 |   0.000 |   13.500 | 
     | U27/Y                          |  ^   | ref_scan_clk                 | MX2X6M     | 0.000 |   0.000 |   13.500 | 
     | U0_RegFile/regArr_reg[1][0]/CK |  ^   | ref_scan_clk                 | SDFFRQX2M  | 0.000 |   0.000 |   13.500 | 
     | U0_RegFile/regArr_reg[1][0]/Q  |  ^   | Operand_B[0]                 | SDFFRQX2M  | 0.508 |   0.508 |   14.008 | 
     | U0_ALU/FE_DBTC2_Operand_B_0_/A |  ^   | Operand_B[0]                 | CLKINVX2M  | 0.000 |   0.509 |   14.009 | 
     | U0_ALU/FE_DBTC2_Operand_B_0_/Y |  v   | U0_ALU/FE_DBTN2_Operand_B_0_ | CLKINVX2M  | 0.669 |   1.177 |   14.678 | 
     | U0_ALU/mult_49/U25/A           |  v   | U0_ALU/FE_DBTN2_Operand_B_0_ | NOR2X2M    | 0.004 |   1.182 |   14.682 | 
     | U0_ALU/mult_49/U25/Y           |  ^   | U0_ALU/mult_49/ab[1][0]      | NOR2X2M    | 0.318 |   1.499 |   14.999 | 
     | U0_ALU/mult_49/U10/B           |  ^   | U0_ALU/mult_49/ab[1][0]      | AND2X2M    | 0.000 |   1.499 |   14.999 | 
     | U0_ALU/mult_49/U10/Y           |  ^   | U0_ALU/mult_49/n9            | AND2X2M    | 0.186 |   1.685 |   15.185 | 
     | U0_ALU/mult_49/S1_2_0/B        |  ^   | U0_ALU/mult_49/n9            | ADDFX2M    | 0.000 |   1.685 |   15.185 | 
     | U0_ALU/mult_49/S1_2_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.563 |   2.248 |   15.748 | 
     | U0_ALU/mult_49/S1_3_0/B        |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.000 |   2.248 |   15.748 | 
     | U0_ALU/mult_49/S1_3_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.566 |   2.814 |   16.314 | 
     | U0_ALU/mult_49/S1_4_0/B        |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.000 |   2.814 |   16.314 | 
     | U0_ALU/mult_49/S1_4_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.560 |   3.374 |   16.875 | 
     | U0_ALU/mult_49/S1_5_0/B        |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.000 |   3.374 |   16.875 | 
     | U0_ALU/mult_49/S1_5_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.570 |   3.944 |   17.444 | 
     | U0_ALU/mult_49/S1_6_0/B        |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.000 |   3.944 |   17.445 | 
     | U0_ALU/mult_49/S1_6_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.569 |   4.514 |   18.014 | 
     | U0_ALU/mult_49/S4_0/B          |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.000 |   4.514 |   18.014 | 
     | U0_ALU/mult_49/S4_0/CO         |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | ADDFX2M    | 0.590 |   5.103 |   18.603 | 
     | U0_ALU/mult_49/U43/A           |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | AND2X2M    | 0.000 |   5.103 |   18.604 | 
     | U0_ALU/mult_49/U43/Y           |  ^   | U0_ALU/mult_49/n12           | AND2X2M    | 0.168 |   5.271 |   18.771 | 
     | U0_ALU/mult_49/FS_1/U9/B       |  ^   | U0_ALU/mult_49/n12           | NAND2X2M   | 0.000 |   5.271 |   18.771 | 
     | U0_ALU/mult_49/FS_1/U9/Y       |  v   | U0_ALU/mult_49/FS_1/n13      | NAND2X2M   | 0.078 |   5.349 |   18.850 | 
     | U0_ALU/mult_49/FS_1/U32/A0     |  v   | U0_ALU/mult_49/FS_1/n13      | OA21X1M    | 0.000 |   5.349 |   18.850 | 
     | U0_ALU/mult_49/FS_1/U32/Y      |  v   | U0_ALU/mult_49/FS_1/n8       | OA21X1M    | 0.393 |   5.743 |   19.243 | 
     | U0_ALU/mult_49/FS_1/U19/A      |  v   | U0_ALU/mult_49/FS_1/n8       | XNOR2X1M   | 0.000 |   5.743 |   19.243 | 
     | U0_ALU/mult_49/FS_1/U19/Y      |  v   | U0_ALU/N120                  | XNOR2X1M   | 0.150 |   5.893 |   19.393 | 
     | U0_ALU/U89/A0N                 |  v   | U0_ALU/N120                  | OAI2BB1X2M | 0.000 |   5.893 |   19.393 | 
     | U0_ALU/U89/Y                   |  v   | U0_ALU/ALU_OUT_Comb[11]      | OAI2BB1X2M | 0.195 |   6.088 |   19.588 | 
     | U0_ALU/ALU_OUT_reg[11]/D       |  v   | U0_ALU/ALU_OUT_Comb[11]      | SDFFRQX1M  | 0.000 |   6.088 |   19.588 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                           |      |         |           |       |  Time   |   Time   | 
     |---------------------------+------+---------+-----------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK     |  ^   | ALU_CLK | CLK_GATE  |       |   0.000 |  -13.500 | 
     | U0_ALU/ALU_OUT_reg[11]/CK |  ^   | ALU_CLK | SDFFRQX1M | 0.000 |   0.000 |  -13.500 | 
     +-------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[10]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[10]/D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[0][1]/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.412
+ Phase Shift                  20.000
= Required Time                19.588
- Arrival Time                  5.786
= Slack Time                   13.803
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |              Net              |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                               |            |       |  Time   |   Time   | 
     |---------------------------------+------+-------------------------------+------------+-------+---------+----------| 
     | SCAN_CLK                        |  ^   | SCAN_CLK                      |            |       |   0.000 |   13.803 | 
     | U27/B                           |  ^   | SCAN_CLK                      | MX2X6M     | 0.000 |   0.000 |   13.803 | 
     | U27/Y                           |  ^   | ref_scan_clk                  | MX2X6M     | 0.000 |   0.000 |   13.803 | 
     | U0_RegFile/regArr_reg[0][1]/CK  |  ^   | ref_scan_clk                  | SDFFRQX2M  | 0.000 |   0.000 |   13.803 | 
     | U0_RegFile/regArr_reg[0][1]/Q   |  ^   | Operand_A[1]                  | SDFFRQX2M  | 0.667 |   0.667 |   14.470 | 
     | U0_ALU/FE_DBTC10_Operand_A_1_/A |  ^   | Operand_A[1]                  | INVX2M     | 0.001 |   0.668 |   14.471 | 
     | U0_ALU/FE_DBTC10_Operand_A_1_/Y |  v   | U0_ALU/FE_DBTN10_Operand_A_1_ | INVX2M     | 0.374 |   1.042 |   14.845 | 
     | U0_ALU/mult_49/U18/B            |  v   | U0_ALU/FE_DBTN10_Operand_A_1_ | NOR2X2M    | 0.002 |   1.044 |   14.847 | 
     | U0_ALU/mult_49/U18/Y            |  ^   | U0_ALU/mult_49/ab[1][3]       | NOR2X2M    | 0.197 |   1.241 |   15.044 | 
     | U0_ALU/mult_49/U7/B             |  ^   | U0_ALU/mult_49/ab[1][3]       | AND2X2M    | 0.000 |   1.241 |   15.044 | 
     | U0_ALU/mult_49/U7/Y             |  ^   | U0_ALU/mult_49/n6             | AND2X2M    | 0.164 |   1.405 |   15.208 | 
     | U0_ALU/mult_49/S2_2_3/B         |  ^   | U0_ALU/mult_49/n6             | ADDFX2M    | 0.000 |   1.405 |   15.208 | 
     | U0_ALU/mult_49/S2_2_3/CO        |  ^   | U0_ALU/mult_49/CARRYB[2][3]   | ADDFX2M    | 0.555 |   1.960 |   15.763 | 
     | U0_ALU/mult_49/S2_3_3/B         |  ^   | U0_ALU/mult_49/CARRYB[2][3]   | ADDFX2M    | 0.000 |   1.960 |   15.763 | 
     | U0_ALU/mult_49/S2_3_3/CO        |  ^   | U0_ALU/mult_49/CARRYB[3][3]   | ADDFX2M    | 0.575 |   2.535 |   16.338 | 
     | U0_ALU/mult_49/S2_4_3/B         |  ^   | U0_ALU/mult_49/CARRYB[3][3]   | ADDFX2M    | 0.000 |   2.535 |   16.338 | 
     | U0_ALU/mult_49/S2_4_3/CO        |  ^   | U0_ALU/mult_49/CARRYB[4][3]   | ADDFX2M    | 0.564 |   3.099 |   16.902 | 
     | U0_ALU/mult_49/S2_5_3/B         |  ^   | U0_ALU/mult_49/CARRYB[4][3]   | ADDFX2M    | 0.000 |   3.099 |   16.902 | 
     | U0_ALU/mult_49/S2_5_3/CO        |  ^   | U0_ALU/mult_49/CARRYB[5][3]   | ADDFX2M    | 0.562 |   3.661 |   17.464 | 
     | U0_ALU/mult_49/S2_6_3/B         |  ^   | U0_ALU/mult_49/CARRYB[5][3]   | ADDFX2M    | 0.000 |   3.661 |   17.464 | 
     | U0_ALU/mult_49/S2_6_3/CO        |  ^   | U0_ALU/mult_49/CARRYB[6][3]   | ADDFX2M    | 0.569 |   4.230 |   18.033 | 
     | U0_ALU/mult_49/S4_3/B           |  ^   | U0_ALU/mult_49/CARRYB[6][3]   | ADDFX2M    | 0.000 |   4.230 |   18.033 | 
     | U0_ALU/mult_49/S4_3/S           |  v   | U0_ALU/mult_49/SUMB[7][3]     | ADDFX2M    | 0.596 |   4.826 |   18.629 | 
     | U0_ALU/mult_49/U37/B            |  v   | U0_ALU/mult_49/SUMB[7][3]     | CLKXOR2X2M | 0.000 |   4.826 |   18.629 | 
     | U0_ALU/mult_49/U37/Y            |  v   | U0_ALU/mult_49/A1[8]          | CLKXOR2X2M | 0.280 |   5.106 |   18.909 | 
     | U0_ALU/mult_49/FS_1/U5/B        |  v   | U0_ALU/mult_49/A1[8]          | NOR2X2M    | 0.000 |   5.106 |   18.909 | 
     | U0_ALU/mult_49/FS_1/U5/Y        |  ^   | U0_ALU/mult_49/FS_1/n14       | NOR2X2M    | 0.128 |   5.234 |   19.037 | 
     | U0_ALU/mult_49/FS_1/U22/AN      |  ^   | U0_ALU/mult_49/FS_1/n14       | NAND2BX1M  | 0.000 |   5.234 |   19.037 | 
     | U0_ALU/mult_49/FS_1/U22/Y       |  ^   | U0_ALU/mult_49/FS_1/n12       | NAND2BX1M  | 0.152 |   5.386 |   19.189 | 
     | U0_ALU/mult_49/FS_1/U21/A       |  ^   | U0_ALU/mult_49/FS_1/n12       | CLKXOR2X2M | 0.000 |   5.386 |   19.189 | 
     | U0_ALU/mult_49/FS_1/U21/Y       |  v   | U0_ALU/N119                   | CLKXOR2X2M | 0.211 |   5.597 |   19.400 | 
     | U0_ALU/U90/A0N                  |  v   | U0_ALU/N119                   | OAI2BB1X2M | 0.000 |   5.597 |   19.400 | 
     | U0_ALU/U90/Y                    |  v   | U0_ALU/ALU_OUT_Comb[10]       | OAI2BB1X2M | 0.189 |   5.785 |   19.588 | 
     | U0_ALU/ALU_OUT_reg[10]/D        |  v   | U0_ALU/ALU_OUT_Comb[10]       | SDFFRQX1M  | 0.000 |   5.786 |   19.588 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                           |      |         |           |       |  Time   |   Time   | 
     |---------------------------+------+---------+-----------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK     |  ^   | ALU_CLK | CLK_GATE  |       |   0.000 |  -13.803 | 
     | U0_ALU/ALU_OUT_reg[10]/CK |  ^   | ALU_CLK | SDFFRQX1M | 0.000 |   0.000 |  -13.803 | 
     +-------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[9]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[9]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.412
+ Phase Shift                  20.000
= Required Time                19.588
- Arrival Time                  5.757
= Slack Time                   13.831
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                |      |                              |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | SCAN_CLK                       |  ^   | SCAN_CLK                     |            |       |   0.000 |   13.831 | 
     | U27/B                          |  ^   | SCAN_CLK                     | MX2X6M     | 0.000 |   0.000 |   13.831 | 
     | U27/Y                          |  ^   | ref_scan_clk                 | MX2X6M     | 0.000 |   0.000 |   13.831 | 
     | U0_RegFile/regArr_reg[1][0]/CK |  ^   | ref_scan_clk                 | SDFFRQX2M  | 0.000 |   0.000 |   13.831 | 
     | U0_RegFile/regArr_reg[1][0]/Q  |  ^   | Operand_B[0]                 | SDFFRQX2M  | 0.508 |   0.508 |   14.339 | 
     | U0_ALU/FE_DBTC2_Operand_B_0_/A |  ^   | Operand_B[0]                 | CLKINVX2M  | 0.000 |   0.509 |   14.339 | 
     | U0_ALU/FE_DBTC2_Operand_B_0_/Y |  v   | U0_ALU/FE_DBTN2_Operand_B_0_ | CLKINVX2M  | 0.669 |   1.177 |   15.008 | 
     | U0_ALU/mult_49/U25/A           |  v   | U0_ALU/FE_DBTN2_Operand_B_0_ | NOR2X2M    | 0.004 |   1.182 |   15.012 | 
     | U0_ALU/mult_49/U25/Y           |  ^   | U0_ALU/mult_49/ab[1][0]      | NOR2X2M    | 0.318 |   1.499 |   15.330 | 
     | U0_ALU/mult_49/U10/B           |  ^   | U0_ALU/mult_49/ab[1][0]      | AND2X2M    | 0.000 |   1.499 |   15.330 | 
     | U0_ALU/mult_49/U10/Y           |  ^   | U0_ALU/mult_49/n9            | AND2X2M    | 0.186 |   1.685 |   15.515 | 
     | U0_ALU/mult_49/S1_2_0/B        |  ^   | U0_ALU/mult_49/n9            | ADDFX2M    | 0.000 |   1.685 |   15.515 | 
     | U0_ALU/mult_49/S1_2_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.563 |   2.248 |   16.078 | 
     | U0_ALU/mult_49/S1_3_0/B        |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.000 |   2.248 |   16.078 | 
     | U0_ALU/mult_49/S1_3_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.566 |   2.814 |   16.645 | 
     | U0_ALU/mult_49/S1_4_0/B        |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.000 |   2.814 |   16.645 | 
     | U0_ALU/mult_49/S1_4_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.560 |   3.374 |   17.205 | 
     | U0_ALU/mult_49/S1_5_0/B        |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.000 |   3.374 |   17.205 | 
     | U0_ALU/mult_49/S1_5_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.570 |   3.944 |   17.775 | 
     | U0_ALU/mult_49/S1_6_0/B        |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.000 |   3.944 |   17.775 | 
     | U0_ALU/mult_49/S1_6_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.569 |   4.514 |   18.344 | 
     | U0_ALU/mult_49/S4_0/B          |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.000 |   4.514 |   18.344 | 
     | U0_ALU/mult_49/S4_0/CO         |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | ADDFX2M    | 0.590 |   5.103 |   18.934 | 
     | U0_ALU/mult_49/U43/A           |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | AND2X2M    | 0.000 |   5.103 |   18.934 | 
     | U0_ALU/mult_49/U43/Y           |  ^   | U0_ALU/mult_49/n12           | AND2X2M    | 0.168 |   5.271 |   19.102 | 
     | U0_ALU/mult_49/FS_1/U10/B      |  ^   | U0_ALU/mult_49/n12           | CLKXOR2X2M | 0.000 |   5.271 |   19.102 | 
     | U0_ALU/mult_49/FS_1/U10/Y      |  v   | U0_ALU/N118                  | CLKXOR2X2M | 0.294 |   5.566 |   19.396 | 
     | U0_ALU/U91/A0N                 |  v   | U0_ALU/N118                  | OAI2BB1X2M | 0.000 |   5.566 |   19.396 | 
     | U0_ALU/U91/Y                   |  v   | U0_ALU/ALU_OUT_Comb[9]       | OAI2BB1X2M | 0.191 |   5.757 |   19.587 | 
     | U0_ALU/ALU_OUT_reg[9]/D        |  v   | U0_ALU/ALU_OUT_Comb[9]       | SDFFRQX1M  | 0.000 |   5.757 |   19.588 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                          |      |         |           |       |  Time   |   Time   | 
     |--------------------------+------+---------+-----------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK    |  ^   | ALU_CLK | CLK_GATE  |       |   0.000 |  -13.831 | 
     | U0_ALU/ALU_OUT_reg[9]/CK |  ^   | ALU_CLK | SDFFRQX1M | 0.000 |   0.000 |  -13.831 | 
     +------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[8]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[8]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.422
+ Phase Shift                  20.000
= Required Time                19.578
- Arrival Time                  5.673
= Slack Time                   13.905
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                |      |                              |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | SCAN_CLK                       |  ^   | SCAN_CLK                     |            |       |   0.000 |   13.905 | 
     | U27/B                          |  ^   | SCAN_CLK                     | MX2X6M     | 0.000 |   0.000 |   13.905 | 
     | U27/Y                          |  ^   | ref_scan_clk                 | MX2X6M     | 0.000 |   0.000 |   13.905 | 
     | U0_RegFile/regArr_reg[1][0]/CK |  ^   | ref_scan_clk                 | SDFFRQX2M  | 0.000 |   0.000 |   13.905 | 
     | U0_RegFile/regArr_reg[1][0]/Q  |  ^   | Operand_B[0]                 | SDFFRQX2M  | 0.508 |   0.508 |   14.413 | 
     | U0_ALU/FE_DBTC2_Operand_B_0_/A |  ^   | Operand_B[0]                 | CLKINVX2M  | 0.000 |   0.509 |   14.414 | 
     | U0_ALU/FE_DBTC2_Operand_B_0_/Y |  v   | U0_ALU/FE_DBTN2_Operand_B_0_ | CLKINVX2M  | 0.669 |   1.177 |   15.082 | 
     | U0_ALU/mult_49/U25/A           |  v   | U0_ALU/FE_DBTN2_Operand_B_0_ | NOR2X2M    | 0.004 |   1.181 |   15.086 | 
     | U0_ALU/mult_49/U25/Y           |  ^   | U0_ALU/mult_49/ab[1][0]      | NOR2X2M    | 0.318 |   1.499 |   15.404 | 
     | U0_ALU/mult_49/U10/B           |  ^   | U0_ALU/mult_49/ab[1][0]      | AND2X2M    | 0.000 |   1.499 |   15.404 | 
     | U0_ALU/mult_49/U10/Y           |  ^   | U0_ALU/mult_49/n9            | AND2X2M    | 0.186 |   1.685 |   15.590 | 
     | U0_ALU/mult_49/S1_2_0/B        |  ^   | U0_ALU/mult_49/n9            | ADDFX2M    | 0.000 |   1.685 |   15.590 | 
     | U0_ALU/mult_49/S1_2_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.563 |   2.247 |   16.152 | 
     | U0_ALU/mult_49/S1_3_0/B        |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.000 |   2.248 |   16.153 | 
     | U0_ALU/mult_49/S1_3_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.566 |   2.814 |   16.719 | 
     | U0_ALU/mult_49/S1_4_0/B        |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.000 |   2.814 |   16.719 | 
     | U0_ALU/mult_49/S1_4_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.560 |   3.374 |   17.279 | 
     | U0_ALU/mult_49/S1_5_0/B        |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.000 |   3.374 |   17.279 | 
     | U0_ALU/mult_49/S1_5_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.570 |   3.944 |   17.849 | 
     | U0_ALU/mult_49/S1_6_0/B        |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.000 |   3.944 |   17.849 | 
     | U0_ALU/mult_49/S1_6_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.569 |   4.514 |   18.419 | 
     | U0_ALU/mult_49/S4_0/B          |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.000 |   4.514 |   18.419 | 
     | U0_ALU/mult_49/S4_0/CO         |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | ADDFX2M    | 0.590 |   5.103 |   19.008 | 
     | U0_ALU/mult_49/U53/A           |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | CLKXOR2X2M | 0.000 |   5.103 |   19.008 | 
     | U0_ALU/mult_49/U53/Y           |  v   | U0_ALU/N117                  | CLKXOR2X2M | 0.224 |   5.328 |   19.233 | 
     | U0_ALU/U24/B0                  |  v   | U0_ALU/N117                  | AOI2BB2XLM | 0.000 |   5.328 |   19.233 | 
     | U0_ALU/U24/Y                   |  ^   | U0_ALU/n51                   | AOI2BB2XLM | 0.226 |   5.554 |   19.459 | 
     | U0_ALU/U161/A1                 |  ^   | U0_ALU/n51                   | AOI21X2M   | 0.000 |   5.554 |   19.459 | 
     | U0_ALU/U161/Y                  |  v   | U0_ALU/ALU_OUT_Comb[8]       | AOI21X2M   | 0.119 |   5.673 |   19.578 | 
     | U0_ALU/ALU_OUT_reg[8]/D        |  v   | U0_ALU/ALU_OUT_Comb[8]       | SDFFRQX1M  | 0.000 |   5.673 |   19.578 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                          |      |         |           |       |  Time   |   Time   | 
     |--------------------------+------+---------+-----------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK    |  ^   | ALU_CLK | CLK_GATE  |       |   0.000 |  -13.905 | 
     | U0_ALU/ALU_OUT_reg[8]/CK |  ^   | ALU_CLK | SDFFRQX1M | 0.000 |   0.000 |  -13.905 | 
     +------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[7]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[7]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                  20.000
= Required Time                19.571
- Arrival Time                  5.463
= Slack Time                   14.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                |      |                              |           |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+-----------+-------+---------+----------| 
     | SCAN_CLK                       |  ^   | SCAN_CLK                     |           |       |   0.000 |   14.108 | 
     | U27/B                          |  ^   | SCAN_CLK                     | MX2X6M    | 0.000 |   0.000 |   14.108 | 
     | U27/Y                          |  ^   | ref_scan_clk                 | MX2X6M    | 0.000 |   0.000 |   14.108 | 
     | U0_RegFile/regArr_reg[1][0]/CK |  ^   | ref_scan_clk                 | SDFFRQX2M | 0.000 |   0.000 |   14.108 | 
     | U0_RegFile/regArr_reg[1][0]/Q  |  ^   | Operand_B[0]                 | SDFFRQX2M | 0.508 |   0.508 |   14.617 | 
     | U0_ALU/FE_DBTC2_Operand_B_0_/A |  ^   | Operand_B[0]                 | CLKINVX2M | 0.000 |   0.509 |   14.617 | 
     | U0_ALU/FE_DBTC2_Operand_B_0_/Y |  v   | U0_ALU/FE_DBTN2_Operand_B_0_ | CLKINVX2M | 0.669 |   1.177 |   15.286 | 
     | U0_ALU/mult_49/U25/A           |  v   | U0_ALU/FE_DBTN2_Operand_B_0_ | NOR2X2M   | 0.004 |   1.182 |   15.290 | 
     | U0_ALU/mult_49/U25/Y           |  ^   | U0_ALU/mult_49/ab[1][0]      | NOR2X2M   | 0.318 |   1.499 |   15.607 | 
     | U0_ALU/mult_49/U10/B           |  ^   | U0_ALU/mult_49/ab[1][0]      | AND2X2M   | 0.000 |   1.499 |   15.607 | 
     | U0_ALU/mult_49/U10/Y           |  ^   | U0_ALU/mult_49/n9            | AND2X2M   | 0.186 |   1.685 |   15.793 | 
     | U0_ALU/mult_49/S1_2_0/B        |  ^   | U0_ALU/mult_49/n9            | ADDFX2M   | 0.000 |   1.685 |   15.793 | 
     | U0_ALU/mult_49/S1_2_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M   | 0.563 |   2.248 |   16.356 | 
     | U0_ALU/mult_49/S1_3_0/B        |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M   | 0.000 |   2.248 |   16.356 | 
     | U0_ALU/mult_49/S1_3_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M   | 0.566 |   2.814 |   16.922 | 
     | U0_ALU/mult_49/S1_4_0/B        |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M   | 0.000 |   2.814 |   16.922 | 
     | U0_ALU/mult_49/S1_4_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M   | 0.560 |   3.374 |   17.483 | 
     | U0_ALU/mult_49/S1_5_0/B        |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M   | 0.000 |   3.374 |   17.483 | 
     | U0_ALU/mult_49/S1_5_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M   | 0.570 |   3.944 |   18.053 | 
     | U0_ALU/mult_49/S1_6_0/B        |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M   | 0.000 |   3.944 |   18.053 | 
     | U0_ALU/mult_49/S1_6_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M   | 0.569 |   4.514 |   18.622 | 
     | U0_ALU/mult_49/S4_0/B          |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M   | 0.000 |   4.514 |   18.622 | 
     | U0_ALU/mult_49/S4_0/S          |  v   | U0_ALU/N116                  | ADDFX2M   | 0.579 |   5.093 |   19.201 | 
     | U0_ALU/U158/B0                 |  v   | U0_ALU/N116                  | AOI22X1M  | 0.000 |   5.093 |   19.201 | 
     | U0_ALU/U158/Y                  |  ^   | U0_ALU/n56                   | AOI22X1M  | 0.225 |   5.318 |   19.426 | 
     | U0_ALU/U155/A1                 |  ^   | U0_ALU/n56                   | AOI31X2M  | 0.000 |   5.318 |   19.426 | 
     | U0_ALU/U155/Y                  |  v   | U0_ALU/ALU_OUT_Comb[7]       | AOI31X2M  | 0.145 |   5.463 |   19.571 | 
     | U0_ALU/ALU_OUT_reg[7]/D        |  v   | U0_ALU/ALU_OUT_Comb[7]       | SDFFRQX1M | 0.000 |   5.463 |   19.571 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                          |      |         |           |       |  Time   |   Time   | 
     |--------------------------+------+---------+-----------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK    |  ^   | ALU_CLK | CLK_GATE  |       |   0.000 |  -14.108 | 
     | U0_ALU/ALU_OUT_reg[7]/CK |  ^   | ALU_CLK | SDFFRQX1M | 0.000 |   0.000 |  -14.108 | 
     +------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[6]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[6]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.431
+ Phase Shift                  20.000
= Required Time                19.569
- Arrival Time                  5.017
= Slack Time                   14.551
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                |      |                              |           |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+-----------+-------+---------+----------| 
     | SCAN_CLK                       |  ^   | SCAN_CLK                     |           |       |   0.000 |   14.551 | 
     | U27/B                          |  ^   | SCAN_CLK                     | MX2X6M    | 0.000 |   0.000 |   14.551 | 
     | U27/Y                          |  ^   | ref_scan_clk                 | MX2X6M    | 0.000 |   0.000 |   14.551 | 
     | U0_RegFile/regArr_reg[1][0]/CK |  ^   | ref_scan_clk                 | SDFFRQX2M | 0.000 |   0.000 |   14.551 | 
     | U0_RegFile/regArr_reg[1][0]/Q  |  ^   | Operand_B[0]                 | SDFFRQX2M | 0.508 |   0.508 |   15.059 | 
     | U0_ALU/FE_DBTC2_Operand_B_0_/A |  ^   | Operand_B[0]                 | CLKINVX2M | 0.000 |   0.509 |   15.060 | 
     | U0_ALU/FE_DBTC2_Operand_B_0_/Y |  v   | U0_ALU/FE_DBTN2_Operand_B_0_ | CLKINVX2M | 0.669 |   1.177 |   15.729 | 
     | U0_ALU/mult_49/U25/A           |  v   | U0_ALU/FE_DBTN2_Operand_B_0_ | NOR2X2M   | 0.004 |   1.182 |   15.733 | 
     | U0_ALU/mult_49/U25/Y           |  ^   | U0_ALU/mult_49/ab[1][0]      | NOR2X2M   | 0.318 |   1.499 |   16.050 | 
     | U0_ALU/mult_49/U10/B           |  ^   | U0_ALU/mult_49/ab[1][0]      | AND2X2M   | 0.000 |   1.499 |   16.050 | 
     | U0_ALU/mult_49/U10/Y           |  ^   | U0_ALU/mult_49/n9            | AND2X2M   | 0.186 |   1.685 |   16.236 | 
     | U0_ALU/mult_49/S1_2_0/B        |  ^   | U0_ALU/mult_49/n9            | ADDFX2M   | 0.000 |   1.685 |   16.236 | 
     | U0_ALU/mult_49/S1_2_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M   | 0.563 |   2.248 |   16.799 | 
     | U0_ALU/mult_49/S1_3_0/B        |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M   | 0.000 |   2.248 |   16.799 | 
     | U0_ALU/mult_49/S1_3_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M   | 0.566 |   2.814 |   17.365 | 
     | U0_ALU/mult_49/S1_4_0/B        |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M   | 0.000 |   2.814 |   17.365 | 
     | U0_ALU/mult_49/S1_4_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M   | 0.560 |   3.374 |   17.926 | 
     | U0_ALU/mult_49/S1_5_0/B        |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M   | 0.000 |   3.374 |   17.926 | 
     | U0_ALU/mult_49/S1_5_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M   | 0.570 |   3.944 |   18.495 | 
     | U0_ALU/mult_49/S1_6_0/B        |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M   | 0.000 |   3.944 |   18.496 | 
     | U0_ALU/mult_49/S1_6_0/S        |  v   | U0_ALU/N115                  | ADDFX2M   | 0.585 |   4.529 |   19.080 | 
     | U0_ALU/U108/A0                 |  v   | U0_ALU/N115                  | AOI222X1M | 0.000 |   4.529 |   19.080 | 
     | U0_ALU/U108/Y                  |  ^   | U0_ALU/n69                   | AOI222X1M | 0.302 |   4.831 |   19.382 | 
     | U0_ALU/U105/A1                 |  ^   | U0_ALU/n69                   | AOI31X2M  | 0.000 |   4.831 |   19.382 | 
     | U0_ALU/U105/Y                  |  v   | U0_ALU/ALU_OUT_Comb[6]       | AOI31X2M  | 0.186 |   5.017 |   19.569 | 
     | U0_ALU/ALU_OUT_reg[6]/D        |  v   | U0_ALU/ALU_OUT_Comb[6]       | SDFFRQX1M | 0.000 |   5.017 |   19.569 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                          |      |         |           |       |  Time   |   Time   | 
     |--------------------------+------+---------+-----------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK    |  ^   | ALU_CLK | CLK_GATE  |       |   0.000 |  -14.551 | 
     | U0_ALU/ALU_OUT_reg[6]/CK |  ^   | ALU_CLK | SDFFRQX1M | 0.000 |   0.000 |  -14.551 | 
     +------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[5]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[5]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.432
+ Phase Shift                  20.000
= Required Time                19.568
- Arrival Time                  4.875
= Slack Time                   14.693
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |   Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |           |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+-----------+-------+---------+----------| 
     | SCAN_CLK                                  |  ^   | SCAN_CLK                          |           |       |   0.000 |   14.693 | 
     | U27/B                                     |  ^   | SCAN_CLK                          | MX2X6M    | 0.000 |   0.000 |   14.693 | 
     | U27/Y                                     |  ^   | ref_scan_clk                      | MX2X6M    | 0.000 |   0.000 |   14.693 | 
     | U0_RegFile/regArr_reg[1][0]/CK            |  ^   | ref_scan_clk                      | SDFFRQX2M | 0.000 |   0.000 |   14.693 | 
     | U0_RegFile/regArr_reg[1][0]/Q             |  ^   | Operand_B[0]                      | SDFFRQX2M | 0.508 |   0.508 |   15.201 | 
     | U0_ALU/FE_DBTC2_Operand_B_0_/A            |  ^   | Operand_B[0]                      | CLKINVX2M | 0.000 |   0.509 |   15.202 | 
     | U0_ALU/FE_DBTC2_Operand_B_0_/Y            |  v   | U0_ALU/FE_DBTN2_Operand_B_0_      | CLKINVX2M | 0.669 |   1.177 |   15.870 | 
     | U0_ALU/div_52/U60/B                       |  v   | U0_ALU/FE_DBTN2_Operand_B_0_      | OR2X2M    | 0.003 |   1.181 |   15.874 | 
     | U0_ALU/div_52/U60/Y                       |  v   | U0_ALU/div_52/u_div/CryTmp[7][1]  | OR2X2M    | 0.327 |   1.508 |   16.201 | 
     | U0_ALU/div_52/U20/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[7][1]  | AND4X2M   | 0.000 |   1.508 |   16.201 | 
     | U0_ALU/div_52/U20/Y                       |  v   | U0_ALU/N132                       | AND4X2M   | 0.233 |   1.740 |   16.433 | 
     | U0_ALU/div_52/U19/A                       |  v   | U0_ALU/N132                       | INVX2M    | 0.000 |   1.740 |   16.433 | 
     | U0_ALU/div_52/U19/Y                       |  ^   | U0_ALU/div_52/n11                 | INVX2M    | 0.083 |   1.823 |   16.516 | 
     | U0_ALU/div_52/U31/B                       |  ^   | U0_ALU/div_52/n11                 | NAND2X2M  | 0.000 |   1.823 |   16.516 | 
     | U0_ALU/div_52/U31/Y                       |  v   | U0_ALU/div_52/n12                 | NAND2X2M  | 0.070 |   1.893 |   16.586 | 
     | U0_ALU/div_52/U45/A                       |  v   | U0_ALU/div_52/n12                 | NAND2X2M  | 0.000 |   1.893 |   16.586 | 
     | U0_ALU/div_52/U45/Y                       |  ^   | U0_ALU/div_52/u_div/PartRem[7][1] | NAND2X2M  | 0.114 |   2.007 |   16.700 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/A  |  ^   | U0_ALU/div_52/u_div/PartRem[7][1] | ADDFX2M   | 0.000 |   2.007 |   16.700 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[6][2]  | ADDFX2M   | 0.494 |   2.501 |   17.194 | 
     | U0_ALU/div_52/U57/C                       |  ^   | U0_ALU/div_52/u_div/CryTmp[6][2]  | AND3X2M   | 0.000 |   2.501 |   17.194 | 
     | U0_ALU/div_52/U57/Y                       |  ^   | U0_ALU/N131                       | AND3X2M   | 0.300 |   2.801 |   17.494 | 
     | U0_ALU/div_52/U17/S0                      |  ^   | U0_ALU/N131                       | MX2X2M    | 0.000 |   2.801 |   17.494 | 
     | U0_ALU/div_52/U17/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[6][1] | MX2X2M    | 0.270 |   3.071 |   17.764 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[6][1] | ADDFX2M   | 0.000 |   3.071 |   17.764 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M   | 0.466 |   3.537 |   18.230 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M   | 0.000 |   3.537 |   18.230 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[5][3]  | ADDFX2M   | 0.317 |   3.854 |   18.547 | 
     | U0_ALU/div_52/U44/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[5][3]  | AND2X1M   | 0.000 |   3.854 |   18.547 | 
     | U0_ALU/div_52/U44/Y                       |  v   | U0_ALU/N130                       | AND2X1M   | 0.322 |   4.177 |   18.870 | 
     | U0_ALU/U154/C0                            |  v   | U0_ALU/N130                       | AOI222X1M | 0.000 |   4.177 |   18.870 | 
     | U0_ALU/U154/Y                             |  ^   | U0_ALU/n75                        | AOI222X1M | 0.504 |   4.681 |   19.374 | 
     | U0_ALU/U151/A1                            |  ^   | U0_ALU/n75                        | AOI31X2M  | 0.000 |   4.681 |   19.374 | 
     | U0_ALU/U151/Y                             |  v   | U0_ALU/ALU_OUT_Comb[5]            | AOI31X2M  | 0.194 |   4.875 |   19.568 | 
     | U0_ALU/ALU_OUT_reg[5]/D                   |  v   | U0_ALU/ALU_OUT_Comb[5]            | SDFFRQX1M | 0.000 |   4.875 |   19.568 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                          |      |         |           |       |  Time   |   Time   | 
     |--------------------------+------+---------+-----------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK    |  ^   | ALU_CLK | CLK_GATE  |       |   0.000 |  -14.693 | 
     | U0_ALU/ALU_OUT_reg[5]/CK |  ^   | ALU_CLK | SDFFRQX1M | 0.000 |   0.000 |  -14.693 | 
     +------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_RegFile/RdData_reg[1]/CK 
Endpoint:   U0_RegFile/RdData_reg[1]/D                    (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.384
- Arrival Time                  3.844
= Slack Time                   15.540
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+-----------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK                                          |           |       |   0.000 |   15.540 | 
     | U27/B                                              |  ^   | SCAN_CLK                                          | MX2X6M    | 0.000 |   0.000 |   15.540 | 
     | U27/Y                                              |  ^   | ref_scan_clk                                      | MX2X6M    | 0.000 |   0.000 |   15.540 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK     |  ^   | ref_scan_clk                                      | SDFFRQX2M | 0.000 |   0.000 |   15.540 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q      |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | SDFFRQX2M | 0.466 |   0.466 |   16.006 | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | CLKINVX2M | 0.000 |   0.466 |   16.006 | 
     | A                                                  |      |                                                   |           |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | CLKINVX2M | 0.196 |   0.662 |   16.202 | 
     | Y                                                  |      |                                                   |           |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/A                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | NOR4X2M   | 0.000 |   0.662 |   16.202 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/Y                       |  ^   | RF_RdEn                                           | NOR4X2M   | 0.395 |   1.057 |   16.597 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/B                       |  ^   | RF_RdEn                                           | NOR2X2M   | 0.000 |   1.058 |   16.598 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/Y                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | NOR2X2M   | 0.232 |   1.290 |   16.830 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/A0                     |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | OAI21X1M  | 0.000 |   1.290 |   16.830 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/Y                      |  ^   | RF_Address[0]                                     | OAI21X1M  | 0.290 |   1.580 |   17.120 | 
     | FE_OFC30_RF_Address_0_/A                           |  ^   | RF_Address[0]                                     | BUFX8M    | 0.000 |   1.580 |   17.120 | 
     | FE_OFC30_RF_Address_0_/Y                           |  ^   | FE_OFN30_RF_Address_0_                            | BUFX8M    | 0.701 |   2.281 |   17.821 | 
     | U0_RegFile/U517/S0                                 |  ^   | FE_OFN30_RF_Address_0_                            | MX4X1M    | 0.019 |   2.300 |   17.840 | 
     | U0_RegFile/U517/Y                                  |  v   | U0_RegFile/n439                                   | MX4X1M    | 0.596 |   2.895 |   18.435 | 
     | U0_RegFile/U522/D                                  |  v   | U0_RegFile/n439                                   | MX4XLM    | 0.001 |   2.896 |   18.436 | 
     | U0_RegFile/U522/Y                                  |  v   | U0_RegFile/N42                                    | MX4XLM    | 0.573 |   3.469 |   19.009 | 
     | U0_RegFile/U521/A0                                 |  v   | U0_RegFile/N42                                    | AO22X1M   | 0.000 |   3.469 |   19.009 | 
     | U0_RegFile/U521/Y                                  |  v   | U0_RegFile/n178                                   | AO22X1M   | 0.375 |   3.844 |   19.384 | 
     | U0_RegFile/RdData_reg[1]/D                         |  v   | U0_RegFile/n178                                   | SDFFRQX1M | 0.000 |   3.844 |   19.384 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |              |           |       |  Time   |   Time   | 
     |-----------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK      |           |       |   0.000 |  -15.540 | 
     | U27/A                       |  ^   | REF_CLK      | MX2X6M    | 0.000 |   0.000 |  -15.540 | 
     | U27/Y                       |  ^   | ref_scan_clk | MX2X6M    | 0.000 |   0.000 |  -15.540 | 
     | U0_RegFile/RdData_reg[1]/CK |  ^   | ref_scan_clk | SDFFRQX1M | 0.000 |   0.000 |  -15.540 | 
     +--------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_RegFile/RdData_reg[3]/CK 
Endpoint:   U0_RegFile/RdData_reg[3]/D                    (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.383
- Arrival Time                  3.811
= Slack Time                   15.572
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+-----------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK                                          |           |       |   0.000 |   15.572 | 
     | U27/B                                              |  ^   | SCAN_CLK                                          | MX2X6M    | 0.000 |   0.000 |   15.572 | 
     | U27/Y                                              |  ^   | ref_scan_clk                                      | MX2X6M    | 0.000 |   0.000 |   15.572 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK     |  ^   | ref_scan_clk                                      | SDFFRQX2M | 0.000 |   0.000 |   15.572 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q      |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | SDFFRQX2M | 0.466 |   0.466 |   16.038 | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | CLKINVX2M | 0.000 |   0.466 |   16.039 | 
     | A                                                  |      |                                                   |           |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | CLKINVX2M | 0.196 |   0.662 |   16.235 | 
     | Y                                                  |      |                                                   |           |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/A                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | NOR4X2M   | 0.000 |   0.662 |   16.235 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/Y                       |  ^   | RF_RdEn                                           | NOR4X2M   | 0.395 |   1.057 |   16.630 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/B                       |  ^   | RF_RdEn                                           | NOR2X2M   | 0.000 |   1.058 |   16.630 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/Y                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | NOR2X2M   | 0.232 |   1.290 |   16.862 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/A0                     |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | OAI21X1M  | 0.000 |   1.290 |   16.862 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/Y                      |  ^   | RF_Address[0]                                     | OAI21X1M  | 0.290 |   1.580 |   17.152 | 
     | FE_OFC30_RF_Address_0_/A                           |  ^   | RF_Address[0]                                     | BUFX8M    | 0.000 |   1.580 |   17.152 | 
     | FE_OFC30_RF_Address_0_/Y                           |  ^   | FE_OFN30_RF_Address_0_                            | BUFX8M    | 0.701 |   2.281 |   17.853 | 
     | U0_RegFile/U509/S0                                 |  ^   | FE_OFN30_RF_Address_0_                            | MX4X1M    | 0.018 |   2.299 |   17.871 | 
     | U0_RegFile/U509/Y                                  |  v   | U0_RegFile/n447                                   | MX4X1M    | 0.621 |   2.920 |   18.492 | 
     | U0_RegFile/U528/D                                  |  v   | U0_RegFile/n447                                   | MX4XLM    | 0.001 |   2.921 |   18.493 | 
     | U0_RegFile/U528/Y                                  |  v   | U0_RegFile/N40                                    | MX4XLM    | 0.524 |   3.445 |   19.017 | 
     | U0_RegFile/U527/A0                                 |  v   | U0_RegFile/N40                                    | AO22X1M   | 0.000 |   3.445 |   19.017 | 
     | U0_RegFile/U527/Y                                  |  v   | U0_RegFile/n180                                   | AO22X1M   | 0.366 |   3.811 |   19.383 | 
     | U0_RegFile/RdData_reg[3]/D                         |  v   | U0_RegFile/n180                                   | SDFFRQX1M | 0.000 |   3.811 |   19.383 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |              |           |       |  Time   |   Time   | 
     |-----------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK      |           |       |   0.000 |  -15.572 | 
     | U27/A                       |  ^   | REF_CLK      | MX2X6M    | 0.000 |   0.000 |  -15.572 | 
     | U27/Y                       |  ^   | ref_scan_clk | MX2X6M    | 0.000 |   0.000 |  -15.572 | 
     | U0_RegFile/RdData_reg[3]/CK |  ^   | ref_scan_clk | SDFFRQX1M | 0.000 |   0.000 |  -15.572 | 
     +--------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U0_RegFile/RdData_reg[2]/CK 
Endpoint:   U0_RegFile/RdData_reg[2]/D                    (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.384
- Arrival Time                  3.811
= Slack Time                   15.573
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+-----------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK                                          |           |       |   0.000 |   15.573 | 
     | U27/B                                              |  ^   | SCAN_CLK                                          | MX2X6M    | 0.000 |   0.000 |   15.573 | 
     | U27/Y                                              |  ^   | ref_scan_clk                                      | MX2X6M    | 0.000 |   0.000 |   15.573 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK     |  ^   | ref_scan_clk                                      | SDFFRQX2M | 0.000 |   0.000 |   15.573 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q      |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | SDFFRQX2M | 0.466 |   0.466 |   16.040 | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | CLKINVX2M | 0.000 |   0.466 |   16.040 | 
     | A                                                  |      |                                                   |           |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | CLKINVX2M | 0.196 |   0.662 |   16.236 | 
     | Y                                                  |      |                                                   |           |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/A                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | NOR4X2M   | 0.000 |   0.662 |   16.236 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/Y                       |  ^   | RF_RdEn                                           | NOR4X2M   | 0.395 |   1.057 |   16.631 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/B                       |  ^   | RF_RdEn                                           | NOR2X2M   | 0.000 |   1.058 |   16.631 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/Y                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | NOR2X2M   | 0.232 |   1.290 |   16.863 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/A0                     |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | OAI21X1M  | 0.000 |   1.290 |   16.864 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/Y                      |  ^   | RF_Address[0]                                     | OAI21X1M  | 0.290 |   1.580 |   17.153 | 
     | FE_OFC30_RF_Address_0_/A                           |  ^   | RF_Address[0]                                     | BUFX8M    | 0.000 |   1.580 |   17.153 | 
     | FE_OFC30_RF_Address_0_/Y                           |  ^   | FE_OFN30_RF_Address_0_                            | BUFX8M    | 0.701 |   2.281 |   17.855 | 
     | U0_RegFile/U508/S0                                 |  ^   | FE_OFN30_RF_Address_0_                            | MX4X1M    | 0.018 |   2.299 |   17.873 | 
     | U0_RegFile/U508/Y                                  |  v   | U0_RegFile/n443                                   | MX4X1M    | 0.634 |   2.933 |   18.507 | 
     | U0_RegFile/U525/D                                  |  v   | U0_RegFile/n443                                   | MX4XLM    | 0.001 |   2.934 |   18.508 | 
     | U0_RegFile/U525/Y                                  |  v   | U0_RegFile/N41                                    | MX4XLM    | 0.521 |   3.455 |   19.029 | 
     | U0_RegFile/U524/A0                                 |  v   | U0_RegFile/N41                                    | AO22X1M   | 0.000 |   3.455 |   19.029 | 
     | U0_RegFile/U524/Y                                  |  v   | U0_RegFile/n179                                   | AO22X1M   | 0.356 |   3.811 |   19.384 | 
     | U0_RegFile/RdData_reg[2]/D                         |  v   | U0_RegFile/n179                                   | SDFFRQX1M | 0.000 |   3.811 |   19.384 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |              |           |       |  Time   |   Time   | 
     |-----------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK      |           |       |   0.000 |  -15.573 | 
     | U27/A                       |  ^   | REF_CLK      | MX2X6M    | 0.000 |   0.000 |  -15.573 | 
     | U27/Y                       |  ^   | ref_scan_clk | MX2X6M    | 0.000 |   0.000 |  -15.573 | 
     | U0_RegFile/RdData_reg[2]/CK |  ^   | ref_scan_clk | SDFFRQX1M | 0.000 |   0.000 |  -15.573 | 
     +--------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_RegFile/RdData_reg[6]/CK 
Endpoint:   U0_RegFile/RdData_reg[6]/D                    (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.383
- Arrival Time                  3.808
= Slack Time                   15.575
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+-----------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK                                          |           |       |   0.000 |   15.575 | 
     | U27/B                                              |  ^   | SCAN_CLK                                          | MX2X6M    | 0.000 |   0.000 |   15.575 | 
     | U27/Y                                              |  ^   | ref_scan_clk                                      | MX2X6M    | 0.000 |   0.000 |   15.575 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK     |  ^   | ref_scan_clk                                      | SDFFRQX2M | 0.000 |   0.000 |   15.575 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q      |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | SDFFRQX2M | 0.466 |   0.466 |   16.041 | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | CLKINVX2M | 0.000 |   0.466 |   16.041 | 
     | A                                                  |      |                                                   |           |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | CLKINVX2M | 0.196 |   0.662 |   16.237 | 
     | Y                                                  |      |                                                   |           |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/A                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | NOR4X2M   | 0.000 |   0.663 |   16.237 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/Y                       |  ^   | RF_RdEn                                           | NOR4X2M   | 0.395 |   1.058 |   16.632 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/B                       |  ^   | RF_RdEn                                           | NOR2X2M   | 0.000 |   1.058 |   16.632 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/Y                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | NOR2X2M   | 0.232 |   1.290 |   16.865 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/A0                     |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | OAI21X1M  | 0.000 |   1.290 |   16.865 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/Y                      |  ^   | RF_Address[0]                                     | OAI21X1M  | 0.290 |   1.580 |   17.154 | 
     | FE_OFC30_RF_Address_0_/A                           |  ^   | RF_Address[0]                                     | BUFX8M    | 0.000 |   1.580 |   17.154 | 
     | FE_OFC30_RF_Address_0_/Y                           |  ^   | FE_OFN30_RF_Address_0_                            | BUFX8M    | 0.701 |   2.281 |   17.856 | 
     | U0_RegFile/U512/S0                                 |  ^   | FE_OFN30_RF_Address_0_                            | MX4X1M    | 0.014 |   2.296 |   17.870 | 
     | U0_RegFile/U512/Y                                  |  v   | U0_RegFile/n459                                   | MX4X1M    | 0.561 |   2.857 |   18.431 | 
     | U0_RegFile/U537/D                                  |  v   | U0_RegFile/n459                                   | MX4XLM    | 0.000 |   2.857 |   18.431 | 
     | U0_RegFile/U537/Y                                  |  v   | U0_RegFile/N37                                    | MX4XLM    | 0.566 |   3.423 |   18.997 | 
     | U0_RegFile/U536/A0                                 |  v   | U0_RegFile/N37                                    | AO22X1M   | 0.000 |   3.423 |   18.998 | 
     | U0_RegFile/U536/Y                                  |  v   | U0_RegFile/n183                                   | AO22X1M   | 0.385 |   3.808 |   19.383 | 
     | U0_RegFile/RdData_reg[6]/D                         |  v   | U0_RegFile/n183                                   | SDFFRQX1M | 0.000 |   3.808 |   19.383 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |              |           |       |  Time   |   Time   | 
     |-----------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK      |           |       |   0.000 |  -15.575 | 
     | U27/A                       |  ^   | REF_CLK      | MX2X6M    | 0.000 |   0.000 |  -15.575 | 
     | U27/Y                       |  ^   | ref_scan_clk | MX2X6M    | 0.000 |   0.000 |  -15.575 | 
     | U0_RegFile/RdData_reg[6]/CK |  ^   | ref_scan_clk | SDFFRQX1M | 0.000 |   0.000 |  -15.575 | 
     +--------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_RegFile/RdData_reg[0]/CK 
Endpoint:   U0_RegFile/RdData_reg[0]/D                    (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.384
- Arrival Time                  3.794
= Slack Time                   15.590
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+-----------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK                                          |           |       |   0.000 |   15.590 | 
     | U27/B                                              |  ^   | SCAN_CLK                                          | MX2X6M    | 0.000 |   0.000 |   15.590 | 
     | U27/Y                                              |  ^   | ref_scan_clk                                      | MX2X6M    | 0.000 |   0.000 |   15.590 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK     |  ^   | ref_scan_clk                                      | SDFFRQX2M | 0.000 |   0.000 |   15.590 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q      |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | SDFFRQX2M | 0.466 |   0.466 |   16.056 | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | CLKINVX2M | 0.000 |   0.466 |   16.056 | 
     | A                                                  |      |                                                   |           |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | CLKINVX2M | 0.196 |   0.662 |   16.252 | 
     | Y                                                  |      |                                                   |           |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/A                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | NOR4X2M   | 0.000 |   0.662 |   16.252 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/Y                       |  ^   | RF_RdEn                                           | NOR4X2M   | 0.395 |   1.057 |   16.647 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/B                       |  ^   | RF_RdEn                                           | NOR2X2M   | 0.000 |   1.058 |   16.647 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/Y                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | NOR2X2M   | 0.232 |   1.290 |   16.880 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/A0                     |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | OAI21X1M  | 0.000 |   1.290 |   16.880 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/Y                      |  ^   | RF_Address[0]                                     | OAI21X1M  | 0.290 |   1.580 |   17.169 | 
     | FE_OFC30_RF_Address_0_/A                           |  ^   | RF_Address[0]                                     | BUFX8M    | 0.000 |   1.580 |   17.170 | 
     | FE_OFC30_RF_Address_0_/Y                           |  ^   | FE_OFN30_RF_Address_0_                            | BUFX8M    | 0.701 |   2.281 |   17.871 | 
     | U0_RegFile/U516/S0                                 |  ^   | FE_OFN30_RF_Address_0_                            | MX4X1M    | 0.020 |   2.301 |   17.890 | 
     | U0_RegFile/U516/Y                                  |  v   | U0_RegFile/n435                                   | MX4X1M    | 0.580 |   2.881 |   18.470 | 
     | U0_RegFile/U519/D                                  |  v   | U0_RegFile/n435                                   | MX4XLM    | 0.000 |   2.881 |   18.471 | 
     | U0_RegFile/U519/Y                                  |  v   | U0_RegFile/N43                                    | MX4XLM    | 0.542 |   3.423 |   19.013 | 
     | U0_RegFile/U518/A0                                 |  v   | U0_RegFile/N43                                    | AO22X1M   | 0.000 |   3.424 |   19.013 | 
     | U0_RegFile/U518/Y                                  |  v   | U0_RegFile/n177                                   | AO22X1M   | 0.371 |   3.794 |   19.384 | 
     | U0_RegFile/RdData_reg[0]/D                         |  v   | U0_RegFile/n177                                   | SDFFRQX1M | 0.000 |   3.794 |   19.384 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |              |           |       |  Time   |   Time   | 
     |-----------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK      |           |       |   0.000 |  -15.590 | 
     | U27/A                       |  ^   | REF_CLK      | MX2X6M    | 0.000 |   0.000 |  -15.590 | 
     | U27/Y                       |  ^   | ref_scan_clk | MX2X6M    | 0.000 |   0.000 |  -15.590 | 
     | U0_RegFile/RdData_reg[0]/CK |  ^   | ref_scan_clk | SDFFRQX1M | 0.000 |   0.000 |  -15.590 | 
     +--------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_RegFile/RdData_reg[4]/CK 
Endpoint:   U0_RegFile/RdData_reg[4]/D                    (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.383
- Arrival Time                  3.774
= Slack Time                   15.610
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+-----------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK                                          |           |       |   0.000 |   15.610 | 
     | U27/B                                              |  ^   | SCAN_CLK                                          | MX2X6M    | 0.000 |   0.000 |   15.610 | 
     | U27/Y                                              |  ^   | ref_scan_clk                                      | MX2X6M    | 0.000 |   0.000 |   15.610 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK     |  ^   | ref_scan_clk                                      | SDFFRQX2M | 0.000 |   0.000 |   15.610 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q      |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | SDFFRQX2M | 0.466 |   0.466 |   16.076 | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | CLKINVX2M | 0.000 |   0.466 |   16.076 | 
     | A                                                  |      |                                                   |           |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | CLKINVX2M | 0.196 |   0.662 |   16.272 | 
     | Y                                                  |      |                                                   |           |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/A                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | NOR4X2M   | 0.000 |   0.662 |   16.272 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/Y                       |  ^   | RF_RdEn                                           | NOR4X2M   | 0.395 |   1.057 |   16.667 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/B                       |  ^   | RF_RdEn                                           | NOR2X2M   | 0.000 |   1.058 |   16.667 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/Y                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | NOR2X2M   | 0.232 |   1.290 |   16.900 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/A0                     |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | OAI21X1M  | 0.000 |   1.290 |   16.900 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/Y                      |  ^   | RF_Address[0]                                     | OAI21X1M  | 0.290 |   1.580 |   17.189 | 
     | FE_OFC30_RF_Address_0_/A                           |  ^   | RF_Address[0]                                     | BUFX8M    | 0.000 |   1.580 |   17.189 | 
     | FE_OFC30_RF_Address_0_/Y                           |  ^   | FE_OFN30_RF_Address_0_                            | BUFX8M    | 0.701 |   2.281 |   17.891 | 
     | U0_RegFile/U510/S0                                 |  ^   | FE_OFN30_RF_Address_0_                            | MX4X1M    | 0.017 |   2.298 |   17.907 | 
     | U0_RegFile/U510/Y                                  |  v   | U0_RegFile/n451                                   | MX4X1M    | 0.585 |   2.883 |   18.492 | 
     | U0_RegFile/U531/D                                  |  v   | U0_RegFile/n451                                   | MX4XLM    | 0.000 |   2.883 |   18.493 | 
     | U0_RegFile/U531/Y                                  |  v   | U0_RegFile/N39                                    | MX4XLM    | 0.522 |   3.406 |   19.015 | 
     | U0_RegFile/U530/A0                                 |  v   | U0_RegFile/N39                                    | AO22X1M   | 0.000 |   3.406 |   19.015 | 
     | U0_RegFile/U530/Y                                  |  v   | U0_RegFile/n181                                   | AO22X1M   | 0.368 |   3.774 |   19.383 | 
     | U0_RegFile/RdData_reg[4]/D                         |  v   | U0_RegFile/n181                                   | SDFFRQX1M | 0.000 |   3.774 |   19.383 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |              |           |       |  Time   |   Time   | 
     |-----------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK      |           |       |   0.000 |  -15.610 | 
     | U27/A                       |  ^   | REF_CLK      | MX2X6M    | 0.000 |   0.000 |  -15.610 | 
     | U27/Y                       |  ^   | ref_scan_clk | MX2X6M    | 0.000 |   0.000 |  -15.610 | 
     | U0_RegFile/RdData_reg[4]/CK |  ^   | ref_scan_clk | SDFFRQX1M | 0.000 |   0.000 |  -15.610 | 
     +--------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_RegFile/RdData_reg[7]/CK 
Endpoint:   U0_RegFile/RdData_reg[7]/D                    (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.384
- Arrival Time                  3.772
= Slack Time                   15.612
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+-----------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK                                          |           |       |   0.000 |   15.612 | 
     | U27/B                                              |  ^   | SCAN_CLK                                          | MX2X6M    | 0.000 |   0.000 |   15.612 | 
     | U27/Y                                              |  ^   | ref_scan_clk                                      | MX2X6M    | 0.000 |   0.000 |   15.612 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK     |  ^   | ref_scan_clk                                      | SDFFRQX2M | 0.000 |   0.000 |   15.612 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q      |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | SDFFRQX2M | 0.466 |   0.466 |   16.078 | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | CLKINVX2M | 0.000 |   0.466 |   16.078 | 
     | A                                                  |      |                                                   |           |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | CLKINVX2M | 0.196 |   0.662 |   16.274 | 
     | Y                                                  |      |                                                   |           |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/A                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | NOR4X2M   | 0.000 |   0.663 |   16.274 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/Y                       |  ^   | RF_RdEn                                           | NOR4X2M   | 0.395 |   1.058 |   16.669 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/B                       |  ^   | RF_RdEn                                           | NOR2X2M   | 0.000 |   1.058 |   16.669 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/Y                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | NOR2X2M   | 0.232 |   1.290 |   16.902 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/A0                     |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | OAI21X1M  | 0.000 |   1.290 |   16.902 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/Y                      |  ^   | RF_Address[0]                                     | OAI21X1M  | 0.290 |   1.580 |   17.191 | 
     | FE_OFC30_RF_Address_0_/A                           |  ^   | RF_Address[0]                                     | BUFX8M    | 0.000 |   1.580 |   17.192 | 
     | FE_OFC30_RF_Address_0_/Y                           |  ^   | FE_OFN30_RF_Address_0_                            | BUFX8M    | 0.701 |   2.281 |   17.893 | 
     | U0_RegFile/U290/S0                                 |  ^   | FE_OFN30_RF_Address_0_                            | MX4XLM    | 0.007 |   2.288 |   17.900 | 
     | U0_RegFile/U290/Y                                  |  v   | U0_RegFile/n466                                   | MX4XLM    | 0.592 |   2.880 |   18.491 | 
     | U0_RegFile/U540/A                                  |  v   | U0_RegFile/n466                                   | MX4XLM    | 0.000 |   2.880 |   18.491 | 
     | U0_RegFile/U540/Y                                  |  v   | U0_RegFile/N36                                    | MX4XLM    | 0.518 |   3.398 |   19.009 | 
     | U0_RegFile/U539/A0                                 |  v   | U0_RegFile/N36                                    | AO22X1M   | 0.000 |   3.398 |   19.009 | 
     | U0_RegFile/U539/Y                                  |  v   | U0_RegFile/n184                                   | AO22X1M   | 0.375 |   3.772 |   19.384 | 
     | U0_RegFile/RdData_reg[7]/D                         |  v   | U0_RegFile/n184                                   | SDFFRQX1M | 0.000 |   3.772 |   19.384 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |              |           |       |  Time   |   Time   | 
     |-----------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK      |           |       |   0.000 |  -15.612 | 
     | U27/A                       |  ^   | REF_CLK      | MX2X6M    | 0.000 |   0.000 |  -15.612 | 
     | U27/Y                       |  ^   | ref_scan_clk | MX2X6M    | 0.000 |   0.000 |  -15.612 | 
     | U0_RegFile/RdData_reg[7]/CK |  ^   | ref_scan_clk | SDFFRQX1M | 0.000 |   0.000 |  -15.612 | 
     +--------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_RegFile/RdData_reg[5]/CK 
Endpoint:   U0_RegFile/RdData_reg[5]/D                    (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.384
- Arrival Time                  3.742
= Slack Time                   15.642
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+-----------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK                                          |           |       |   0.000 |   15.642 | 
     | U27/B                                              |  ^   | SCAN_CLK                                          | MX2X6M    | 0.000 |   0.000 |   15.642 | 
     | U27/Y                                              |  ^   | ref_scan_clk                                      | MX2X6M    | 0.000 |   0.000 |   15.642 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK     |  ^   | ref_scan_clk                                      | SDFFRQX2M | 0.000 |   0.000 |   15.642 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q      |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | SDFFRQX2M | 0.466 |   0.466 |   16.108 | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | CLKINVX2M | 0.000 |   0.466 |   16.108 | 
     | A                                                  |      |                                                   |           |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | CLKINVX2M | 0.196 |   0.662 |   16.304 | 
     | Y                                                  |      |                                                   |           |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/A                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | NOR4X2M   | 0.000 |   0.663 |   16.304 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/Y                       |  ^   | RF_RdEn                                           | NOR4X2M   | 0.395 |   1.058 |   16.699 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/B                       |  ^   | RF_RdEn                                           | NOR2X2M   | 0.000 |   1.058 |   16.700 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/Y                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | NOR2X2M   | 0.232 |   1.290 |   16.932 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/A0                     |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | OAI21X1M  | 0.000 |   1.290 |   16.932 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/Y                      |  ^   | RF_Address[0]                                     | OAI21X1M  | 0.290 |   1.580 |   17.222 | 
     | FE_OFC30_RF_Address_0_/A                           |  ^   | RF_Address[0]                                     | BUFX8M    | 0.000 |   1.580 |   17.222 | 
     | FE_OFC30_RF_Address_0_/Y                           |  ^   | FE_OFN30_RF_Address_0_                            | BUFX8M    | 0.701 |   2.281 |   17.923 | 
     | U0_RegFile/U511/S0                                 |  ^   | FE_OFN30_RF_Address_0_                            | MX4X1M    | 0.016 |   2.297 |   17.939 | 
     | U0_RegFile/U511/Y                                  |  v   | U0_RegFile/n455                                   | MX4X1M    | 0.559 |   2.856 |   18.498 | 
     | U0_RegFile/U534/D                                  |  v   | U0_RegFile/n455                                   | MX4XLM    | 0.000 |   2.856 |   18.498 | 
     | U0_RegFile/U534/Y                                  |  v   | U0_RegFile/N38                                    | MX4XLM    | 0.521 |   3.377 |   19.019 | 
     | U0_RegFile/U533/A0                                 |  v   | U0_RegFile/N38                                    | AO22X1M   | 0.000 |   3.378 |   19.020 | 
     | U0_RegFile/U533/Y                                  |  v   | U0_RegFile/n182                                   | AO22X1M   | 0.365 |   3.742 |   19.384 | 
     | U0_RegFile/RdData_reg[5]/D                         |  v   | U0_RegFile/n182                                   | SDFFRQX1M | 0.000 |   3.742 |   19.384 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |              |           |       |  Time   |   Time   | 
     |-----------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK      |           |       |   0.000 |  -15.642 | 
     | U27/A                       |  ^   | REF_CLK      | MX2X6M    | 0.000 |   0.000 |  -15.642 | 
     | U27/Y                       |  ^   | ref_scan_clk | MX2X6M    | 0.000 |   0.000 |  -15.642 | 
     | U0_RegFile/RdData_reg[5]/CK |  ^   | ref_scan_clk | SDFFRQX1M | 0.000 |   0.000 |  -15.642 | 
     +--------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_RegFile/regArr_reg[7][2]/CK 
Endpoint:   U0_RegFile/regArr_reg[7][2]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.432
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.368
- Arrival Time                  3.472
= Slack Time                   15.896
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK                                          |            |       |   0.000 |   15.896 | 
     | U27/B                                              |  ^   | SCAN_CLK                                          | MX2X6M     | 0.000 |   0.000 |   15.896 | 
     | U27/Y                                              |  ^   | ref_scan_clk                                      | MX2X6M     | 0.000 |   0.000 |   15.896 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK     |  ^   | ref_scan_clk                                      | SDFFRQX2M  | 0.000 |   0.000 |   15.896 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q      |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | SDFFRQX2M  | 0.466 |   0.466 |   16.362 | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | CLKINVX2M  | 0.000 |   0.466 |   16.362 | 
     | A                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | CLKINVX2M  | 0.196 |   0.662 |   16.559 | 
     | Y                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/A                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | NOR4X2M    | 0.000 |   0.663 |   16.559 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/Y                       |  ^   | RF_RdEn                                           | NOR4X2M    | 0.395 |   1.058 |   16.954 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/B                       |  ^   | RF_RdEn                                           | NOR2X2M    | 0.000 |   1.058 |   16.954 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/Y                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | NOR2X2M    | 0.232 |   1.290 |   17.186 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/A0                     |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | OAI21X1M   | 0.000 |   1.290 |   17.186 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/Y                      |  ^   | RF_Address[0]                                     | OAI21X1M   | 0.290 |   1.580 |   17.476 | 
     | FE_OFC30_RF_Address_0_/A                           |  ^   | RF_Address[0]                                     | BUFX8M     | 0.000 |   1.580 |   17.476 | 
     | FE_OFC30_RF_Address_0_/Y                           |  ^   | FE_OFN30_RF_Address_0_                            | BUFX8M     | 0.701 |   2.281 |   18.177 | 
     | U0_RegFile/U281/A                                  |  ^   | FE_OFN30_RF_Address_0_                            | INVX2M     | 0.011 |   2.292 |   18.188 | 
     | U0_RegFile/U281/Y                                  |  v   | U0_RegFile/n506                                   | INVX2M     | 0.168 |   2.460 |   18.356 | 
     | U0_RegFile/U275/B                                  |  v   | U0_RegFile/n506                                   | NOR2BX2M   | 0.000 |   2.460 |   18.356 | 
     | U0_RegFile/U275/Y                                  |  ^   | U0_RegFile/n155                                   | NOR2BX2M   | 0.314 |   2.774 |   18.670 | 
     | U0_RegFile/U349/B                                  |  ^   | U0_RegFile/n155                                   | NAND2X2M   | 0.000 |   2.774 |   18.670 | 
     | U0_RegFile/U349/Y                                  |  v   | U0_RegFile/n165                                   | NAND2X2M   | 0.345 |   3.119 |   19.015 | 
     | U0_RegFile/U415/A1N                                |  v   | U0_RegFile/n165                                   | OAI2BB2X1M | 0.001 |   3.120 |   19.016 | 
     | U0_RegFile/U415/Y                                  |  v   | U0_RegFile/n244                                   | OAI2BB2X1M | 0.352 |   3.472 |   19.368 | 
     | U0_RegFile/regArr_reg[7][2]/D                      |  v   | U0_RegFile/n244                                   | SDFFRQX1M  | 0.000 |   3.472 |   19.368 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK      |           |       |   0.000 |  -15.896 | 
     | U27/A                          |  ^   | REF_CLK      | MX2X6M    | 0.000 |   0.000 |  -15.896 | 
     | U27/Y                          |  ^   | ref_scan_clk | MX2X6M    | 0.000 |   0.000 |  -15.896 | 
     | U0_RegFile/regArr_reg[7][2]/CK |  ^   | ref_scan_clk | SDFFRQX1M | 0.000 |   0.000 |  -15.896 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_RegFile/regArr_reg[13][6]/CK 
Endpoint:   U0_RegFile/regArr_reg[13][6]/D                (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.431
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.369
- Arrival Time                  3.470
= Slack Time                   15.899
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK                                          |            |       |   0.000 |   15.899 | 
     | U27/B                                              |  ^   | SCAN_CLK                                          | MX2X6M     | 0.000 |   0.000 |   15.899 | 
     | U27/Y                                              |  ^   | ref_scan_clk                                      | MX2X6M     | 0.000 |   0.000 |   15.899 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK     |  ^   | ref_scan_clk                                      | SDFFRQX2M  | 0.000 |   0.000 |   15.899 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q      |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | SDFFRQX2M  | 0.466 |   0.466 |   16.366 | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | CLKINVX2M  | 0.000 |   0.466 |   16.366 | 
     | A                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | CLKINVX2M  | 0.196 |   0.662 |   16.562 | 
     | Y                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/A                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | NOR4X2M    | 0.000 |   0.663 |   16.562 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/Y                       |  ^   | RF_RdEn                                           | NOR4X2M    | 0.395 |   1.058 |   16.957 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/B                       |  ^   | RF_RdEn                                           | NOR2X2M    | 0.000 |   1.058 |   16.957 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/Y                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | NOR2X2M    | 0.232 |   1.290 |   17.189 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/A0                     |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | OAI21X1M   | 0.000 |   1.290 |   17.190 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/Y                      |  ^   | RF_Address[0]                                     | OAI21X1M   | 0.290 |   1.580 |   17.479 | 
     | FE_OFC30_RF_Address_0_/A                           |  ^   | RF_Address[0]                                     | BUFX8M     | 0.000 |   1.580 |   17.479 | 
     | FE_OFC30_RF_Address_0_/Y                           |  ^   | FE_OFN30_RF_Address_0_                            | BUFX8M     | 0.701 |   2.281 |   18.180 | 
     | U0_RegFile/U281/A                                  |  ^   | FE_OFN30_RF_Address_0_                            | INVX2M     | 0.011 |   2.292 |   18.191 | 
     | U0_RegFile/U281/Y                                  |  v   | U0_RegFile/n506                                   | INVX2M     | 0.168 |   2.460 |   18.359 | 
     | U0_RegFile/U274/B                                  |  v   | U0_RegFile/n506                                   | NOR2BX2M   | 0.000 |   2.460 |   18.359 | 
     | U0_RegFile/U274/Y                                  |  ^   | U0_RegFile/n169                                   | NOR2BX2M   | 0.309 |   2.769 |   18.668 | 
     | U0_RegFile/U356/A                                  |  ^   | U0_RegFile/n169                                   | NAND2X2M   | 0.000 |   2.769 |   18.668 | 
     | U0_RegFile/U356/Y                                  |  v   | U0_RegFile/n173                                   | NAND2X2M   | 0.353 |   3.122 |   19.022 | 
     | U0_RegFile/U494/A1N                                |  v   | U0_RegFile/n173                                   | OAI2BB2X1M | 0.000 |   3.123 |   19.022 | 
     | U0_RegFile/U494/Y                                  |  v   | U0_RegFile/n296                                   | OAI2BB2X1M | 0.347 |   3.470 |   19.369 | 
     | U0_RegFile/regArr_reg[13][6]/D                     |  v   | U0_RegFile/n296                                   | SDFFRQX1M  | 0.000 |   3.470 |   19.369 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |      |              |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK      |           |       |   0.000 |  -15.899 | 
     | U27/A                           |  ^   | REF_CLK      | MX2X6M    | 0.000 |   0.000 |  -15.899 | 
     | U27/Y                           |  ^   | ref_scan_clk | MX2X6M    | 0.000 |   0.000 |  -15.899 | 
     | U0_RegFile/regArr_reg[13][6]/CK |  ^   | ref_scan_clk | SDFFRQX1M | 0.000 |   0.000 |  -15.899 | 
     +------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_RegFile/regArr_reg[7][6]/CK 
Endpoint:   U0_RegFile/regArr_reg[7][6]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.430
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.370
- Arrival Time                  3.465
= Slack Time                   15.904
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK                                          |            |       |   0.000 |   15.904 | 
     | U27/B                                              |  ^   | SCAN_CLK                                          | MX2X6M     | 0.000 |   0.000 |   15.904 | 
     | U27/Y                                              |  ^   | ref_scan_clk                                      | MX2X6M     | 0.000 |   0.000 |   15.904 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK     |  ^   | ref_scan_clk                                      | SDFFRQX2M  | 0.000 |   0.000 |   15.904 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q      |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | SDFFRQX2M  | 0.466 |   0.466 |   16.371 | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | CLKINVX2M  | 0.000 |   0.466 |   16.371 | 
     | A                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | CLKINVX2M  | 0.196 |   0.662 |   16.567 | 
     | Y                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/A                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | NOR4X2M    | 0.000 |   0.662 |   16.567 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/Y                       |  ^   | RF_RdEn                                           | NOR4X2M    | 0.395 |   1.057 |   16.962 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/B                       |  ^   | RF_RdEn                                           | NOR2X2M    | 0.000 |   1.058 |   16.962 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/Y                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | NOR2X2M    | 0.232 |   1.290 |   17.194 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/A0                     |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | OAI21X1M   | 0.000 |   1.290 |   17.195 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/Y                      |  ^   | RF_Address[0]                                     | OAI21X1M   | 0.290 |   1.580 |   17.484 | 
     | FE_OFC30_RF_Address_0_/A                           |  ^   | RF_Address[0]                                     | BUFX8M     | 0.000 |   1.580 |   17.484 | 
     | FE_OFC30_RF_Address_0_/Y                           |  ^   | FE_OFN30_RF_Address_0_                            | BUFX8M     | 0.701 |   2.281 |   18.185 | 
     | U0_RegFile/U281/A                                  |  ^   | FE_OFN30_RF_Address_0_                            | INVX2M     | 0.011 |   2.292 |   18.196 | 
     | U0_RegFile/U281/Y                                  |  v   | U0_RegFile/n506                                   | INVX2M     | 0.168 |   2.460 |   18.364 | 
     | U0_RegFile/U275/B                                  |  v   | U0_RegFile/n506                                   | NOR2BX2M   | 0.000 |   2.460 |   18.364 | 
     | U0_RegFile/U275/Y                                  |  ^   | U0_RegFile/n155                                   | NOR2BX2M   | 0.314 |   2.773 |   18.678 | 
     | U0_RegFile/U349/B                                  |  ^   | U0_RegFile/n155                                   | NAND2X2M   | 0.000 |   2.774 |   18.678 | 
     | U0_RegFile/U349/Y                                  |  v   | U0_RegFile/n165                                   | NAND2X2M   | 0.345 |   3.119 |   19.023 | 
     | U0_RegFile/U482/A1N                                |  v   | U0_RegFile/n165                                   | OAI2BB2X1M | 0.000 |   3.119 |   19.024 | 
     | U0_RegFile/U482/Y                                  |  v   | U0_RegFile/n248                                   | OAI2BB2X1M | 0.346 |   3.465 |   19.370 | 
     | U0_RegFile/regArr_reg[7][6]/D                      |  v   | U0_RegFile/n248                                   | SDFFRQX1M  | 0.000 |   3.465 |   19.370 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK      |           |       |   0.000 |  -15.904 | 
     | U27/A                          |  ^   | REF_CLK      | MX2X6M    | 0.000 |   0.000 |  -15.904 | 
     | U27/Y                          |  ^   | ref_scan_clk | MX2X6M    | 0.000 |   0.000 |  -15.904 | 
     | U0_RegFile/regArr_reg[7][6]/CK |  ^   | ref_scan_clk | SDFFRQX1M | 0.000 |   0.000 |  -15.904 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_RegFile/regArr_reg[13][5]/CK 
Endpoint:   U0_RegFile/regArr_reg[13][5]/D                (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.431
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.369
- Arrival Time                  3.464
= Slack Time                   15.905
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK                                          |            |       |   0.000 |   15.905 | 
     | U27/B                                              |  ^   | SCAN_CLK                                          | MX2X6M     | 0.000 |   0.000 |   15.905 | 
     | U27/Y                                              |  ^   | ref_scan_clk                                      | MX2X6M     | 0.000 |   0.000 |   15.905 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK     |  ^   | ref_scan_clk                                      | SDFFRQX2M  | 0.000 |   0.000 |   15.905 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q      |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | SDFFRQX2M  | 0.466 |   0.466 |   16.371 | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | CLKINVX2M  | 0.000 |   0.466 |   16.372 | 
     | A                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | CLKINVX2M  | 0.196 |   0.662 |   16.568 | 
     | Y                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/A                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | NOR4X2M    | 0.000 |   0.663 |   16.568 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/Y                       |  ^   | RF_RdEn                                           | NOR4X2M    | 0.395 |   1.058 |   16.963 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/B                       |  ^   | RF_RdEn                                           | NOR2X2M    | 0.000 |   1.058 |   16.963 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/Y                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | NOR2X2M    | 0.232 |   1.290 |   17.195 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/A0                     |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | OAI21X1M   | 0.000 |   1.290 |   17.195 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/Y                      |  ^   | RF_Address[0]                                     | OAI21X1M   | 0.290 |   1.580 |   17.485 | 
     | FE_OFC30_RF_Address_0_/A                           |  ^   | RF_Address[0]                                     | BUFX8M     | 0.000 |   1.580 |   17.485 | 
     | FE_OFC30_RF_Address_0_/Y                           |  ^   | FE_OFN30_RF_Address_0_                            | BUFX8M     | 0.701 |   2.281 |   18.186 | 
     | U0_RegFile/U281/A                                  |  ^   | FE_OFN30_RF_Address_0_                            | INVX2M     | 0.011 |   2.292 |   18.197 | 
     | U0_RegFile/U281/Y                                  |  v   | U0_RegFile/n506                                   | INVX2M     | 0.168 |   2.460 |   18.365 | 
     | U0_RegFile/U274/B                                  |  v   | U0_RegFile/n506                                   | NOR2BX2M   | 0.000 |   2.460 |   18.365 | 
     | U0_RegFile/U274/Y                                  |  ^   | U0_RegFile/n169                                   | NOR2BX2M   | 0.309 |   2.769 |   18.674 | 
     | U0_RegFile/U356/A                                  |  ^   | U0_RegFile/n169                                   | NAND2X2M   | 0.000 |   2.769 |   18.674 | 
     | U0_RegFile/U356/Y                                  |  v   | U0_RegFile/n173                                   | NAND2X2M   | 0.353 |   3.122 |   19.028 | 
     | U0_RegFile/U493/A1N                                |  v   | U0_RegFile/n173                                   | OAI2BB2X1M | 0.001 |   3.123 |   19.028 | 
     | U0_RegFile/U493/Y                                  |  v   | U0_RegFile/n295                                   | OAI2BB2X1M | 0.341 |   3.464 |   19.369 | 
     | U0_RegFile/regArr_reg[13][5]/D                     |  v   | U0_RegFile/n295                                   | SDFFRQX1M  | 0.000 |   3.464 |   19.369 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |      |              |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK      |           |       |   0.000 |  -15.905 | 
     | U27/A                           |  ^   | REF_CLK      | MX2X6M    | 0.000 |   0.000 |  -15.905 | 
     | U27/Y                           |  ^   | ref_scan_clk | MX2X6M    | 0.000 |   0.000 |  -15.905 | 
     | U0_RegFile/regArr_reg[13][5]/CK |  ^   | ref_scan_clk | SDFFRQX1M | 0.000 |   0.000 |  -15.905 | 
     +------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_RegFile/regArr_reg[13][7]/CK 
Endpoint:   U0_RegFile/regArr_reg[13][7]/D                (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.374
- Arrival Time                  3.465
= Slack Time                   15.909
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK                                          |            |       |   0.000 |   15.909 | 
     | U27/B                                              |  ^   | SCAN_CLK                                          | MX2X6M     | 0.000 |   0.000 |   15.909 | 
     | U27/Y                                              |  ^   | ref_scan_clk                                      | MX2X6M     | 0.000 |   0.000 |   15.909 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK     |  ^   | ref_scan_clk                                      | SDFFRQX2M  | 0.000 |   0.000 |   15.909 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q      |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | SDFFRQX2M  | 0.466 |   0.466 |   16.375 | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | CLKINVX2M  | 0.000 |   0.466 |   16.375 | 
     | A                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | CLKINVX2M  | 0.196 |   0.662 |   16.571 | 
     | Y                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/A                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | NOR4X2M    | 0.000 |   0.663 |   16.571 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/Y                       |  ^   | RF_RdEn                                           | NOR4X2M    | 0.395 |   1.058 |   16.966 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/B                       |  ^   | RF_RdEn                                           | NOR2X2M    | 0.000 |   1.058 |   16.966 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/Y                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | NOR2X2M    | 0.232 |   1.290 |   17.199 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/A0                     |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | OAI21X1M   | 0.000 |   1.290 |   17.199 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/Y                      |  ^   | RF_Address[0]                                     | OAI21X1M   | 0.290 |   1.580 |   17.489 | 
     | FE_OFC30_RF_Address_0_/A                           |  ^   | RF_Address[0]                                     | BUFX8M     | 0.000 |   1.580 |   17.489 | 
     | FE_OFC30_RF_Address_0_/Y                           |  ^   | FE_OFN30_RF_Address_0_                            | BUFX8M     | 0.701 |   2.281 |   18.190 | 
     | U0_RegFile/U281/A                                  |  ^   | FE_OFN30_RF_Address_0_                            | INVX2M     | 0.011 |   2.292 |   18.200 | 
     | U0_RegFile/U281/Y                                  |  v   | U0_RegFile/n506                                   | INVX2M     | 0.168 |   2.460 |   18.368 | 
     | U0_RegFile/U274/B                                  |  v   | U0_RegFile/n506                                   | NOR2BX2M   | 0.000 |   2.460 |   18.368 | 
     | U0_RegFile/U274/Y                                  |  ^   | U0_RegFile/n169                                   | NOR2BX2M   | 0.309 |   2.769 |   18.678 | 
     | U0_RegFile/U356/A                                  |  ^   | U0_RegFile/n169                                   | NAND2X2M   | 0.000 |   2.769 |   18.678 | 
     | U0_RegFile/U356/Y                                  |  v   | U0_RegFile/n173                                   | NAND2X2M   | 0.353 |   3.122 |   19.031 | 
     | U0_RegFile/U463/A1N                                |  v   | U0_RegFile/n173                                   | OAI2BB2X1M | 0.000 |   3.123 |   19.031 | 
     | U0_RegFile/U463/Y                                  |  v   | U0_RegFile/n297                                   | OAI2BB2X1M | 0.343 |   3.465 |   19.374 | 
     | U0_RegFile/regArr_reg[13][7]/D                     |  v   | U0_RegFile/n297                                   | SDFFRQX1M  | 0.000 |   3.465 |   19.374 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |      |              |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK      |           |       |   0.000 |  -15.909 | 
     | U27/A                           |  ^   | REF_CLK      | MX2X6M    | 0.000 |   0.000 |  -15.909 | 
     | U27/Y                           |  ^   | ref_scan_clk | MX2X6M    | 0.000 |   0.000 |  -15.909 | 
     | U0_RegFile/regArr_reg[13][7]/CK |  ^   | ref_scan_clk | SDFFRQX1M | 0.000 |   0.000 |  -15.909 | 
     +------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_RegFile/regArr_reg[13][0]/CK 
Endpoint:   U0_RegFile/regArr_reg[13][0]/D                (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.373
- Arrival Time                  3.464
= Slack Time                   15.909
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK                                          |            |       |   0.000 |   15.909 | 
     | U27/B                                              |  ^   | SCAN_CLK                                          | MX2X6M     | 0.000 |   0.000 |   15.909 | 
     | U27/Y                                              |  ^   | ref_scan_clk                                      | MX2X6M     | 0.000 |   0.000 |   15.909 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK     |  ^   | ref_scan_clk                                      | SDFFRQX2M  | 0.000 |   0.000 |   15.909 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q      |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | SDFFRQX2M  | 0.466 |   0.466 |   16.375 | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | CLKINVX2M  | 0.000 |   0.466 |   16.375 | 
     | A                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | CLKINVX2M  | 0.196 |   0.662 |   16.572 | 
     | Y                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/A                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | NOR4X2M    | 0.000 |   0.663 |   16.572 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/Y                       |  ^   | RF_RdEn                                           | NOR4X2M    | 0.395 |   1.058 |   16.967 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/B                       |  ^   | RF_RdEn                                           | NOR2X2M    | 0.000 |   1.058 |   16.967 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/Y                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | NOR2X2M    | 0.232 |   1.290 |   17.199 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/A0                     |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | OAI21X1M   | 0.000 |   1.290 |   17.199 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/Y                      |  ^   | RF_Address[0]                                     | OAI21X1M   | 0.290 |   1.580 |   17.489 | 
     | FE_OFC30_RF_Address_0_/A                           |  ^   | RF_Address[0]                                     | BUFX8M     | 0.000 |   1.580 |   17.489 | 
     | FE_OFC30_RF_Address_0_/Y                           |  ^   | FE_OFN30_RF_Address_0_                            | BUFX8M     | 0.701 |   2.281 |   18.190 | 
     | U0_RegFile/U281/A                                  |  ^   | FE_OFN30_RF_Address_0_                            | INVX2M     | 0.011 |   2.292 |   18.201 | 
     | U0_RegFile/U281/Y                                  |  v   | U0_RegFile/n506                                   | INVX2M     | 0.168 |   2.460 |   18.369 | 
     | U0_RegFile/U274/B                                  |  v   | U0_RegFile/n506                                   | NOR2BX2M   | 0.000 |   2.460 |   18.369 | 
     | U0_RegFile/U274/Y                                  |  ^   | U0_RegFile/n169                                   | NOR2BX2M   | 0.309 |   2.769 |   18.678 | 
     | U0_RegFile/U356/A                                  |  ^   | U0_RegFile/n169                                   | NAND2X2M   | 0.000 |   2.769 |   18.678 | 
     | U0_RegFile/U356/Y                                  |  v   | U0_RegFile/n173                                   | NAND2X2M   | 0.353 |   3.122 |   19.031 | 
     | U0_RegFile/U391/A1N                                |  v   | U0_RegFile/n173                                   | OAI2BB2X1M | 0.001 |   3.124 |   19.033 | 
     | U0_RegFile/U391/Y                                  |  v   | U0_RegFile/n290                                   | OAI2BB2X1M | 0.340 |   3.464 |   19.373 | 
     | U0_RegFile/regArr_reg[13][0]/D                     |  v   | U0_RegFile/n290                                   | SDFFRQX1M  | 0.000 |   3.464 |   19.373 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |      |              |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK      |           |       |   0.000 |  -15.909 | 
     | U27/A                           |  ^   | REF_CLK      | MX2X6M    | 0.000 |   0.000 |  -15.909 | 
     | U27/Y                           |  ^   | ref_scan_clk | MX2X6M    | 0.000 |   0.000 |  -15.909 | 
     | U0_RegFile/regArr_reg[13][0]/CK |  ^   | ref_scan_clk | SDFFRQX1M | 0.000 |   0.000 |  -15.909 | 
     +------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_RegFile/regArr_reg[9][6]/CK 
Endpoint:   U0_RegFile/regArr_reg[9][6]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.428
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.372
- Arrival Time                  3.461
= Slack Time                   15.911
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK                                          |            |       |   0.000 |   15.911 | 
     | U27/B                                              |  ^   | SCAN_CLK                                          | MX2X6M     | 0.000 |   0.000 |   15.911 | 
     | U27/Y                                              |  ^   | ref_scan_clk                                      | MX2X6M     | 0.000 |   0.000 |   15.911 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK     |  ^   | ref_scan_clk                                      | SDFFRQX2M  | 0.000 |   0.000 |   15.911 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q      |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | SDFFRQX2M  | 0.466 |   0.466 |   16.377 | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | CLKINVX2M  | 0.000 |   0.466 |   16.377 | 
     | A                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | CLKINVX2M  | 0.196 |   0.662 |   16.573 | 
     | Y                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/A                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | NOR4X2M    | 0.000 |   0.663 |   16.573 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/Y                       |  ^   | RF_RdEn                                           | NOR4X2M    | 0.395 |   1.058 |   16.968 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/B                       |  ^   | RF_RdEn                                           | NOR2X2M    | 0.000 |   1.058 |   16.968 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/Y                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | NOR2X2M    | 0.232 |   1.290 |   17.201 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/A0                     |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | OAI21X1M   | 0.000 |   1.290 |   17.201 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/Y                      |  ^   | RF_Address[0]                                     | OAI21X1M   | 0.290 |   1.580 |   17.490 | 
     | FE_OFC30_RF_Address_0_/A                           |  ^   | RF_Address[0]                                     | BUFX8M     | 0.000 |   1.580 |   17.491 | 
     | FE_OFC30_RF_Address_0_/Y                           |  ^   | FE_OFN30_RF_Address_0_                            | BUFX8M     | 0.701 |   2.281 |   18.192 | 
     | U0_RegFile/U281/A                                  |  ^   | FE_OFN30_RF_Address_0_                            | INVX2M     | 0.011 |   2.292 |   18.202 | 
     | U0_RegFile/U281/Y                                  |  v   | U0_RegFile/n506                                   | INVX2M     | 0.168 |   2.460 |   18.370 | 
     | U0_RegFile/U274/B                                  |  v   | U0_RegFile/n506                                   | NOR2BX2M   | 0.000 |   2.460 |   18.370 | 
     | U0_RegFile/U274/Y                                  |  ^   | U0_RegFile/n169                                   | NOR2BX2M   | 0.309 |   2.769 |   18.680 | 
     | U0_RegFile/U352/A                                  |  ^   | U0_RegFile/n169                                   | NAND2X2M   | 0.000 |   2.769 |   18.680 | 
     | U0_RegFile/U352/Y                                  |  v   | U0_RegFile/n168                                   | NAND2X2M   | 0.352 |   3.122 |   19.032 | 
     | U0_RegFile/U486/A1N                                |  v   | U0_RegFile/n168                                   | OAI2BB2X1M | 0.001 |   3.122 |   19.033 | 
     | U0_RegFile/U486/Y                                  |  v   | U0_RegFile/n264                                   | OAI2BB2X1M | 0.339 |   3.461 |   19.372 | 
     | U0_RegFile/regArr_reg[9][6]/D                      |  v   | U0_RegFile/n264                                   | SDFFRQX1M  | 0.000 |   3.461 |   19.372 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK      |           |       |   0.000 |  -15.911 | 
     | U27/A                          |  ^   | REF_CLK      | MX2X6M    | 0.000 |   0.000 |  -15.911 | 
     | U27/Y                          |  ^   | ref_scan_clk | MX2X6M    | 0.000 |   0.000 |  -15.911 | 
     | U0_RegFile/regArr_reg[9][6]/CK |  ^   | ref_scan_clk | SDFFRQX1M | 0.000 |   0.000 |  -15.911 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_RegFile/regArr_reg[15][6]/CK 
Endpoint:   U0_RegFile/regArr_reg[15][6]/D                (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.431
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.369
- Arrival Time                  3.458
= Slack Time                   15.911
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK                                          |            |       |   0.000 |   15.911 | 
     | U27/B                                              |  ^   | SCAN_CLK                                          | MX2X6M     | 0.000 |   0.000 |   15.911 | 
     | U27/Y                                              |  ^   | ref_scan_clk                                      | MX2X6M     | 0.000 |   0.000 |   15.911 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK     |  ^   | ref_scan_clk                                      | SDFFRQX2M  | 0.000 |   0.000 |   15.911 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q      |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | SDFFRQX2M  | 0.466 |   0.466 |   16.377 | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | CLKINVX2M  | 0.000 |   0.466 |   16.377 | 
     | A                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | CLKINVX2M  | 0.196 |   0.662 |   16.573 | 
     | Y                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/A                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | NOR4X2M    | 0.000 |   0.663 |   16.574 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/Y                       |  ^   | RF_RdEn                                           | NOR4X2M    | 0.395 |   1.058 |   16.969 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/B                       |  ^   | RF_RdEn                                           | NOR2X2M    | 0.000 |   1.058 |   16.969 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/Y                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | NOR2X2M    | 0.232 |   1.290 |   17.201 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/A0                     |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | OAI21X1M   | 0.000 |   1.290 |   17.201 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/Y                      |  ^   | RF_Address[0]                                     | OAI21X1M   | 0.290 |   1.580 |   17.491 | 
     | FE_OFC30_RF_Address_0_/A                           |  ^   | RF_Address[0]                                     | BUFX8M     | 0.000 |   1.580 |   17.491 | 
     | FE_OFC30_RF_Address_0_/Y                           |  ^   | FE_OFN30_RF_Address_0_                            | BUFX8M     | 0.701 |   2.281 |   18.192 | 
     | U0_RegFile/U281/A                                  |  ^   | FE_OFN30_RF_Address_0_                            | INVX2M     | 0.011 |   2.292 |   18.203 | 
     | U0_RegFile/U281/Y                                  |  v   | U0_RegFile/n506                                   | INVX2M     | 0.168 |   2.460 |   18.371 | 
     | U0_RegFile/U274/B                                  |  v   | U0_RegFile/n506                                   | NOR2BX2M   | 0.000 |   2.460 |   18.371 | 
     | U0_RegFile/U274/Y                                  |  ^   | U0_RegFile/n169                                   | NOR2BX2M   | 0.309 |   2.769 |   18.680 | 
     | U0_RegFile/U358/A                                  |  ^   | U0_RegFile/n169                                   | NAND2X2M   | 0.000 |   2.769 |   18.680 | 
     | U0_RegFile/U358/Y                                  |  v   | U0_RegFile/n176                                   | NAND2X2M   | 0.344 |   3.113 |   19.024 | 
     | U0_RegFile/U498/A1N                                |  v   | U0_RegFile/n176                                   | OAI2BB2X1M | 0.000 |   3.114 |   19.025 | 
     | U0_RegFile/U498/Y                                  |  v   | U0_RegFile/n312                                   | OAI2BB2X1M | 0.344 |   3.458 |   19.369 | 
     | U0_RegFile/regArr_reg[15][6]/D                     |  v   | U0_RegFile/n312                                   | SDFFRQX1M  | 0.000 |   3.458 |   19.369 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |      |              |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK      |           |       |   0.000 |  -15.911 | 
     | U27/A                           |  ^   | REF_CLK      | MX2X6M    | 0.000 |   0.000 |  -15.911 | 
     | U27/Y                           |  ^   | ref_scan_clk | MX2X6M    | 0.000 |   0.000 |  -15.911 | 
     | U0_RegFile/regArr_reg[15][6]/CK |  ^   | ref_scan_clk | SDFFRQX1M | 0.000 |   0.000 |  -15.911 | 
     +------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_RegFile/regArr_reg[7][4]/CK 
Endpoint:   U0_RegFile/regArr_reg[7][4]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.371
- Arrival Time                  3.457
= Slack Time                   15.913
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK                                          |            |       |   0.000 |   15.913 | 
     | U27/B                                              |  ^   | SCAN_CLK                                          | MX2X6M     | 0.000 |   0.000 |   15.913 | 
     | U27/Y                                              |  ^   | ref_scan_clk                                      | MX2X6M     | 0.000 |   0.000 |   15.913 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK     |  ^   | ref_scan_clk                                      | SDFFRQX2M  | 0.000 |   0.000 |   15.913 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q      |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | SDFFRQX2M  | 0.466 |   0.466 |   16.380 | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | CLKINVX2M  | 0.000 |   0.466 |   16.380 | 
     | A                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | CLKINVX2M  | 0.196 |   0.662 |   16.576 | 
     | Y                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/A                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | NOR4X2M    | 0.000 |   0.663 |   16.576 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/Y                       |  ^   | RF_RdEn                                           | NOR4X2M    | 0.395 |   1.058 |   16.971 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/B                       |  ^   | RF_RdEn                                           | NOR2X2M    | 0.000 |   1.058 |   16.971 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/Y                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | NOR2X2M    | 0.232 |   1.290 |   17.203 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/A0                     |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | OAI21X1M   | 0.000 |   1.290 |   17.204 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/Y                      |  ^   | RF_Address[0]                                     | OAI21X1M   | 0.290 |   1.580 |   17.493 | 
     | FE_OFC30_RF_Address_0_/A                           |  ^   | RF_Address[0]                                     | BUFX8M     | 0.000 |   1.580 |   17.493 | 
     | FE_OFC30_RF_Address_0_/Y                           |  ^   | FE_OFN30_RF_Address_0_                            | BUFX8M     | 0.701 |   2.281 |   18.194 | 
     | U0_RegFile/U281/A                                  |  ^   | FE_OFN30_RF_Address_0_                            | INVX2M     | 0.011 |   2.292 |   18.205 | 
     | U0_RegFile/U281/Y                                  |  v   | U0_RegFile/n506                                   | INVX2M     | 0.168 |   2.460 |   18.373 | 
     | U0_RegFile/U275/B                                  |  v   | U0_RegFile/n506                                   | NOR2BX2M   | 0.000 |   2.460 |   18.373 | 
     | U0_RegFile/U275/Y                                  |  ^   | U0_RegFile/n155                                   | NOR2BX2M   | 0.314 |   2.774 |   18.687 | 
     | U0_RegFile/U349/B                                  |  ^   | U0_RegFile/n155                                   | NAND2X2M   | 0.000 |   2.774 |   18.687 | 
     | U0_RegFile/U349/Y                                  |  v   | U0_RegFile/n165                                   | NAND2X2M   | 0.345 |   3.119 |   19.032 | 
     | U0_RegFile/U439/A1N                                |  v   | U0_RegFile/n165                                   | OAI2BB2X1M | 0.001 |   3.120 |   19.033 | 
     | U0_RegFile/U439/Y                                  |  v   | U0_RegFile/n246                                   | OAI2BB2X1M | 0.337 |   3.457 |   19.371 | 
     | U0_RegFile/regArr_reg[7][4]/D                      |  v   | U0_RegFile/n246                                   | SDFFRQX1M  | 0.000 |   3.457 |   19.371 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK      |           |       |   0.000 |  -15.913 | 
     | U27/A                          |  ^   | REF_CLK      | MX2X6M    | 0.000 |   0.000 |  -15.913 | 
     | U27/Y                          |  ^   | ref_scan_clk | MX2X6M    | 0.000 |   0.000 |  -15.913 | 
     | U0_RegFile/regArr_reg[7][4]/CK |  ^   | ref_scan_clk | SDFFRQX1M | 0.000 |   0.000 |  -15.913 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_RegFile/regArr_reg[13][4]/CK 
Endpoint:   U0_RegFile/regArr_reg[13][4]/D                (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.371
- Arrival Time                  3.458
= Slack Time                   15.914
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK                                          |            |       |   0.000 |   15.914 | 
     | U27/B                                              |  ^   | SCAN_CLK                                          | MX2X6M     | 0.000 |   0.000 |   15.914 | 
     | U27/Y                                              |  ^   | ref_scan_clk                                      | MX2X6M     | 0.000 |   0.000 |   15.914 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK     |  ^   | ref_scan_clk                                      | SDFFRQX2M  | 0.000 |   0.000 |   15.914 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q      |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | SDFFRQX2M  | 0.466 |   0.466 |   16.380 | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | CLKINVX2M  | 0.000 |   0.466 |   16.380 | 
     | A                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | CLKINVX2M  | 0.196 |   0.662 |   16.576 | 
     | Y                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/A                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | NOR4X2M    | 0.000 |   0.663 |   16.576 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/Y                       |  ^   | RF_RdEn                                           | NOR4X2M    | 0.395 |   1.058 |   16.971 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/B                       |  ^   | RF_RdEn                                           | NOR2X2M    | 0.000 |   1.058 |   16.972 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/Y                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | NOR2X2M    | 0.232 |   1.290 |   17.204 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/A0                     |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | OAI21X1M   | 0.000 |   1.290 |   17.204 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/Y                      |  ^   | RF_Address[0]                                     | OAI21X1M   | 0.290 |   1.580 |   17.494 | 
     | FE_OFC30_RF_Address_0_/A                           |  ^   | RF_Address[0]                                     | BUFX8M     | 0.000 |   1.580 |   17.494 | 
     | FE_OFC30_RF_Address_0_/Y                           |  ^   | FE_OFN30_RF_Address_0_                            | BUFX8M     | 0.701 |   2.281 |   18.195 | 
     | U0_RegFile/U281/A                                  |  ^   | FE_OFN30_RF_Address_0_                            | INVX2M     | 0.011 |   2.292 |   18.206 | 
     | U0_RegFile/U281/Y                                  |  v   | U0_RegFile/n506                                   | INVX2M     | 0.168 |   2.460 |   18.373 | 
     | U0_RegFile/U274/B                                  |  v   | U0_RegFile/n506                                   | NOR2BX2M   | 0.000 |   2.460 |   18.374 | 
     | U0_RegFile/U274/Y                                  |  ^   | U0_RegFile/n169                                   | NOR2BX2M   | 0.309 |   2.769 |   18.683 | 
     | U0_RegFile/U356/A                                  |  ^   | U0_RegFile/n169                                   | NAND2X2M   | 0.000 |   2.769 |   18.683 | 
     | U0_RegFile/U356/Y                                  |  v   | U0_RegFile/n173                                   | NAND2X2M   | 0.353 |   3.122 |   19.036 | 
     | U0_RegFile/U449/A1N                                |  v   | U0_RegFile/n173                                   | OAI2BB2X1M | 0.001 |   3.124 |   19.037 | 
     | U0_RegFile/U449/Y                                  |  v   | U0_RegFile/n294                                   | OAI2BB2X1M | 0.334 |   3.458 |   19.371 | 
     | U0_RegFile/regArr_reg[13][4]/D                     |  v   | U0_RegFile/n294                                   | SDFFRQX1M  | 0.000 |   3.458 |   19.371 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |      |              |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK      |           |       |   0.000 |  -15.914 | 
     | U27/A                           |  ^   | REF_CLK      | MX2X6M    | 0.000 |   0.000 |  -15.914 | 
     | U27/Y                           |  ^   | ref_scan_clk | MX2X6M    | 0.000 |   0.000 |  -15.914 | 
     | U0_RegFile/regArr_reg[13][4]/CK |  ^   | ref_scan_clk | SDFFRQX1M | 0.000 |   0.000 |  -15.914 | 
     +------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_RegFile/regArr_reg[7][5]/CK 
Endpoint:   U0_RegFile/regArr_reg[7][5]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.371
- Arrival Time                  3.456
= Slack Time                   15.915
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK                                          |            |       |   0.000 |   15.915 | 
     | U27/B                                              |  ^   | SCAN_CLK                                          | MX2X6M     | 0.000 |   0.000 |   15.915 | 
     | U27/Y                                              |  ^   | ref_scan_clk                                      | MX2X6M     | 0.000 |   0.000 |   15.915 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK     |  ^   | ref_scan_clk                                      | SDFFRQX2M  | 0.000 |   0.000 |   15.915 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q      |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | SDFFRQX2M  | 0.466 |   0.466 |   16.381 | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | CLKINVX2M  | 0.000 |   0.466 |   16.381 | 
     | A                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | CLKINVX2M  | 0.196 |   0.662 |   16.577 | 
     | Y                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/A                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | NOR4X2M    | 0.000 |   0.662 |   16.577 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/Y                       |  ^   | RF_RdEn                                           | NOR4X2M    | 0.395 |   1.057 |   16.972 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/B                       |  ^   | RF_RdEn                                           | NOR2X2M    | 0.000 |   1.058 |   16.972 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/Y                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | NOR2X2M    | 0.232 |   1.290 |   17.205 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/A0                     |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | OAI21X1M   | 0.000 |   1.290 |   17.205 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/Y                      |  ^   | RF_Address[0]                                     | OAI21X1M   | 0.290 |   1.580 |   17.495 | 
     | FE_OFC30_RF_Address_0_/A                           |  ^   | RF_Address[0]                                     | BUFX8M     | 0.000 |   1.580 |   17.495 | 
     | FE_OFC30_RF_Address_0_/Y                           |  ^   | FE_OFN30_RF_Address_0_                            | BUFX8M     | 0.701 |   2.281 |   18.196 | 
     | U0_RegFile/U281/A                                  |  ^   | FE_OFN30_RF_Address_0_                            | INVX2M     | 0.011 |   2.292 |   18.206 | 
     | U0_RegFile/U281/Y                                  |  v   | U0_RegFile/n506                                   | INVX2M     | 0.168 |   2.460 |   18.374 | 
     | U0_RegFile/U275/B                                  |  v   | U0_RegFile/n506                                   | NOR2BX2M   | 0.000 |   2.460 |   18.374 | 
     | U0_RegFile/U275/Y                                  |  ^   | U0_RegFile/n155                                   | NOR2BX2M   | 0.314 |   2.774 |   18.688 | 
     | U0_RegFile/U349/B                                  |  ^   | U0_RegFile/n155                                   | NAND2X2M   | 0.000 |   2.774 |   18.688 | 
     | U0_RegFile/U349/Y                                  |  v   | U0_RegFile/n165                                   | NAND2X2M   | 0.345 |   3.119 |   19.034 | 
     | U0_RegFile/U481/A1N                                |  v   | U0_RegFile/n165                                   | OAI2BB2X1M | 0.001 |   3.120 |   19.034 | 
     | U0_RegFile/U481/Y                                  |  v   | U0_RegFile/n247                                   | OAI2BB2X1M | 0.336 |   3.456 |   19.371 | 
     | U0_RegFile/regArr_reg[7][5]/D                      |  v   | U0_RegFile/n247                                   | SDFFRQX1M  | 0.000 |   3.456 |   19.371 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK      |           |       |   0.000 |  -15.915 | 
     | U27/A                          |  ^   | REF_CLK      | MX2X6M    | 0.000 |   0.000 |  -15.915 | 
     | U27/Y                          |  ^   | ref_scan_clk | MX2X6M    | 0.000 |   0.000 |  -15.915 | 
     | U0_RegFile/regArr_reg[7][5]/CK |  ^   | ref_scan_clk | SDFFRQX1M | 0.000 |   0.000 |  -15.915 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_RegFile/regArr_reg[3][3]/CK 
Endpoint:   U0_RegFile/regArr_reg[3][3]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.456
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.344
- Arrival Time                  3.429
= Slack Time                   15.916
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK                                          |            |       |   0.000 |   15.916 | 
     | U27/B                                              |  ^   | SCAN_CLK                                          | MX2X6M     | 0.000 |   0.000 |   15.916 | 
     | U27/Y                                              |  ^   | ref_scan_clk                                      | MX2X6M     | 0.000 |   0.000 |   15.916 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK     |  ^   | ref_scan_clk                                      | SDFFRQX2M  | 0.000 |   0.000 |   15.916 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q      |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | SDFFRQX2M  | 0.466 |   0.466 |   16.382 | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | CLKINVX2M  | 0.000 |   0.466 |   16.382 | 
     | A                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | CLKINVX2M  | 0.196 |   0.662 |   16.578 | 
     | Y                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/A                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | NOR4X2M    | 0.000 |   0.662 |   16.578 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/Y                       |  ^   | RF_RdEn                                           | NOR4X2M    | 0.395 |   1.057 |   16.973 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/B                       |  ^   | RF_RdEn                                           | NOR2X2M    | 0.000 |   1.058 |   16.973 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/Y                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | NOR2X2M    | 0.232 |   1.290 |   17.206 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/A0                     |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | OAI21X1M   | 0.000 |   1.290 |   17.206 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/Y                      |  ^   | RF_Address[0]                                     | OAI21X1M   | 0.290 |   1.580 |   17.496 | 
     | FE_OFC30_RF_Address_0_/A                           |  ^   | RF_Address[0]                                     | BUFX8M     | 0.000 |   1.580 |   17.496 | 
     | FE_OFC30_RF_Address_0_/Y                           |  ^   | FE_OFN30_RF_Address_0_                            | BUFX8M     | 0.701 |   2.281 |   18.197 | 
     | U0_RegFile/U281/A                                  |  ^   | FE_OFN30_RF_Address_0_                            | INVX2M     | 0.011 |   2.292 |   18.207 | 
     | U0_RegFile/U281/Y                                  |  v   | U0_RegFile/n506                                   | INVX2M     | 0.168 |   2.460 |   18.375 | 
     | U0_RegFile/U275/B                                  |  v   | U0_RegFile/n506                                   | NOR2BX2M   | 0.000 |   2.460 |   18.375 | 
     | U0_RegFile/U275/Y                                  |  ^   | U0_RegFile/n155                                   | NOR2BX2M   | 0.314 |   2.774 |   18.689 | 
     | U0_RegFile/U361/B                                  |  ^   | U0_RegFile/n155                                   | NAND2X2M   | 0.000 |   2.774 |   18.689 | 
     | U0_RegFile/U361/Y                                  |  v   | U0_RegFile/n158                                   | NAND2X2M   | 0.327 |   3.101 |   19.017 | 
     | U0_RegFile/U500/A1N                                |  v   | U0_RegFile/n158                                   | OAI2BB2X1M | 0.001 |   3.102 |   19.017 | 
     | U0_RegFile/U500/Y                                  |  v   | U0_RegFile/n213                                   | OAI2BB2X1M | 0.327 |   3.429 |   19.344 | 
     | U0_RegFile/regArr_reg[3][3]/D                      |  v   | U0_RegFile/n213                                   | SDFFSQX2M  | 0.000 |   3.429 |   19.344 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK      |           |       |   0.000 |  -15.916 | 
     | U27/A                          |  ^   | REF_CLK      | MX2X6M    | 0.000 |   0.000 |  -15.916 | 
     | U27/Y                          |  ^   | ref_scan_clk | MX2X6M    | 0.000 |   0.000 |  -15.916 | 
     | U0_RegFile/regArr_reg[3][3]/CK |  ^   | ref_scan_clk | SDFFSQX2M | 0.000 |   0.000 |  -15.916 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_RegFile/regArr_reg[9][3]/CK 
Endpoint:   U0_RegFile/regArr_reg[9][3]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.428
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.372
- Arrival Time                  3.455
= Slack Time                   15.917
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK                                          |            |       |   0.000 |   15.917 | 
     | U27/B                                              |  ^   | SCAN_CLK                                          | MX2X6M     | 0.000 |   0.000 |   15.917 | 
     | U27/Y                                              |  ^   | ref_scan_clk                                      | MX2X6M     | 0.000 |   0.000 |   15.917 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK     |  ^   | ref_scan_clk                                      | SDFFRQX2M  | 0.000 |   0.000 |   15.917 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q      |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | SDFFRQX2M  | 0.466 |   0.466 |   16.383 | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | CLKINVX2M  | 0.000 |   0.466 |   16.383 | 
     | A                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | CLKINVX2M  | 0.196 |   0.662 |   16.579 | 
     | Y                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/A                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | NOR4X2M    | 0.000 |   0.663 |   16.579 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/Y                       |  ^   | RF_RdEn                                           | NOR4X2M    | 0.395 |   1.058 |   16.974 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/B                       |  ^   | RF_RdEn                                           | NOR2X2M    | 0.000 |   1.058 |   16.975 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/Y                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | NOR2X2M    | 0.232 |   1.290 |   17.207 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/A0                     |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | OAI21X1M   | 0.000 |   1.290 |   17.207 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/Y                      |  ^   | RF_Address[0]                                     | OAI21X1M   | 0.290 |   1.580 |   17.497 | 
     | FE_OFC30_RF_Address_0_/A                           |  ^   | RF_Address[0]                                     | BUFX8M     | 0.000 |   1.580 |   17.497 | 
     | FE_OFC30_RF_Address_0_/Y                           |  ^   | FE_OFN30_RF_Address_0_                            | BUFX8M     | 0.701 |   2.281 |   18.198 | 
     | U0_RegFile/U281/A                                  |  ^   | FE_OFN30_RF_Address_0_                            | INVX2M     | 0.011 |   2.292 |   18.209 | 
     | U0_RegFile/U281/Y                                  |  v   | U0_RegFile/n506                                   | INVX2M     | 0.168 |   2.460 |   18.377 | 
     | U0_RegFile/U274/B                                  |  v   | U0_RegFile/n506                                   | NOR2BX2M   | 0.000 |   2.460 |   18.377 | 
     | U0_RegFile/U274/Y                                  |  ^   | U0_RegFile/n169                                   | NOR2BX2M   | 0.309 |   2.769 |   18.686 | 
     | U0_RegFile/U352/A                                  |  ^   | U0_RegFile/n169                                   | NAND2X2M   | 0.000 |   2.769 |   18.686 | 
     | U0_RegFile/U352/Y                                  |  v   | U0_RegFile/n168                                   | NAND2X2M   | 0.352 |   3.122 |   19.038 | 
     | U0_RegFile/U423/A1N                                |  v   | U0_RegFile/n168                                   | OAI2BB2X1M | 0.001 |   3.122 |   19.039 | 
     | U0_RegFile/U423/Y                                  |  v   | U0_RegFile/n261                                   | OAI2BB2X1M | 0.333 |   3.455 |   19.372 | 
     | U0_RegFile/regArr_reg[9][3]/D                      |  v   | U0_RegFile/n261                                   | SDFFRQX1M  | 0.000 |   3.455 |   19.372 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK      |           |       |   0.000 |  -15.917 | 
     | U27/A                          |  ^   | REF_CLK      | MX2X6M    | 0.000 |   0.000 |  -15.917 | 
     | U27/Y                          |  ^   | ref_scan_clk | MX2X6M    | 0.000 |   0.000 |  -15.917 | 
     | U0_RegFile/regArr_reg[9][3]/CK |  ^   | ref_scan_clk | SDFFRQX1M | 0.000 |   0.000 |  -15.917 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_RegFile/regArr_reg[9][7]/CK 
Endpoint:   U0_RegFile/regArr_reg[9][7]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.376
- Arrival Time                  3.458
= Slack Time                   15.917
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK                                          |            |       |   0.000 |   15.917 | 
     | U27/B                                              |  ^   | SCAN_CLK                                          | MX2X6M     | 0.000 |   0.000 |   15.917 | 
     | U27/Y                                              |  ^   | ref_scan_clk                                      | MX2X6M     | 0.000 |   0.000 |   15.917 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK     |  ^   | ref_scan_clk                                      | SDFFRQX2M  | 0.000 |   0.000 |   15.917 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q      |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | SDFFRQX2M  | 0.466 |   0.466 |   16.383 | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | CLKINVX2M  | 0.000 |   0.466 |   16.384 | 
     | A                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | CLKINVX2M  | 0.196 |   0.662 |   16.580 | 
     | Y                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/A                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | NOR4X2M    | 0.000 |   0.662 |   16.580 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/Y                       |  ^   | RF_RdEn                                           | NOR4X2M    | 0.395 |   1.057 |   16.975 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/B                       |  ^   | RF_RdEn                                           | NOR2X2M    | 0.000 |   1.058 |   16.975 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/Y                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | NOR2X2M    | 0.232 |   1.290 |   17.207 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/A0                     |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | OAI21X1M   | 0.000 |   1.290 |   17.207 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/Y                      |  ^   | RF_Address[0]                                     | OAI21X1M   | 0.290 |   1.580 |   17.497 | 
     | FE_OFC30_RF_Address_0_/A                           |  ^   | RF_Address[0]                                     | BUFX8M     | 0.000 |   1.580 |   17.497 | 
     | FE_OFC30_RF_Address_0_/Y                           |  ^   | FE_OFN30_RF_Address_0_                            | BUFX8M     | 0.701 |   2.281 |   18.198 | 
     | U0_RegFile/U281/A                                  |  ^   | FE_OFN30_RF_Address_0_                            | INVX2M     | 0.011 |   2.292 |   18.209 | 
     | U0_RegFile/U281/Y                                  |  v   | U0_RegFile/n506                                   | INVX2M     | 0.168 |   2.460 |   18.377 | 
     | U0_RegFile/U274/B                                  |  v   | U0_RegFile/n506                                   | NOR2BX2M   | 0.000 |   2.460 |   18.377 | 
     | U0_RegFile/U274/Y                                  |  ^   | U0_RegFile/n169                                   | NOR2BX2M   | 0.309 |   2.769 |   18.686 | 
     | U0_RegFile/U352/A                                  |  ^   | U0_RegFile/n169                                   | NAND2X2M   | 0.000 |   2.769 |   18.686 | 
     | U0_RegFile/U352/Y                                  |  v   | U0_RegFile/n168                                   | NAND2X2M   | 0.352 |   3.122 |   19.039 | 
     | U0_RegFile/U460/A1N                                |  v   | U0_RegFile/n168                                   | OAI2BB2X1M | 0.000 |   3.122 |   19.039 | 
     | U0_RegFile/U460/Y                                  |  v   | U0_RegFile/n265                                   | OAI2BB2X1M | 0.336 |   3.458 |   19.376 | 
     | U0_RegFile/regArr_reg[9][7]/D                      |  v   | U0_RegFile/n265                                   | SDFFRQX1M  | 0.000 |   3.458 |   19.376 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK      |           |       |   0.000 |  -15.917 | 
     | U27/A                          |  ^   | REF_CLK      | MX2X6M    | 0.000 |   0.000 |  -15.917 | 
     | U27/Y                          |  ^   | ref_scan_clk | MX2X6M    | 0.000 |   0.000 |  -15.917 | 
     | U0_RegFile/regArr_reg[9][7]/CK |  ^   | ref_scan_clk | SDFFRQX1M | 0.000 |   0.000 |  -15.917 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_RegFile/regArr_reg[7][3]/CK 
Endpoint:   U0_RegFile/regArr_reg[7][3]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.428
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.372
- Arrival Time                  3.454
= Slack Time                   15.919
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK                                          |            |       |   0.000 |   15.919 | 
     | U27/B                                              |  ^   | SCAN_CLK                                          | MX2X6M     | 0.000 |   0.000 |   15.919 | 
     | U27/Y                                              |  ^   | ref_scan_clk                                      | MX2X6M     | 0.000 |   0.000 |   15.919 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK     |  ^   | ref_scan_clk                                      | SDFFRQX2M  | 0.000 |   0.000 |   15.919 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q      |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | SDFFRQX2M  | 0.466 |   0.466 |   16.385 | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | CLKINVX2M  | 0.000 |   0.466 |   16.385 | 
     | A                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | CLKINVX2M  | 0.196 |   0.662 |   16.581 | 
     | Y                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/A                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | NOR4X2M    | 0.000 |   0.662 |   16.581 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/Y                       |  ^   | RF_RdEn                                           | NOR4X2M    | 0.395 |   1.057 |   16.976 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/B                       |  ^   | RF_RdEn                                           | NOR2X2M    | 0.000 |   1.058 |   16.976 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/Y                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | NOR2X2M    | 0.232 |   1.290 |   17.209 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/A0                     |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | OAI21X1M   | 0.000 |   1.290 |   17.209 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/Y                      |  ^   | RF_Address[0]                                     | OAI21X1M   | 0.290 |   1.580 |   17.498 | 
     | FE_OFC30_RF_Address_0_/A                           |  ^   | RF_Address[0]                                     | BUFX8M     | 0.000 |   1.580 |   17.499 | 
     | FE_OFC30_RF_Address_0_/Y                           |  ^   | FE_OFN30_RF_Address_0_                            | BUFX8M     | 0.701 |   2.281 |   18.200 | 
     | U0_RegFile/U281/A                                  |  ^   | FE_OFN30_RF_Address_0_                            | INVX2M     | 0.011 |   2.292 |   18.210 | 
     | U0_RegFile/U281/Y                                  |  v   | U0_RegFile/n506                                   | INVX2M     | 0.168 |   2.460 |   18.378 | 
     | U0_RegFile/U275/B                                  |  v   | U0_RegFile/n506                                   | NOR2BX2M   | 0.000 |   2.460 |   18.378 | 
     | U0_RegFile/U275/Y                                  |  ^   | U0_RegFile/n155                                   | NOR2BX2M   | 0.314 |   2.773 |   18.692 | 
     | U0_RegFile/U349/B                                  |  ^   | U0_RegFile/n155                                   | NAND2X2M   | 0.000 |   2.774 |   18.692 | 
     | U0_RegFile/U349/Y                                  |  v   | U0_RegFile/n165                                   | NAND2X2M   | 0.345 |   3.119 |   19.038 | 
     | U0_RegFile/U416/A1N                                |  v   | U0_RegFile/n165                                   | OAI2BB2X1M | 0.001 |   3.120 |   19.039 | 
     | U0_RegFile/U416/Y                                  |  v   | U0_RegFile/n245                                   | OAI2BB2X1M | 0.333 |   3.454 |   19.372 | 
     | U0_RegFile/regArr_reg[7][3]/D                      |  v   | U0_RegFile/n245                                   | SDFFRQX1M  | 0.000 |   3.454 |   19.372 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK      |           |       |   0.000 |  -15.919 | 
     | U27/A                          |  ^   | REF_CLK      | MX2X6M    | 0.000 |   0.000 |  -15.919 | 
     | U27/Y                          |  ^   | ref_scan_clk | MX2X6M    | 0.000 |   0.000 |  -15.919 | 
     | U0_RegFile/regArr_reg[7][3]/CK |  ^   | ref_scan_clk | SDFFRQX1M | 0.000 |   0.000 |  -15.919 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_RegFile/regArr_reg[5][7]/CK 
Endpoint:   U0_RegFile/regArr_reg[5][7]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.373
- Arrival Time                  3.454
= Slack Time                   15.919
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK                                          |            |       |   0.000 |   15.919 | 
     | U27/B                                              |  ^   | SCAN_CLK                                          | MX2X6M     | 0.000 |   0.000 |   15.919 | 
     | U27/Y                                              |  ^   | ref_scan_clk                                      | MX2X6M     | 0.000 |   0.000 |   15.919 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK     |  ^   | ref_scan_clk                                      | SDFFRQX2M  | 0.000 |   0.000 |   15.919 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q      |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | SDFFRQX2M  | 0.466 |   0.466 |   16.385 | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | CLKINVX2M  | 0.000 |   0.466 |   16.385 | 
     | A                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | CLKINVX2M  | 0.196 |   0.662 |   16.581 | 
     | Y                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/A                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | NOR4X2M    | 0.000 |   0.663 |   16.581 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/Y                       |  ^   | RF_RdEn                                           | NOR4X2M    | 0.395 |   1.058 |   16.976 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/B                       |  ^   | RF_RdEn                                           | NOR2X2M    | 0.000 |   1.058 |   16.977 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/Y                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | NOR2X2M    | 0.232 |   1.290 |   17.209 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/A0                     |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | OAI21X1M   | 0.000 |   1.290 |   17.209 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/Y                      |  ^   | RF_Address[0]                                     | OAI21X1M   | 0.290 |   1.580 |   17.499 | 
     | FE_OFC30_RF_Address_0_/A                           |  ^   | RF_Address[0]                                     | BUFX8M     | 0.000 |   1.580 |   17.499 | 
     | FE_OFC30_RF_Address_0_/Y                           |  ^   | FE_OFN30_RF_Address_0_                            | BUFX8M     | 0.701 |   2.281 |   18.200 | 
     | U0_RegFile/U281/A                                  |  ^   | FE_OFN30_RF_Address_0_                            | INVX2M     | 0.011 |   2.292 |   18.211 | 
     | U0_RegFile/U281/Y                                  |  v   | U0_RegFile/n506                                   | INVX2M     | 0.168 |   2.460 |   18.379 | 
     | U0_RegFile/U275/B                                  |  v   | U0_RegFile/n506                                   | NOR2BX2M   | 0.000 |   2.460 |   18.379 | 
     | U0_RegFile/U275/Y                                  |  ^   | U0_RegFile/n155                                   | NOR2BX2M   | 0.314 |   2.774 |   18.692 | 
     | U0_RegFile/U347/B                                  |  ^   | U0_RegFile/n155                                   | NAND2X2M   | 0.000 |   2.774 |   18.693 | 
     | U0_RegFile/U347/Y                                  |  v   | U0_RegFile/n161                                   | NAND2X2M   | 0.336 |   3.109 |   19.028 | 
     | U0_RegFile/U437/A1N                                |  v   | U0_RegFile/n161                                   | OAI2BB2X1M | 0.000 |   3.110 |   19.029 | 
     | U0_RegFile/U437/Y                                  |  v   | U0_RegFile/n233                                   | OAI2BB2X1M | 0.344 |   3.454 |   19.373 | 
     | U0_RegFile/regArr_reg[5][7]/D                      |  v   | U0_RegFile/n233                                   | SDFFRQX1M  | 0.000 |   3.454 |   19.373 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK      |           |       |   0.000 |  -15.919 | 
     | U27/A                          |  ^   | REF_CLK      | MX2X6M    | 0.000 |   0.000 |  -15.919 | 
     | U27/Y                          |  ^   | ref_scan_clk | MX2X6M    | 0.000 |   0.000 |  -15.919 | 
     | U0_RegFile/regArr_reg[5][7]/CK |  ^   | ref_scan_clk | SDFFRQX1M | 0.000 |   0.000 |  -15.919 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_RegFile/regArr_reg[9][2]/CK 
Endpoint:   U0_RegFile/regArr_reg[9][2]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.374
- Arrival Time                  3.454
= Slack Time                   15.920
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK                                          |            |       |   0.000 |   15.920 | 
     | U27/B                                              |  ^   | SCAN_CLK                                          | MX2X6M     | 0.000 |   0.000 |   15.920 | 
     | U27/Y                                              |  ^   | ref_scan_clk                                      | MX2X6M     | 0.000 |   0.000 |   15.920 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK     |  ^   | ref_scan_clk                                      | SDFFRQX2M  | 0.000 |   0.000 |   15.920 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q      |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | SDFFRQX2M  | 0.466 |   0.466 |   16.386 | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | CLKINVX2M  | 0.000 |   0.466 |   16.386 | 
     | A                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | CLKINVX2M  | 0.196 |   0.662 |   16.583 | 
     | Y                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/A                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | NOR4X2M    | 0.000 |   0.663 |   16.583 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/Y                       |  ^   | RF_RdEn                                           | NOR4X2M    | 0.395 |   1.058 |   16.978 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/B                       |  ^   | RF_RdEn                                           | NOR2X2M    | 0.000 |   1.058 |   16.978 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/Y                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | NOR2X2M    | 0.232 |   1.290 |   17.210 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/A0                     |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | OAI21X1M   | 0.000 |   1.290 |   17.210 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/Y                      |  ^   | RF_Address[0]                                     | OAI21X1M   | 0.290 |   1.580 |   17.500 | 
     | FE_OFC30_RF_Address_0_/A                           |  ^   | RF_Address[0]                                     | BUFX8M     | 0.000 |   1.580 |   17.500 | 
     | FE_OFC30_RF_Address_0_/Y                           |  ^   | FE_OFN30_RF_Address_0_                            | BUFX8M     | 0.701 |   2.281 |   18.201 | 
     | U0_RegFile/U281/A                                  |  ^   | FE_OFN30_RF_Address_0_                            | INVX2M     | 0.011 |   2.292 |   18.212 | 
     | U0_RegFile/U281/Y                                  |  v   | U0_RegFile/n506                                   | INVX2M     | 0.168 |   2.460 |   18.380 | 
     | U0_RegFile/U274/B                                  |  v   | U0_RegFile/n506                                   | NOR2BX2M   | 0.000 |   2.460 |   18.380 | 
     | U0_RegFile/U274/Y                                  |  ^   | U0_RegFile/n169                                   | NOR2BX2M   | 0.309 |   2.769 |   18.689 | 
     | U0_RegFile/U352/A                                  |  ^   | U0_RegFile/n169                                   | NAND2X2M   | 0.000 |   2.769 |   18.689 | 
     | U0_RegFile/U352/Y                                  |  v   | U0_RegFile/n168                                   | NAND2X2M   | 0.352 |   3.122 |   19.042 | 
     | U0_RegFile/U422/A1N                                |  v   | U0_RegFile/n168                                   | OAI2BB2X1M | 0.000 |   3.122 |   19.042 | 
     | U0_RegFile/U422/Y                                  |  v   | U0_RegFile/n260                                   | OAI2BB2X1M | 0.332 |   3.454 |   19.374 | 
     | U0_RegFile/regArr_reg[9][2]/D                      |  v   | U0_RegFile/n260                                   | SDFFRQX1M  | 0.000 |   3.454 |   19.374 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK      |           |       |   0.000 |  -15.920 | 
     | U27/A                          |  ^   | REF_CLK      | MX2X6M    | 0.000 |   0.000 |  -15.920 | 
     | U27/Y                          |  ^   | ref_scan_clk | MX2X6M    | 0.000 |   0.000 |  -15.920 | 
     | U0_RegFile/regArr_reg[9][2]/CK |  ^   | ref_scan_clk | SDFFRQX1M | 0.000 |   0.000 |  -15.920 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_RegFile/regArr_reg[15][5]/CK 
Endpoint:   U0_RegFile/regArr_reg[15][5]/D                (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.430
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.370
- Arrival Time                  3.449
= Slack Time                   15.920
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK                                          |            |       |   0.000 |   15.920 | 
     | U27/B                                              |  ^   | SCAN_CLK                                          | MX2X6M     | 0.000 |   0.000 |   15.920 | 
     | U27/Y                                              |  ^   | ref_scan_clk                                      | MX2X6M     | 0.000 |   0.000 |   15.920 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK     |  ^   | ref_scan_clk                                      | SDFFRQX2M  | 0.000 |   0.000 |   15.920 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q      |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | SDFFRQX2M  | 0.466 |   0.466 |   16.387 | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | CLKINVX2M  | 0.000 |   0.466 |   16.387 | 
     | A                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | CLKINVX2M  | 0.196 |   0.662 |   16.583 | 
     | Y                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/A                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | NOR4X2M    | 0.000 |   0.663 |   16.583 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/Y                       |  ^   | RF_RdEn                                           | NOR4X2M    | 0.395 |   1.058 |   16.978 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/B                       |  ^   | RF_RdEn                                           | NOR2X2M    | 0.000 |   1.058 |   16.978 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/Y                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | NOR2X2M    | 0.232 |   1.290 |   17.210 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/A0                     |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | OAI21X1M   | 0.000 |   1.290 |   17.211 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/Y                      |  ^   | RF_Address[0]                                     | OAI21X1M   | 0.290 |   1.580 |   17.500 | 
     | FE_OFC30_RF_Address_0_/A                           |  ^   | RF_Address[0]                                     | BUFX8M     | 0.000 |   1.580 |   17.500 | 
     | FE_OFC30_RF_Address_0_/Y                           |  ^   | FE_OFN30_RF_Address_0_                            | BUFX8M     | 0.701 |   2.281 |   18.201 | 
     | U0_RegFile/U281/A                                  |  ^   | FE_OFN30_RF_Address_0_                            | INVX2M     | 0.011 |   2.292 |   18.212 | 
     | U0_RegFile/U281/Y                                  |  v   | U0_RegFile/n506                                   | INVX2M     | 0.168 |   2.460 |   18.380 | 
     | U0_RegFile/U274/B                                  |  v   | U0_RegFile/n506                                   | NOR2BX2M   | 0.000 |   2.460 |   18.380 | 
     | U0_RegFile/U274/Y                                  |  ^   | U0_RegFile/n169                                   | NOR2BX2M   | 0.309 |   2.769 |   18.689 | 
     | U0_RegFile/U358/A                                  |  ^   | U0_RegFile/n169                                   | NAND2X2M   | 0.000 |   2.769 |   18.689 | 
     | U0_RegFile/U358/Y                                  |  v   | U0_RegFile/n176                                   | NAND2X2M   | 0.344 |   3.113 |   19.034 | 
     | U0_RegFile/U497/A1N                                |  v   | U0_RegFile/n176                                   | OAI2BB2X1M | 0.000 |   3.114 |   19.034 | 
     | U0_RegFile/U497/Y                                  |  v   | U0_RegFile/n311                                   | OAI2BB2X1M | 0.336 |   3.449 |   19.370 | 
     | U0_RegFile/regArr_reg[15][5]/D                     |  v   | U0_RegFile/n311                                   | SDFFRQX1M  | 0.000 |   3.449 |   19.370 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |      |              |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK      |           |       |   0.000 |  -15.920 | 
     | U27/A                           |  ^   | REF_CLK      | MX2X6M    | 0.000 |   0.000 |  -15.920 | 
     | U27/Y                           |  ^   | ref_scan_clk | MX2X6M    | 0.000 |   0.000 |  -15.920 | 
     | U0_RegFile/regArr_reg[15][5]/CK |  ^   | ref_scan_clk | SDFFRQX1M | 0.000 |   0.000 |  -15.920 | 
     +------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_RegFile/regArr_reg[9][0]/CK 
Endpoint:   U0_RegFile/regArr_reg[9][0]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.375
- Arrival Time                  3.454
= Slack Time                   15.921
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK                                          |            |       |   0.000 |   15.921 | 
     | U27/B                                              |  ^   | SCAN_CLK                                          | MX2X6M     | 0.000 |   0.000 |   15.921 | 
     | U27/Y                                              |  ^   | ref_scan_clk                                      | MX2X6M     | 0.000 |   0.000 |   15.921 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK     |  ^   | ref_scan_clk                                      | SDFFRQX2M  | 0.000 |   0.000 |   15.921 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q      |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | SDFFRQX2M  | 0.466 |   0.466 |   16.387 | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | CLKINVX2M  | 0.000 |   0.466 |   16.387 | 
     | A                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | CLKINVX2M  | 0.196 |   0.662 |   16.583 | 
     | Y                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/A                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | NOR4X2M    | 0.000 |   0.663 |   16.583 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/Y                       |  ^   | RF_RdEn                                           | NOR4X2M    | 0.395 |   1.058 |   16.978 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/B                       |  ^   | RF_RdEn                                           | NOR2X2M    | 0.000 |   1.058 |   16.978 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/Y                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | NOR2X2M    | 0.232 |   1.290 |   17.211 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/A0                     |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | OAI21X1M   | 0.000 |   1.290 |   17.211 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/Y                      |  ^   | RF_Address[0]                                     | OAI21X1M   | 0.290 |   1.580 |   17.500 | 
     | FE_OFC30_RF_Address_0_/A                           |  ^   | RF_Address[0]                                     | BUFX8M     | 0.000 |   1.580 |   17.500 | 
     | FE_OFC30_RF_Address_0_/Y                           |  ^   | FE_OFN30_RF_Address_0_                            | BUFX8M     | 0.701 |   2.281 |   18.202 | 
     | U0_RegFile/U281/A                                  |  ^   | FE_OFN30_RF_Address_0_                            | INVX2M     | 0.011 |   2.292 |   18.212 | 
     | U0_RegFile/U281/Y                                  |  v   | U0_RegFile/n506                                   | INVX2M     | 0.168 |   2.460 |   18.380 | 
     | U0_RegFile/U274/B                                  |  v   | U0_RegFile/n506                                   | NOR2BX2M   | 0.000 |   2.460 |   18.380 | 
     | U0_RegFile/U274/Y                                  |  ^   | U0_RegFile/n169                                   | NOR2BX2M   | 0.309 |   2.769 |   18.689 | 
     | U0_RegFile/U352/A                                  |  ^   | U0_RegFile/n169                                   | NAND2X2M   | 0.000 |   2.769 |   18.690 | 
     | U0_RegFile/U352/Y                                  |  v   | U0_RegFile/n168                                   | NAND2X2M   | 0.352 |   3.122 |   19.042 | 
     | U0_RegFile/U387/A1N                                |  v   | U0_RegFile/n168                                   | OAI2BB2X1M | 0.000 |   3.122 |   19.043 | 
     | U0_RegFile/U387/Y                                  |  v   | U0_RegFile/n258                                   | OAI2BB2X1M | 0.332 |   3.454 |   19.375 | 
     | U0_RegFile/regArr_reg[9][0]/D                      |  v   | U0_RegFile/n258                                   | SDFFRQX1M  | 0.000 |   3.454 |   19.375 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK      |           |       |   0.000 |  -15.921 | 
     | U27/A                          |  ^   | REF_CLK      | MX2X6M    | 0.000 |   0.000 |  -15.921 | 
     | U27/Y                          |  ^   | ref_scan_clk | MX2X6M    | 0.000 |   0.000 |  -15.921 | 
     | U0_RegFile/regArr_reg[9][0]/CK |  ^   | ref_scan_clk | SDFFRQX1M | 0.000 |   0.000 |  -15.921 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_RegFile/regArr_reg[7][7]/CK 
Endpoint:   U0_RegFile/regArr_reg[7][7]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.376
- Arrival Time                  3.454
= Slack Time                   15.923
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK                                          |            |       |   0.000 |   15.923 | 
     | U27/B                                              |  ^   | SCAN_CLK                                          | MX2X6M     | 0.000 |   0.000 |   15.923 | 
     | U27/Y                                              |  ^   | ref_scan_clk                                      | MX2X6M     | 0.000 |   0.000 |   15.923 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK     |  ^   | ref_scan_clk                                      | SDFFRQX2M  | 0.000 |   0.000 |   15.923 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q      |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | SDFFRQX2M  | 0.466 |   0.466 |   16.389 | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | CLKINVX2M  | 0.000 |   0.466 |   16.389 | 
     | A                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | CLKINVX2M  | 0.196 |   0.662 |   16.585 | 
     | Y                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/A                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | NOR4X2M    | 0.000 |   0.662 |   16.585 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/Y                       |  ^   | RF_RdEn                                           | NOR4X2M    | 0.395 |   1.057 |   16.980 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/B                       |  ^   | RF_RdEn                                           | NOR2X2M    | 0.000 |   1.058 |   16.980 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/Y                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | NOR2X2M    | 0.232 |   1.290 |   17.213 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/A0                     |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | OAI21X1M   | 0.000 |   1.290 |   17.213 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/Y                      |  ^   | RF_Address[0]                                     | OAI21X1M   | 0.290 |   1.580 |   17.503 | 
     | FE_OFC30_RF_Address_0_/A                           |  ^   | RF_Address[0]                                     | BUFX8M     | 0.000 |   1.580 |   17.503 | 
     | FE_OFC30_RF_Address_0_/Y                           |  ^   | FE_OFN30_RF_Address_0_                            | BUFX8M     | 0.701 |   2.281 |   18.204 | 
     | U0_RegFile/U281/A                                  |  ^   | FE_OFN30_RF_Address_0_                            | INVX2M     | 0.011 |   2.292 |   18.214 | 
     | U0_RegFile/U281/Y                                  |  v   | U0_RegFile/n506                                   | INVX2M     | 0.168 |   2.460 |   18.382 | 
     | U0_RegFile/U275/B                                  |  v   | U0_RegFile/n506                                   | NOR2BX2M   | 0.000 |   2.460 |   18.382 | 
     | U0_RegFile/U275/Y                                  |  ^   | U0_RegFile/n155                                   | NOR2BX2M   | 0.314 |   2.774 |   18.696 | 
     | U0_RegFile/U349/B                                  |  ^   | U0_RegFile/n155                                   | NAND2X2M   | 0.000 |   2.774 |   18.696 | 
     | U0_RegFile/U349/Y                                  |  v   | U0_RegFile/n165                                   | NAND2X2M   | 0.345 |   3.119 |   19.042 | 
     | U0_RegFile/U459/A1N                                |  v   | U0_RegFile/n165                                   | OAI2BB2X1M | 0.000 |   3.119 |   19.042 | 
     | U0_RegFile/U459/Y                                  |  v   | U0_RegFile/n249                                   | OAI2BB2X1M | 0.334 |   3.454 |   19.376 | 
     | U0_RegFile/regArr_reg[7][7]/D                      |  v   | U0_RegFile/n249                                   | SDFFRQX1M  | 0.000 |   3.454 |   19.376 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK      |           |       |   0.000 |  -15.923 | 
     | U27/A                          |  ^   | REF_CLK      | MX2X6M    | 0.000 |   0.000 |  -15.923 | 
     | U27/Y                          |  ^   | ref_scan_clk | MX2X6M    | 0.000 |   0.000 |  -15.923 | 
     | U0_RegFile/regArr_reg[7][7]/CK |  ^   | ref_scan_clk | SDFFRQX1M | 0.000 |   0.000 |  -15.923 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_RegFile/regArr_reg[13][3]/CK 
Endpoint:   U0_RegFile/regArr_reg[13][3]/D                (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.374
- Arrival Time                  3.451
= Slack Time                   15.923
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK                                          |            |       |   0.000 |   15.923 | 
     | U27/B                                              |  ^   | SCAN_CLK                                          | MX2X6M     | 0.000 |   0.000 |   15.923 | 
     | U27/Y                                              |  ^   | ref_scan_clk                                      | MX2X6M     | 0.000 |   0.000 |   15.923 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK     |  ^   | ref_scan_clk                                      | SDFFRQX2M  | 0.000 |   0.000 |   15.923 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q      |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | SDFFRQX2M  | 0.466 |   0.466 |   16.390 | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | CLKINVX2M  | 0.000 |   0.466 |   16.390 | 
     | A                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | CLKINVX2M  | 0.196 |   0.662 |   16.586 | 
     | Y                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/A                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | NOR4X2M    | 0.000 |   0.662 |   16.586 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/Y                       |  ^   | RF_RdEn                                           | NOR4X2M    | 0.395 |   1.057 |   16.981 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/B                       |  ^   | RF_RdEn                                           | NOR2X2M    | 0.000 |   1.058 |   16.981 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/Y                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | NOR2X2M    | 0.232 |   1.290 |   17.213 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/A0                     |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | OAI21X1M   | 0.000 |   1.290 |   17.214 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/Y                      |  ^   | RF_Address[0]                                     | OAI21X1M   | 0.290 |   1.580 |   17.503 | 
     | FE_OFC30_RF_Address_0_/A                           |  ^   | RF_Address[0]                                     | BUFX8M     | 0.000 |   1.580 |   17.503 | 
     | FE_OFC30_RF_Address_0_/Y                           |  ^   | FE_OFN30_RF_Address_0_                            | BUFX8M     | 0.701 |   2.281 |   18.205 | 
     | U0_RegFile/U281/A                                  |  ^   | FE_OFN30_RF_Address_0_                            | INVX2M     | 0.011 |   2.292 |   18.215 | 
     | U0_RegFile/U281/Y                                  |  v   | U0_RegFile/n506                                   | INVX2M     | 0.168 |   2.460 |   18.383 | 
     | U0_RegFile/U274/B                                  |  v   | U0_RegFile/n506                                   | NOR2BX2M   | 0.000 |   2.460 |   18.383 | 
     | U0_RegFile/U274/Y                                  |  ^   | U0_RegFile/n169                                   | NOR2BX2M   | 0.309 |   2.769 |   18.692 | 
     | U0_RegFile/U356/A                                  |  ^   | U0_RegFile/n169                                   | NAND2X2M   | 0.000 |   2.769 |   18.692 | 
     | U0_RegFile/U356/Y                                  |  v   | U0_RegFile/n173                                   | NAND2X2M   | 0.353 |   3.122 |   19.046 | 
     | U0_RegFile/U430/A1N                                |  v   | U0_RegFile/n173                                   | OAI2BB2X1M | 0.001 |   3.123 |   19.047 | 
     | U0_RegFile/U430/Y                                  |  v   | U0_RegFile/n293                                   | OAI2BB2X1M | 0.327 |   3.451 |   19.374 | 
     | U0_RegFile/regArr_reg[13][3]/D                     |  v   | U0_RegFile/n293                                   | SDFFRQX1M  | 0.000 |   3.451 |   19.374 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |      |              |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK      |           |       |   0.000 |  -15.923 | 
     | U27/A                           |  ^   | REF_CLK      | MX2X6M    | 0.000 |   0.000 |  -15.923 | 
     | U27/Y                           |  ^   | ref_scan_clk | MX2X6M    | 0.000 |   0.000 |  -15.923 | 
     | U0_RegFile/regArr_reg[13][3]/CK |  ^   | ref_scan_clk | SDFFRQX1M | 0.000 |   0.000 |  -15.923 | 
     +------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_RegFile/regArr_reg[13][1]/CK 
Endpoint:   U0_RegFile/regArr_reg[13][1]/D                (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.375
- Arrival Time                  3.451
= Slack Time                   15.924
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK                                          |            |       |   0.000 |   15.924 | 
     | U27/B                                              |  ^   | SCAN_CLK                                          | MX2X6M     | 0.000 |   0.000 |   15.924 | 
     | U27/Y                                              |  ^   | ref_scan_clk                                      | MX2X6M     | 0.000 |   0.000 |   15.924 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK     |  ^   | ref_scan_clk                                      | SDFFRQX2M  | 0.000 |   0.000 |   15.924 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q      |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | SDFFRQX2M  | 0.466 |   0.466 |   16.390 | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | CLKINVX2M  | 0.000 |   0.466 |   16.390 | 
     | A                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | CLKINVX2M  | 0.196 |   0.662 |   16.586 | 
     | Y                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/A                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | NOR4X2M    | 0.000 |   0.663 |   16.586 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/Y                       |  ^   | RF_RdEn                                           | NOR4X2M    | 0.395 |   1.058 |   16.981 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/B                       |  ^   | RF_RdEn                                           | NOR2X2M    | 0.000 |   1.058 |   16.982 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/Y                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | NOR2X2M    | 0.232 |   1.290 |   17.214 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/A0                     |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | OAI21X1M   | 0.000 |   1.290 |   17.214 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/Y                      |  ^   | RF_Address[0]                                     | OAI21X1M   | 0.290 |   1.580 |   17.504 | 
     | FE_OFC30_RF_Address_0_/A                           |  ^   | RF_Address[0]                                     | BUFX8M     | 0.000 |   1.580 |   17.504 | 
     | FE_OFC30_RF_Address_0_/Y                           |  ^   | FE_OFN30_RF_Address_0_                            | BUFX8M     | 0.701 |   2.281 |   18.205 | 
     | U0_RegFile/U281/A                                  |  ^   | FE_OFN30_RF_Address_0_                            | INVX2M     | 0.011 |   2.292 |   18.216 | 
     | U0_RegFile/U281/Y                                  |  v   | U0_RegFile/n506                                   | INVX2M     | 0.168 |   2.460 |   18.384 | 
     | U0_RegFile/U274/B                                  |  v   | U0_RegFile/n506                                   | NOR2BX2M   | 0.000 |   2.460 |   18.384 | 
     | U0_RegFile/U274/Y                                  |  ^   | U0_RegFile/n169                                   | NOR2BX2M   | 0.309 |   2.769 |   18.693 | 
     | U0_RegFile/U356/A                                  |  ^   | U0_RegFile/n169                                   | NAND2X2M   | 0.000 |   2.769 |   18.693 | 
     | U0_RegFile/U356/Y                                  |  v   | U0_RegFile/n173                                   | NAND2X2M   | 0.353 |   3.122 |   19.046 | 
     | U0_RegFile/U429/A1N                                |  v   | U0_RegFile/n173                                   | OAI2BB2X1M | 0.001 |   3.124 |   19.048 | 
     | U0_RegFile/U429/Y                                  |  v   | U0_RegFile/n291                                   | OAI2BB2X1M | 0.328 |   3.451 |   19.375 | 
     | U0_RegFile/regArr_reg[13][1]/D                     |  v   | U0_RegFile/n291                                   | SDFFRQX1M  | 0.000 |   3.451 |   19.375 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |      |              |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK      |           |       |   0.000 |  -15.924 | 
     | U27/A                           |  ^   | REF_CLK      | MX2X6M    | 0.000 |   0.000 |  -15.924 | 
     | U27/Y                           |  ^   | ref_scan_clk | MX2X6M    | 0.000 |   0.000 |  -15.924 | 
     | U0_RegFile/regArr_reg[13][1]/CK |  ^   | ref_scan_clk | SDFFRQX1M | 0.000 |   0.000 |  -15.924 | 
     +------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_RegFile/regArr_reg[9][1]/CK 
Endpoint:   U0_RegFile/regArr_reg[9][1]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.375
- Arrival Time                  3.449
= Slack Time                   15.926
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK                                          |            |       |   0.000 |   15.926 | 
     | U27/B                                              |  ^   | SCAN_CLK                                          | MX2X6M     | 0.000 |   0.000 |   15.926 | 
     | U27/Y                                              |  ^   | ref_scan_clk                                      | MX2X6M     | 0.000 |   0.000 |   15.926 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK     |  ^   | ref_scan_clk                                      | SDFFRQX2M  | 0.000 |   0.000 |   15.926 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q      |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | SDFFRQX2M  | 0.466 |   0.466 |   16.392 | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | CLKINVX2M  | 0.000 |   0.466 |   16.392 | 
     | A                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | CLKINVX2M  | 0.196 |   0.662 |   16.589 | 
     | Y                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/A                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | NOR4X2M    | 0.000 |   0.662 |   16.589 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/Y                       |  ^   | RF_RdEn                                           | NOR4X2M    | 0.395 |   1.057 |   16.984 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/B                       |  ^   | RF_RdEn                                           | NOR2X2M    | 0.000 |   1.058 |   16.984 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/Y                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | NOR2X2M    | 0.232 |   1.290 |   17.216 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/A0                     |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | OAI21X1M   | 0.000 |   1.290 |   17.216 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/Y                      |  ^   | RF_Address[0]                                     | OAI21X1M   | 0.290 |   1.580 |   17.506 | 
     | FE_OFC30_RF_Address_0_/A                           |  ^   | RF_Address[0]                                     | BUFX8M     | 0.000 |   1.580 |   17.506 | 
     | FE_OFC30_RF_Address_0_/Y                           |  ^   | FE_OFN30_RF_Address_0_                            | BUFX8M     | 0.701 |   2.281 |   18.207 | 
     | U0_RegFile/U281/A                                  |  ^   | FE_OFN30_RF_Address_0_                            | INVX2M     | 0.011 |   2.292 |   18.218 | 
     | U0_RegFile/U281/Y                                  |  v   | U0_RegFile/n506                                   | INVX2M     | 0.168 |   2.460 |   18.386 | 
     | U0_RegFile/U274/B                                  |  v   | U0_RegFile/n506                                   | NOR2BX2M   | 0.000 |   2.460 |   18.386 | 
     | U0_RegFile/U274/Y                                  |  ^   | U0_RegFile/n169                                   | NOR2BX2M   | 0.309 |   2.769 |   18.695 | 
     | U0_RegFile/U352/A                                  |  ^   | U0_RegFile/n169                                   | NAND2X2M   | 0.000 |   2.769 |   18.695 | 
     | U0_RegFile/U352/Y                                  |  v   | U0_RegFile/n168                                   | NAND2X2M   | 0.352 |   3.121 |   19.048 | 
     | U0_RegFile/U421/A1N                                |  v   | U0_RegFile/n168                                   | OAI2BB2X1M | 0.000 |   3.122 |   19.048 | 
     | U0_RegFile/U421/Y                                  |  v   | U0_RegFile/n259                                   | OAI2BB2X1M | 0.327 |   3.449 |   19.375 | 
     | U0_RegFile/regArr_reg[9][1]/D                      |  v   | U0_RegFile/n259                                   | SDFFRQX1M  | 0.000 |   3.449 |   19.375 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK      |           |       |   0.000 |  -15.926 | 
     | U27/A                          |  ^   | REF_CLK      | MX2X6M    | 0.000 |   0.000 |  -15.926 | 
     | U27/Y                          |  ^   | ref_scan_clk | MX2X6M    | 0.000 |   0.000 |  -15.926 | 
     | U0_RegFile/regArr_reg[9][1]/CK |  ^   | ref_scan_clk | SDFFRQX1M | 0.000 |   0.000 |  -15.926 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_RegFile/regArr_reg[9][4]/CK 
Endpoint:   U0_RegFile/regArr_reg[9][4]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.374
- Arrival Time                  3.446
= Slack Time                   15.928
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK                                          |            |       |   0.000 |   15.928 | 
     | U27/B                                              |  ^   | SCAN_CLK                                          | MX2X6M     | 0.000 |   0.000 |   15.928 | 
     | U27/Y                                              |  ^   | ref_scan_clk                                      | MX2X6M     | 0.000 |   0.000 |   15.928 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK     |  ^   | ref_scan_clk                                      | SDFFRQX2M  | 0.000 |   0.000 |   15.928 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q      |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | SDFFRQX2M  | 0.466 |   0.466 |   16.395 | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | CLKINVX2M  | 0.000 |   0.466 |   16.395 | 
     | A                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | CLKINVX2M  | 0.196 |   0.662 |   16.591 | 
     | Y                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/A                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | NOR4X2M    | 0.000 |   0.663 |   16.591 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/Y                       |  ^   | RF_RdEn                                           | NOR4X2M    | 0.395 |   1.058 |   16.986 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/B                       |  ^   | RF_RdEn                                           | NOR2X2M    | 0.000 |   1.058 |   16.986 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/Y                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | NOR2X2M    | 0.232 |   1.290 |   17.218 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/A0                     |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | OAI21X1M   | 0.000 |   1.290 |   17.219 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/Y                      |  ^   | RF_Address[0]                                     | OAI21X1M   | 0.290 |   1.580 |   17.508 | 
     | FE_OFC30_RF_Address_0_/A                           |  ^   | RF_Address[0]                                     | BUFX8M     | 0.000 |   1.580 |   17.508 | 
     | FE_OFC30_RF_Address_0_/Y                           |  ^   | FE_OFN30_RF_Address_0_                            | BUFX8M     | 0.701 |   2.281 |   18.209 | 
     | U0_RegFile/U281/A                                  |  ^   | FE_OFN30_RF_Address_0_                            | INVX2M     | 0.011 |   2.292 |   18.220 | 
     | U0_RegFile/U281/Y                                  |  v   | U0_RegFile/n506                                   | INVX2M     | 0.168 |   2.460 |   18.388 | 
     | U0_RegFile/U274/B                                  |  v   | U0_RegFile/n506                                   | NOR2BX2M   | 0.000 |   2.460 |   18.388 | 
     | U0_RegFile/U274/Y                                  |  ^   | U0_RegFile/n169                                   | NOR2BX2M   | 0.309 |   2.769 |   18.697 | 
     | U0_RegFile/U352/A                                  |  ^   | U0_RegFile/n169                                   | NAND2X2M   | 0.000 |   2.769 |   18.697 | 
     | U0_RegFile/U352/Y                                  |  v   | U0_RegFile/n168                                   | NAND2X2M   | 0.352 |   3.122 |   19.050 | 
     | U0_RegFile/U441/A1N                                |  v   | U0_RegFile/n168                                   | OAI2BB2X1M | 0.001 |   3.122 |   19.051 | 
     | U0_RegFile/U441/Y                                  |  v   | U0_RegFile/n262                                   | OAI2BB2X1M | 0.324 |   3.446 |   19.374 | 
     | U0_RegFile/regArr_reg[9][4]/D                      |  v   | U0_RegFile/n262                                   | SDFFRQX1M  | 0.000 |   3.446 |   19.374 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK      |           |       |   0.000 |  -15.928 | 
     | U27/A                          |  ^   | REF_CLK      | MX2X6M    | 0.000 |   0.000 |  -15.928 | 
     | U27/Y                          |  ^   | ref_scan_clk | MX2X6M    | 0.000 |   0.000 |  -15.928 | 
     | U0_RegFile/regArr_reg[9][4]/CK |  ^   | ref_scan_clk | SDFFRQX1M | 0.000 |   0.000 |  -15.928 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_RegFile/regArr_reg[15][4]/CK 
Endpoint:   U0_RegFile/regArr_reg[15][4]/D                (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.371
- Arrival Time                  3.443
= Slack Time                   15.929
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK                                          |            |       |   0.000 |   15.929 | 
     | U27/B                                              |  ^   | SCAN_CLK                                          | MX2X6M     | 0.000 |   0.000 |   15.929 | 
     | U27/Y                                              |  ^   | ref_scan_clk                                      | MX2X6M     | 0.000 |   0.000 |   15.929 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK     |  ^   | ref_scan_clk                                      | SDFFRQX2M  | 0.000 |   0.000 |   15.929 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q      |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | SDFFRQX2M  | 0.466 |   0.466 |   16.395 | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | CLKINVX2M  | 0.000 |   0.466 |   16.395 | 
     | A                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | CLKINVX2M  | 0.196 |   0.662 |   16.591 | 
     | Y                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/A                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | NOR4X2M    | 0.000 |   0.663 |   16.591 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/Y                       |  ^   | RF_RdEn                                           | NOR4X2M    | 0.395 |   1.058 |   16.986 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/B                       |  ^   | RF_RdEn                                           | NOR2X2M    | 0.000 |   1.058 |   16.986 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/Y                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | NOR2X2M    | 0.232 |   1.290 |   17.219 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/A0                     |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | OAI21X1M   | 0.000 |   1.290 |   17.219 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/Y                      |  ^   | RF_Address[0]                                     | OAI21X1M   | 0.290 |   1.580 |   17.508 | 
     | FE_OFC30_RF_Address_0_/A                           |  ^   | RF_Address[0]                                     | BUFX8M     | 0.000 |   1.580 |   17.508 | 
     | FE_OFC30_RF_Address_0_/Y                           |  ^   | FE_OFN30_RF_Address_0_                            | BUFX8M     | 0.701 |   2.281 |   18.210 | 
     | U0_RegFile/U281/A                                  |  ^   | FE_OFN30_RF_Address_0_                            | INVX2M     | 0.011 |   2.292 |   18.220 | 
     | U0_RegFile/U281/Y                                  |  v   | U0_RegFile/n506                                   | INVX2M     | 0.168 |   2.460 |   18.388 | 
     | U0_RegFile/U274/B                                  |  v   | U0_RegFile/n506                                   | NOR2BX2M   | 0.000 |   2.460 |   18.388 | 
     | U0_RegFile/U274/Y                                  |  ^   | U0_RegFile/n169                                   | NOR2BX2M   | 0.309 |   2.769 |   18.697 | 
     | U0_RegFile/U358/A                                  |  ^   | U0_RegFile/n169                                   | NAND2X2M   | 0.000 |   2.769 |   18.698 | 
     | U0_RegFile/U358/Y                                  |  v   | U0_RegFile/n176                                   | NAND2X2M   | 0.344 |   3.113 |   19.042 | 
     | U0_RegFile/U466/A1N                                |  v   | U0_RegFile/n176                                   | OAI2BB2X1M | 0.001 |   3.114 |   19.042 | 
     | U0_RegFile/U466/Y                                  |  v   | U0_RegFile/n310                                   | OAI2BB2X1M | 0.329 |   3.443 |   19.371 | 
     | U0_RegFile/regArr_reg[15][4]/D                     |  v   | U0_RegFile/n310                                   | SDFFRQX1M  | 0.000 |   3.443 |   19.371 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |      |              |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK      |           |       |   0.000 |  -15.929 | 
     | U27/A                           |  ^   | REF_CLK      | MX2X6M    | 0.000 |   0.000 |  -15.929 | 
     | U27/Y                           |  ^   | ref_scan_clk | MX2X6M    | 0.000 |   0.000 |  -15.929 | 
     | U0_RegFile/regArr_reg[15][4]/CK |  ^   | ref_scan_clk | SDFFRQX1M | 0.000 |   0.000 |  -15.929 | 
     +------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/regArr_reg[7][1]/CK 
Endpoint:   U0_RegFile/regArr_reg[7][1]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.376
- Arrival Time                  3.447
= Slack Time                   15.929
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                        |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                   |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------------+------------+-------+---------+----------| 
     | SCAN_CLK                                           |  ^   | SCAN_CLK                                          |            |       |   0.000 |   15.929 | 
     | U27/B                                              |  ^   | SCAN_CLK                                          | MX2X6M     | 0.000 |   0.000 |   15.929 | 
     | U27/Y                                              |  ^   | ref_scan_clk                                      | MX2X6M     | 0.000 |   0.000 |   15.929 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK     |  ^   | ref_scan_clk                                      | SDFFRQX2M  | 0.000 |   0.000 |   15.929 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q      |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | SDFFRQX2M  | 0.466 |   0.466 |   16.395 | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1]           | CLKINVX2M  | 0.000 |   0.466 |   16.395 | 
     | A                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTC15_current_state_1_/ |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | CLKINVX2M  | 0.196 |   0.662 |   16.591 | 
     | Y                                                  |      |                                                   |            |       |         |          | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/A                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/FE_DBTN15_current_state_1_ | NOR4X2M    | 0.000 |   0.663 |   16.591 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U48/Y                       |  ^   | RF_RdEn                                           | NOR4X2M    | 0.395 |   1.058 |   16.986 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/B                       |  ^   | RF_RdEn                                           | NOR2X2M    | 0.000 |   1.058 |   16.986 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U96/Y                       |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | NOR2X2M    | 0.232 |   1.290 |   17.219 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/A0                     |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85                        | OAI21X1M   | 0.000 |   1.290 |   17.219 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U126/Y                      |  ^   | RF_Address[0]                                     | OAI21X1M   | 0.290 |   1.580 |   17.508 | 
     | FE_OFC30_RF_Address_0_/A                           |  ^   | RF_Address[0]                                     | BUFX8M     | 0.000 |   1.580 |   17.509 | 
     | FE_OFC30_RF_Address_0_/Y                           |  ^   | FE_OFN30_RF_Address_0_                            | BUFX8M     | 0.701 |   2.281 |   18.210 | 
     | U0_RegFile/U281/A                                  |  ^   | FE_OFN30_RF_Address_0_                            | INVX2M     | 0.011 |   2.292 |   18.220 | 
     | U0_RegFile/U281/Y                                  |  v   | U0_RegFile/n506                                   | INVX2M     | 0.168 |   2.460 |   18.388 | 
     | U0_RegFile/U275/B                                  |  v   | U0_RegFile/n506                                   | NOR2BX2M   | 0.000 |   2.460 |   18.388 | 
     | U0_RegFile/U275/Y                                  |  ^   | U0_RegFile/n155                                   | NOR2BX2M   | 0.314 |   2.774 |   18.702 | 
     | U0_RegFile/U349/B                                  |  ^   | U0_RegFile/n155                                   | NAND2X2M   | 0.000 |   2.774 |   18.702 | 
     | U0_RegFile/U349/Y                                  |  v   | U0_RegFile/n165                                   | NAND2X2M   | 0.345 |   3.119 |   19.048 | 
     | U0_RegFile/U414/A1N                                |  v   | U0_RegFile/n165                                   | OAI2BB2X1M | 0.001 |   3.120 |   19.049 | 
     | U0_RegFile/U414/Y                                  |  v   | U0_RegFile/n243                                   | OAI2BB2X1M | 0.327 |   3.447 |   19.376 | 
     | U0_RegFile/regArr_reg[7][1]/D                      |  v   | U0_RegFile/n243                                   | SDFFRQX1M  | 0.000 |   3.447 |   19.376 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK      |           |       |   0.000 |  -15.929 | 
     | U27/A                          |  ^   | REF_CLK      | MX2X6M    | 0.000 |   0.000 |  -15.929 | 
     | U27/Y                          |  ^   | ref_scan_clk | MX2X6M    | 0.000 |   0.000 |  -15.929 | 
     | U0_RegFile/regArr_reg[7][1]/CK |  ^   | ref_scan_clk | SDFFRQX1M | 0.000 |   0.000 |  -15.929 | 
     +-----------------------------------------------------------------------------------------------+ 

