{
  "cache_hierarchy": [
    {
      "level": 1,
      "organization": "SetAssociative",
      "size": 1024,
      "block_size": 32,
      "associativity": 2,
      "policy": "RANDOM",
      "access_latency": 1,
      "write_back": true,
      "write_allocate": true
    },
    {
      "level": 2,
      "organization": "SetAssociative",
      "size": 8192,
      "block_size": 32,
      "associativity": 4,
      "policy": "LRU",
      "access_latency": 10,
      "write_back": true,
      "write_allocate": true,
      "inclusion_policy": "Inclusive"
    }
  ],
  "memory": {
    "access_latency": 100
  },
  "trace": {
    "type": "File",
    "filename": "/home/yigit/Desktop/cache_sim_debug/traces/sequential_access.out"
  },
  "description": "Benchmark: Sequential memory access pattern (SequentialAccess) | Variation: L1Policy_RANDOM | L1: Size=1024B, Block=32B, Policy=RANDOM, Org=SetAssociative (Effective: 2way, 2 ways) | L2: Size=8192B, Block=32B, Policy=LRU, Org=SetAssociative (Effective: 4way, 4 ways)",
  "test_name": "SequentialAccess_L1Policy_RANDOM"
}