
---------- Begin Simulation Statistics ----------
final_tick                                 3350800500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 621985                       # Simulator instruction rate (inst/s)
host_mem_usage                                 863880                       # Number of bytes of host memory used
host_op_rate                                  1060362                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.54                       # Real time elapsed on the host
host_tick_rate                             1317080971                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1582296                       # Number of instructions simulated
sim_ops                                       2697657                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003351                       # Number of seconds simulated
sim_ticks                                  3350800500                       # Number of ticks simulated
system.cpu.Branches                            270676                       # Number of branches fetched
system.cpu.committedInsts                     1582296                       # Number of instructions committed
system.cpu.committedOps                       2697657                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                      368876                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           764                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      144855                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            67                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     2094562                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           265                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                          6701601                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                    6701601                       # Number of busy cycles
system.cpu.num_cc_register_reads              1684664                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             1338736                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       240480                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  77523                       # Number of float alu accesses
system.cpu.num_fp_insts                         77523                       # number of float instructions
system.cpu.num_fp_register_reads               102872                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               63665                       # number of times the floating registers were written
system.cpu.num_func_calls                       20193                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               2634171                       # Number of integer alu accesses
system.cpu.num_int_insts                      2634171                       # number of integer instructions
system.cpu.num_int_register_reads             5351608                       # number of times the integer registers were read
system.cpu.num_int_register_writes            2281594                       # number of times the integer registers were written
system.cpu.num_load_insts                      368872                       # Number of load instructions
system.cpu.num_mem_refs                        513724                       # number of memory refs
system.cpu.num_store_insts                     144852                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 17154      0.64%      0.64% # Class of executed instruction
system.cpu.op_class::IntAlu                   2104635     78.01%     78.65% # Class of executed instruction
system.cpu.op_class::IntMult                     1913      0.07%     78.72% # Class of executed instruction
system.cpu.op_class::IntDiv                     24008      0.89%     79.61% # Class of executed instruction
system.cpu.op_class::FloatAdd                    6618      0.25%     79.85% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.85% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1232      0.05%     79.90% # Class of executed instruction
system.cpu.op_class::FloatMult                   4000      0.15%     80.05% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     80.05% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     80.05% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     80.05% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     80.05% # Class of executed instruction
system.cpu.op_class::SimdAdd                       16      0.00%     80.05% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     80.05% # Class of executed instruction
system.cpu.op_class::SimdAlu                     4186      0.16%     80.20% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     80.20% # Class of executed instruction
system.cpu.op_class::SimdCvt                      174      0.01%     80.21% # Class of executed instruction
system.cpu.op_class::SimdMisc                    4165      0.15%     80.36% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdShift                     24      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                6000      0.22%     80.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     80.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     80.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                4000      0.15%     80.74% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                2000      0.07%     80.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMult               4000      0.15%     80.96% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.96% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.96% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.96% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.96% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.96% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.96% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.96% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.96% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.96% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.96% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.96% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.96% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.96% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.96% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.96% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.96% # Class of executed instruction
system.cpu.op_class::MemRead                   352236     13.06%     94.01% # Class of executed instruction
system.cpu.op_class::MemWrite                  132387      4.91%     98.92% # Class of executed instruction
system.cpu.op_class::FloatMemRead               16636      0.62%     99.54% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              12465      0.46%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    2697849                       # Class of executed instruction
system.cpu.workload.numSyscalls                    58                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8750                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        10263                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        22057                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               7232                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1518                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1518                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7232                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        17500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        17500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  17500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       560000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       560000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  560000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8750                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8750    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8750                       # Request fanout histogram
system.membus.reqLayer2.occupancy             8788000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           46868250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3350800500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              9905                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2202                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          743                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7318                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1889                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1889                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1250                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8655                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        30608                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 33851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       127552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       815744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 943296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            11794                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000085                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009208                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  11793     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              11794                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           13973500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          15816000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1875000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3350800500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   41                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3003                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3044                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  41                       # number of overall hits
system.l2.overall_hits::.cpu.data                3003                       # number of overall hits
system.l2.overall_hits::total                    3044                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1209                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               7541                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8750                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1209                       # number of overall misses
system.l2.overall_misses::.cpu.data              7541                       # number of overall misses
system.l2.overall_misses::total                  8750                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     93126000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    599947000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        693073000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     93126000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    599947000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       693073000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1250                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            10544                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                11794                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1250                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           10544                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               11794                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.967200                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.715193                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.741903                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.967200                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.715193                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.741903                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77027.295285                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79558.016178                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79208.342857                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77027.295285                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79558.016178                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79208.342857                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1209                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          7541                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8750                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1209                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         7541                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8750                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     81036000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    524537000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    605573000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     81036000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    524537000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    605573000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.967200                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.715193                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.741903                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.967200                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.715193                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.741903                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67027.295285                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69558.016178                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69208.342857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67027.295285                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69558.016178                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69208.342857                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2202                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2202                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2202                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2202                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          743                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              743                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          743                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          743                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               371                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   371                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1518                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1518                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    116063500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     116063500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1889                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1889                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.803600                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.803600                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76458.168643                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76458.168643                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1518                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1518                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    100883500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    100883500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.803600                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.803600                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66458.168643                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66458.168643                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1209                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1209                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     93126000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     93126000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1250                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1250                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.967200                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.967200                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77027.295285                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77027.295285                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1209                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1209                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     81036000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     81036000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.967200                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.967200                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67027.295285                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67027.295285                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2632                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2632                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6023                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6023                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    483883500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    483883500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         8655                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          8655                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.695898                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.695898                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80339.282749                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80339.282749                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6023                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6023                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    423653500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    423653500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.695898                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.695898                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70339.282749                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70339.282749                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3350800500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5174.142861                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       655.616967                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4518.525894                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.020008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.137894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.157902                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8750                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2587                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6128                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.267029                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    185198                       # Number of tag accesses
system.l2.tags.data_accesses                   185198                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3350800500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          77376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         482624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             560000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        77376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         77376                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8750                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          23091796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         144032448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             167124244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     23091796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         23091796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         23091796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        144032448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            167124244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18360                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8750                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8750                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     83979250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   43750000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               248041750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9597.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28347.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5578                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8750                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3171                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    176.560076                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   116.613923                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   220.400299                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1693     53.39%     53.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          891     28.10%     81.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          234      7.38%     88.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          101      3.19%     92.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           51      1.61%     93.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           35      1.10%     94.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           31      0.98%     95.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           11      0.35%     96.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          124      3.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3171                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 560000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  560000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       167.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    167.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3350728000                       # Total gap between requests
system.mem_ctrls.avgGap                     382940.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        77376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       482624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 23091795.527665704489                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 144032448.365696489811                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1209                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7541                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     31663250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    216378500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26189.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28693.61                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    63.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             12337920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              6557760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            32101440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     264295200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1268884410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        218173440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1802350170                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        537.886445                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    555267000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    111800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2683733500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             10310160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              5476185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            30373560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     264295200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1170786270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        300782400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1782023775                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        531.820314                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    770993750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    111800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2468006750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3350800500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      2093238                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2093238                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2093238                       # number of overall hits
system.cpu.icache.overall_hits::total         2093238                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1250                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1250                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1250                       # number of overall misses
system.cpu.icache.overall_misses::total          1250                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     96689000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     96689000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     96689000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     96689000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2094488                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2094488                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2094488                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2094488                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000597                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000597                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000597                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000597                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77351.200000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77351.200000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77351.200000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77351.200000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          743                       # number of writebacks
system.cpu.icache.writebacks::total               743                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1250                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1250                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1250                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1250                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     95439000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     95439000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     95439000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     95439000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000597                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000597                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000597                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000597                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76351.200000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76351.200000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76351.200000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76351.200000                       # average overall mshr miss latency
system.cpu.icache.replacements                    743                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2093238                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2093238                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1250                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1250                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     96689000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     96689000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2094488                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2094488                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000597                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000597                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77351.200000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77351.200000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1250                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1250                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     95439000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     95439000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000597                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000597                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76351.200000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76351.200000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3350800500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           433.520129                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              625161                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               743                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            841.401077                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   433.520129                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.846719                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.846719                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          422                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           83                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4190226                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4190226                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3350800500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3350800500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3350800500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3350800500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3350800500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3350800500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3350800500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       502995                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           502995                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       502995                       # number of overall hits
system.cpu.dcache.overall_hits::total          502995                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        10544                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10544                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        10544                       # number of overall misses
system.cpu.dcache.overall_misses::total         10544                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    657884500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    657884500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    657884500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    657884500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       513539                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       513539                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       513539                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       513539                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020532                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020532                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020532                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020532                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62394.205235                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62394.205235                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62394.205235                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62394.205235                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2202                       # number of writebacks
system.cpu.dcache.writebacks::total              2202                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        10544                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10544                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10544                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10544                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    647340500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    647340500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    647340500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    647340500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020532                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020532                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020532                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020532                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61394.205235                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61394.205235                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61394.205235                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61394.205235                       # average overall mshr miss latency
system.cpu.dcache.replacements                   9520                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       360053                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          360053                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8655                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8655                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    533197000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    533197000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       368708                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       368708                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023474                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023474                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61605.661467                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61605.661467                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8655                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8655                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    524542000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    524542000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023474                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023474                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60605.661467                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60605.661467                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       142942                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         142942                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1889                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1889                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    124687500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    124687500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       144831                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       144831                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013043                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013043                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66007.146638                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66007.146638                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1889                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1889                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    122798500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    122798500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013043                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013043                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65007.146638                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65007.146638                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3350800500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           980.359240                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              420485                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              9520                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             44.168592                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   980.359240                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.957382                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.957382                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          951                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1037622                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1037622                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3350800500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON   3350800500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3365885500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               96676151                       # Simulator instruction rate (inst/s)
host_mem_usage                                 864280                       # Number of bytes of host memory used
host_op_rate                                163850072                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.02                       # Real time elapsed on the host
host_tick_rate                              910794652                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1589304                       # Number of instructions simulated
sim_ops                                       2710673                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000015                       # Number of seconds simulated
sim_ticks                                    15085000                       # Number of ticks simulated
system.cpu.Branches                              1002                       # Number of branches fetched
system.cpu.committedInsts                        7008                       # Number of instructions committed
system.cpu.committedOps                         13016                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                        2002                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        1001                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       12011                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                            30170                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                      30170                       # Number of busy cycles
system.cpu.num_cc_register_reads                 5003                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                4006                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts         1000                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                   6002                       # Number of float alu accesses
system.cpu.num_fp_insts                          6002                       # number of float instructions
system.cpu.num_fp_register_reads                 7000                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                5002                       # number of times the floating registers were written
system.cpu.num_func_calls                           2                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                 10014                       # Number of integer alu accesses
system.cpu.num_int_insts                        10014                       # number of integer instructions
system.cpu.num_int_register_reads               17027                       # number of times the integer registers were read
system.cpu.num_int_register_writes               6009                       # number of times the integer registers were written
system.cpu.num_load_insts                        2002                       # Number of load instructions
system.cpu.num_mem_refs                          3003                       # number of memory refs
system.cpu.num_store_insts                       1001                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     1      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                      7011     53.86%     53.87% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     53.87% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     53.87% # Class of executed instruction
system.cpu.op_class::FloatAdd                    1001      7.69%     61.56% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                1000      7.68%     69.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.25% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMult               1000      7.68%     76.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     76.93% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     76.93% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     76.93% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     76.93% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     76.93% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     76.93% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     76.93% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     76.93% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     76.93% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     76.93% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     76.93% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     76.93% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     76.93% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     76.93% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     76.93% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     76.93% # Class of executed instruction
system.cpu.op_class::MemRead                        1      0.01%     76.94% # Class of executed instruction
system.cpu.op_class::MemWrite                       1      0.01%     76.94% # Class of executed instruction
system.cpu.op_class::FloatMemRead                2001     15.37%     92.32% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1000      7.68%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                      13016                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             1                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            2                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                  1                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                      2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                      64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                 1                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                 nan                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       1    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   1                       # Request fanout histogram
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy               5250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     15085000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp                 1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            3                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                     3                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                    128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples                1                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                nan                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      1    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                  1                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy               2000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              1500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     15085000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::total                      1                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::total                     1                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst        69500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total            69500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst        69500                       # number of overall miss cycles
system.l2.overall_miss_latency::total           69500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                    1                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                   1                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst        69500                       # average overall miss latency
system.l2.demand_avg_miss_latency::total        69500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst        69500                       # average overall miss latency
system.l2.overall_avg_miss_latency::total        69500                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst             1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                 1                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total                1                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst        59500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total        59500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst        59500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total        59500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        59500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total        59500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        59500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total        59500                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks            1                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                1                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            1                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            1                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst        69500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total        69500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst        69500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        69500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst        59500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total        59500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        59500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        59500                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     15085000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8750.995194                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1209.995194                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data             7541                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.036926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.230133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.267059                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8751                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2578                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6143                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.267059                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                        17                       # Number of tag accesses
system.l2.tags.data_accesses                       17                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     15085000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                 64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total            64                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   1                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           4242625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4242625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      4242625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4242625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          4242625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              4242625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000018750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   6                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           1                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         1                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                       5000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   18750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                         0.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                18750.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        1                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                100.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     1                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean           192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean          192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev          nan                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-207            1    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                     64                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                      64                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         4.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      4.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                         84500                       # Total gap between requests
system.mem_ctrls.avgGap                      84500.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 4242625.124295657501                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst        18750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     18750.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                   100.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy           224580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          5603520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy            7057380                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.840902                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     14565000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                 3795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                7140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          2537640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          3655680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy            7433535                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        492.776599                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      9478000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      5087000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     15085000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      2105248                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2105248                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2105248                       # number of overall hits
system.cpu.icache.overall_hits::total         2105248                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1251                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1251                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1251                       # number of overall misses
system.cpu.icache.overall_misses::total          1251                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     96761000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     96761000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     96761000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     96761000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2106499                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2106499                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2106499                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2106499                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000594                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000594                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000594                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000594                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77346.922462                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77346.922462                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77346.922462                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77346.922462                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          744                       # number of writebacks
system.cpu.icache.writebacks::total               744                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1251                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1251                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1251                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1251                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     95510000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     95510000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     95510000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     95510000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000594                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000594                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000594                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000594                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76346.922462                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76346.922462                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76346.922462                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76346.922462                       # average overall mshr miss latency
system.cpu.icache.replacements                    744                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2105248                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2105248                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1251                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1251                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     96761000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     96761000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2106499                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2106499                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000594                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000594                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77346.922462                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77346.922462                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1251                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1251                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     95510000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     95510000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000594                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000594                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76346.922462                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76346.922462                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3365885500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           433.849446                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              625181                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               744                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            840.297043                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   433.849446                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.847362                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.847362                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          422                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           82                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4214249                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4214249                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3365885500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3365885500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3365885500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3365885500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3365885500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3365885500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3365885500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       505998                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           505998                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       505998                       # number of overall hits
system.cpu.dcache.overall_hits::total          505998                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        10544                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10544                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        10544                       # number of overall misses
system.cpu.dcache.overall_misses::total         10544                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    657884500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    657884500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    657884500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    657884500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       516542                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       516542                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       516542                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       516542                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020413                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020413                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020413                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020413                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62394.205235                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62394.205235                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62394.205235                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62394.205235                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2202                       # number of writebacks
system.cpu.dcache.writebacks::total              2202                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        10544                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10544                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10544                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10544                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    647340500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    647340500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    647340500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    647340500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020413                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020413                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020413                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020413                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61394.205235                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61394.205235                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61394.205235                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61394.205235                       # average overall mshr miss latency
system.cpu.dcache.replacements                   9520                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       362055                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          362055                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8655                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8655                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    533197000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    533197000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       370710                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       370710                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023347                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023347                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61605.661467                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61605.661467                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8655                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8655                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    524542000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    524542000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023347                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023347                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60605.661467                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60605.661467                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       143943                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         143943                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1889                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1889                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    124687500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    124687500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       145832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       145832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012953                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012953                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66007.146638                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66007.146638                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1889                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1889                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    122798500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    122798500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012953                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012953                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65007.146638                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65007.146638                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3365885500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           980.554827                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              420485                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              9520                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             44.168592                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   980.554827                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.957573                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.957573                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          957                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1043628                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1043628                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3365885500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON   3365885500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3450323500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               23410652                       # Simulator instruction rate (inst/s)
host_mem_usage                                 874452                       # Number of bytes of host memory used
host_op_rate                                 39945254                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.07                       # Real time elapsed on the host
host_tick_rate                             1220955264                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1615949                       # Number of instructions simulated
sim_ops                                       2761737                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000084                       # Number of seconds simulated
sim_ticks                                    84438000                       # Number of ticks simulated
system.cpu.Branches                              5637                       # Number of branches fetched
system.cpu.committedInsts                       26645                       # Number of instructions committed
system.cpu.committedOps                         51064                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                        7916                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           111                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3794                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             5                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       33455                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           101                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                           168876                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               168875.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads                29868                       # number of times the CC registers were read
system.cpu.num_cc_register_writes               20328                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts         4783                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                   3575                       # Number of float alu accesses
system.cpu.num_fp_insts                          3575                       # number of float instructions
system.cpu.num_fp_register_reads                 4024                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                2785                       # number of times the floating registers were written
system.cpu.num_func_calls                         621                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                 49698                       # Number of integer alu accesses
system.cpu.num_int_insts                        49698                       # number of integer instructions
system.cpu.num_int_register_reads               98975                       # number of times the integer registers were read
system.cpu.num_int_register_writes              39314                       # number of times the integer registers were written
system.cpu.num_load_insts                        7912                       # Number of load instructions
system.cpu.num_mem_refs                         11702                       # number of memory refs
system.cpu.num_store_insts                       3790                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                   242      0.47%      0.47% # Class of executed instruction
system.cpu.op_class::IntAlu                     37313     73.06%     73.54% # Class of executed instruction
system.cpu.op_class::IntMult                       11      0.02%     73.56% # Class of executed instruction
system.cpu.op_class::IntDiv                       299      0.59%     74.14% # Class of executed instruction
system.cpu.op_class::FloatAdd                     129      0.25%     74.40% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     74.40% # Class of executed instruction
system.cpu.op_class::FloatCvt                     240      0.47%     74.87% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     74.87% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     74.87% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     74.87% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     74.87% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     74.87% # Class of executed instruction
system.cpu.op_class::SimdAdd                        2      0.00%     74.87% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     74.87% # Class of executed instruction
system.cpu.op_class::SimdAlu                       11      0.02%     74.89% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     74.89% # Class of executed instruction
system.cpu.op_class::SimdCvt                       48      0.09%     74.99% # Class of executed instruction
system.cpu.op_class::SimdMisc                      69      0.14%     75.12% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     75.12% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     75.12% # Class of executed instruction
system.cpu.op_class::SimdShift                      3      0.01%     75.13% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.13% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     75.13% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     75.13% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                1000      1.96%     77.09% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.09% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.09% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     77.09% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     77.09% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.09% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     77.09% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.09% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     77.09% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     77.09% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     77.09% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     77.09% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     77.09% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     77.09% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     77.09% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     77.09% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     77.09% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     77.09% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     77.09% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     77.09% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     77.09% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     77.09% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     77.09% # Class of executed instruction
system.cpu.op_class::MemRead                     6349     12.43%     89.52% # Class of executed instruction
system.cpu.op_class::MemWrite                    3289      6.44%     95.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead                1563      3.06%     99.02% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                501      0.98%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                      51069                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           443                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          791                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1587                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                415                       # Transaction distribution
system.membus.trans_dist::ReadExReq                28                       # Transaction distribution
system.membus.trans_dist::ReadExResp               28                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           415                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total          886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        28352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        28352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   28352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               443                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     443    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 443                       # Request fanout histogram
system.membus.reqLayer2.occupancy              462500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2360750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     84438000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               752                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          147                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          420                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             224                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               44                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              44                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           425                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          327                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1270                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        54080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        33152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  87232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              796                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    796    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                796                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1360500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            556500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            637500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     84438000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   52                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  301                       # number of demand (read+write) hits
system.l2.demand_hits::total                      353                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  52                       # number of overall hits
system.l2.overall_hits::.cpu.data                 301                       # number of overall hits
system.l2.overall_hits::total                     353                       # number of overall hits
system.l2.demand_misses::.cpu.inst                373                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                 70                       # number of demand (read+write) misses
system.l2.demand_misses::total                    443                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               373                       # number of overall misses
system.l2.overall_misses::.cpu.data                70                       # number of overall misses
system.l2.overall_misses::total                   443                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     28789000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data      5602000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         34391000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     28789000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data      5602000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        34391000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              425                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              371                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  796                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             425                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             371                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 796                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.877647                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.188679                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.556533                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.877647                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.188679                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.556533                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77182.305630                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80028.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77632.054176                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77182.305630                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80028.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77632.054176                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           373                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data            70                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               443                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          373                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data           70                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              443                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     25059000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data      4902000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     29961000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     25059000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data      4902000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     29961000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.877647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.188679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.556533                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.877647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.188679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.556533                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67182.305630                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70028.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67632.054176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67182.305630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70028.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67632.054176                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          147                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              147                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          147                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          147                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          420                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              420                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          420                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          420                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    16                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              28                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  28                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      2245500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       2245500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            44                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                44                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.636364                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.636364                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80196.428571                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80196.428571                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           28                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             28                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      1965500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1965500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.636364                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.636364                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70196.428571                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70196.428571                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             52                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 52                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          373                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              373                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     28789000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     28789000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          425                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            425                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.877647                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.877647                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77182.305630                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77182.305630                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          373                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          373                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     25059000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25059000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.877647                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.877647                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67182.305630                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67182.305630                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           285                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               285                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           42                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              42                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      3356500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      3356500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          327                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           327                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.128440                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.128440                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79916.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79916.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           42                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           42                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      2936500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      2936500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.128440                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.128440                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69916.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69916.666667                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     84438000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8957.689402                       # Cycle average of tags in use
system.l2.tags.total_refs                       23645                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9194                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.571786                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1376.192055                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7581.497348                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.041998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.231369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.273367                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9194                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2326                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6422                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.280579                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     13139                       # Number of tag accesses
system.l2.tags.data_accesses                    13139                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     84438000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          23872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              28352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        23872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23872                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 443                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         282716313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          53056681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             335772993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    282716313                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        282716313                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        282716313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         53056681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            335772993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       373.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        70.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000539000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 908                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         443                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       443                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      3548000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2215000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                11854250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8009.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26759.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      326                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   443                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    244.771930                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.460863                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   247.248005                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           38     33.33%     33.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           35     30.70%     64.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           15     13.16%     77.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           11      9.65%     86.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      5.26%     92.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      0.88%     92.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      1.75%     94.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            6      5.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          114                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  28352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   28352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       335.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    335.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      99436000                       # Total gap between requests
system.mem_ctrls.avgGap                     224460.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        23872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         4480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 282716312.560695469379                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 53056680.641417376697                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          373                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           70                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      9818250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      2036000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26322.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29085.71                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    73.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               456960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               231495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1349460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6761040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         27642720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          9145920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           45587595                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        539.894301                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     23538750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      2860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     58039250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               378420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               201135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1813560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6761040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         34913640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          3023040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           47090835                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        557.697186                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      7527000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     74051000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     84438000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      2138247                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2138247                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2138247                       # number of overall hits
system.cpu.icache.overall_hits::total         2138247                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1676                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1676                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1676                       # number of overall misses
system.cpu.icache.overall_misses::total          1676                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    127165500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    127165500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    127165500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    127165500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2139923                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2139923                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2139923                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2139923                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000783                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000783                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000783                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000783                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75874.403341                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75874.403341                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75874.403341                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75874.403341                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1164                       # number of writebacks
system.cpu.icache.writebacks::total              1164                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1676                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1676                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1676                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1676                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    125489500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    125489500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    125489500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    125489500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000783                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000783                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000783                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000783                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74874.403341                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74874.403341                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74874.403341                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74874.403341                       # average overall mshr miss latency
system.cpu.icache.replacements                   1164                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2138247                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2138247                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1676                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1676                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    127165500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    127165500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2139923                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2139923                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000783                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000783                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75874.403341                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75874.403341                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    125489500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    125489500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000783                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000783                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74874.403341                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74874.403341                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3450323500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           435.687868                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2139923                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1676                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1276.803699                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   435.687868                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.850953                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.850953                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          249                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          159                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4281522                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4281522                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3450323500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3450323500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3450323500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3450323500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3450323500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3450323500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3450323500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       517332                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           517332                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       517332                       # number of overall hits
system.cpu.dcache.overall_hits::total          517332                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        10915                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10915                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        10915                       # number of overall misses
system.cpu.dcache.overall_misses::total         10915                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    667590000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    667590000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    667590000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    667590000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       528247                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       528247                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       528247                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       528247                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020663                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020663                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020663                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020663                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61162.620247                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61162.620247                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61162.620247                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61162.620247                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2349                       # number of writebacks
system.cpu.dcache.writebacks::total              2349                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        10915                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10915                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10915                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10915                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    656675000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    656675000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    656675000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    656675000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020663                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020663                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020663                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020663                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60162.620247                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60162.620247                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60162.620247                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60162.620247                       # average overall mshr miss latency
system.cpu.dcache.replacements                   9891                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       369641                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          369641                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8982                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8982                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    540378000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    540378000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       378623                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       378623                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023723                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023723                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60162.324649                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60162.324649                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8982                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8982                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    531396000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    531396000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023723                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023723                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59162.324649                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59162.324649                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147691                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147691                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1933                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1933                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    127212000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    127212000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       149624                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       149624                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012919                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012919                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65810.657010                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65810.657010                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1933                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1933                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    125279000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    125279000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012919                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012919                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64810.657010                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64810.657010                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3450323500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           981.618038                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              528247                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10915                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.396427                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   981.618038                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.958611                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.958611                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          257                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          698                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1067409                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1067409                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3450323500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON   3450323500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
