{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666002955255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666002955255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 19:35:55 2022 " "Processing started: Mon Oct 17 19:35:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666002955255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666002955255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off camera_test -c camera_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off camera_test -c camera_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666002955255 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666002955878 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666002955879 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "vga_interface.v(83) " "Verilog HDL Module Instantiation warning at vga_interface.v(83): ignored dangling comma in List of Port Connections" {  } { { "FPGA_OV7670_Camera_Interface-main/src/vga_interface.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/vga_interface.v" 83 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1666002964249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_ov7670_camera_interface-main/src/vga_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_ov7670_camera_interface-main/src/vga_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_interface " "Found entity 1: vga_interface" {  } { { "FPGA_OV7670_Camera_Interface-main/src/vga_interface.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/vga_interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666002964250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666002964250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_ov7670_camera_interface-main/src/vga_core.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_ov7670_camera_interface-main/src/vga_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_core " "Found entity 1: vga_core" {  } { { "FPGA_OV7670_Camera_Interface-main/src/vga_core.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/vga_core.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666002964253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666002964253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_ov7670_camera_interface-main/src/sdram_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_ov7670_camera_interface-main/src/sdram_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_interface " "Found entity 1: sdram_interface" {  } { { "FPGA_OV7670_Camera_Interface-main/src/sdram_interface.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666002964257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666002964257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_ov7670_camera_interface-main/src/sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_ov7670_camera_interface-main/src/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666002964262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666002964262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_ov7670_camera_interface-main/src/i2c_top.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_ov7670_camera_interface-main/src/i2c_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_top " "Found entity 1: i2c_top" {  } { { "FPGA_OV7670_Camera_Interface-main/src/i2c_top.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/i2c_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666002964265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666002964265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_ov7670_camera_interface-main/src/debounce_explicit.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_ov7670_camera_interface-main/src/debounce_explicit.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_explicit " "Found entity 1: debounce_explicit" {  } { { "FPGA_OV7670_Camera_Interface-main/src/debounce_explicit.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/debounce_explicit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666002964269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666002964269 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "camera_interface.v(387) " "Verilog HDL Module Instantiation warning at camera_interface.v(387): ignored dangling comma in List of Port Connections" {  } { { "FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" 387 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1666002964275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_ov7670_camera_interface-main/src/camera_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_ov7670_camera_interface-main/src/camera_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_interface " "Found entity 1: camera_interface" {  } { { "FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666002964276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666002964276 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "asyn_fifo.v(59) " "Verilog HDL information at asyn_fifo.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "FPGA_OV7670_Camera_Interface-main/src/asyn_fifo.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/asyn_fifo.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1666002964278 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "asyn_fifo.v(92) " "Verilog HDL information at asyn_fifo.v(92): always construct contains both blocking and non-blocking assignments" {  } { { "FPGA_OV7670_Camera_Interface-main/src/asyn_fifo.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/asyn_fifo.v" 92 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1666002964279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_ov7670_camera_interface-main/src/asyn_fifo.v 2 2 " "Found 2 design units, including 2 entities, in source file fpga_ov7670_camera_interface-main/src/asyn_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 asyn_fifo " "Found entity 1: asyn_fifo" {  } { { "FPGA_OV7670_Camera_Interface-main/src/asyn_fifo.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/asyn_fifo.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666002964280 ""} { "Info" "ISGN_ENTITY_NAME" "2 dual_port_sync " "Found entity 2: dual_port_sync" {  } { { "FPGA_OV7670_Camera_Interface-main/src/asyn_fifo.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/asyn_fifo.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666002964280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666002964280 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "camera_test.v(124) " "Verilog HDL Module Instantiation warning at camera_test.v(124): ignored dangling comma in List of Port Connections" {  } { { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 124 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1666002964283 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "camera_test.v(131) " "Verilog HDL Module Instantiation warning at camera_test.v(131): ignored dangling comma in List of Port Connections" {  } { { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 131 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1666002964284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera_test.v 1 1 " "Found 1 design units, including 1 entities, in source file camera_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_test " "Found entity 1: camera_test" {  } { { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666002964285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666002964285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcm_25mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file dcm_25mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcm_25MHz " "Found entity 1: dcm_25MHz" {  } { { "dcm_25MHz.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/dcm_25MHz.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666002964288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666002964288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcm_24mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file dcm_24mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcm_24MHz " "Found entity 1: dcm_24MHz" {  } { { "dcm_24MHz.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/dcm_24MHz.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666002964291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666002964291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcm_165mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file dcm_165mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcm_165MHz " "Found entity 1: dcm_165MHz" {  } { { "dcm_165MHz.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/dcm_165MHz.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666002964295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666002964295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_100mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_100mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_100MHz " "Found entity 1: clk_100MHz" {  } { { "clk_100MHz.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/clk_100MHz.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666002964298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666002964298 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_out vga_interface.v(67) " "Verilog HDL Implicit Net warning at vga_interface.v(67): created implicit net for \"clk_out\"" {  } { { "FPGA_OV7670_Camera_Interface-main/src/vga_interface.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/vga_interface.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666002964298 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "camera_test " "Elaborating entity \"camera_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666002964420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_interface camera_interface:m0 " "Elaborating entity \"camera_interface\" for hierarchy \"camera_interface:m0\"" {  } { { "camera_test.v" "m0" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666002964430 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 camera_interface.v(304) " "Verilog HDL assignment warning at camera_interface.v(304): truncated value with size 32 to match size of target (8)" {  } { { "FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666002964438 "|camera_test|camera_interface:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 camera_interface.v(314) " "Verilog HDL assignment warning at camera_interface.v(314): truncated value with size 32 to match size of target (8)" {  } { { "FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666002964439 "|camera_test|camera_interface:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 camera_interface.v(324) " "Verilog HDL assignment warning at camera_interface.v(324): truncated value with size 32 to match size of target (8)" {  } { { "FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666002964439 "|camera_test|camera_interface:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 camera_interface.v(333) " "Verilog HDL assignment warning at camera_interface.v(333): truncated value with size 32 to match size of target (8)" {  } { { "FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666002964439 "|camera_test|camera_interface:m0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "message.data_a 0 camera_interface.v(57) " "Net \"message.data_a\" at camera_interface.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1666002964445 "|camera_test|camera_interface:m0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "message.waddr_a 0 camera_interface.v(57) " "Net \"message.waddr_a\" at camera_interface.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1666002964445 "|camera_test|camera_interface:m0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "message.we_a 0 camera_interface.v(57) " "Net \"message.we_a\" at camera_interface.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1666002964445 "|camera_test|camera_interface:m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_top camera_interface:m0\|i2c_top:m0 " "Elaborating entity \"i2c_top\" for hierarchy \"camera_interface:m0\|i2c_top:m0\"" {  } { { "FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" "m0" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666002964470 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 i2c_top.v(92) " "Verilog HDL assignment warning at i2c_top.v(92): truncated value with size 32 to match size of target (7)" {  } { { "FPGA_OV7670_Camera_Interface-main/src/i2c_top.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/i2c_top.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666002964472 "|camera_test|camera_interface:m0|i2c_top:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_top.v(120) " "Verilog HDL assignment warning at i2c_top.v(120): truncated value with size 32 to match size of target (1)" {  } { { "FPGA_OV7670_Camera_Interface-main/src/i2c_top.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/i2c_top.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666002964472 "|camera_test|camera_interface:m0|i2c_top:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_top.v(132) " "Verilog HDL assignment warning at i2c_top.v(132): truncated value with size 32 to match size of target (1)" {  } { { "FPGA_OV7670_Camera_Interface-main/src/i2c_top.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/i2c_top.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666002964472 "|camera_test|camera_interface:m0|i2c_top:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_top.v(133) " "Verilog HDL assignment warning at i2c_top.v(133): truncated value with size 32 to match size of target (4)" {  } { { "FPGA_OV7670_Camera_Interface-main/src/i2c_top.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/i2c_top.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666002964472 "|camera_test|camera_interface:m0|i2c_top:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c_top.v(164) " "Verilog HDL assignment warning at i2c_top.v(164): truncated value with size 32 to match size of target (4)" {  } { { "FPGA_OV7670_Camera_Interface-main/src/i2c_top.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/i2c_top.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666002964472 "|camera_test|camera_interface:m0|i2c_top:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_top.v(204) " "Verilog HDL assignment warning at i2c_top.v(204): truncated value with size 32 to match size of target (1)" {  } { { "FPGA_OV7670_Camera_Interface-main/src/i2c_top.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/i2c_top.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666002964472 "|camera_test|camera_interface:m0|i2c_top:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_top.v(205) " "Verilog HDL assignment warning at i2c_top.v(205): truncated value with size 32 to match size of target (1)" {  } { { "FPGA_OV7670_Camera_Interface-main/src/i2c_top.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/i2c_top.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666002964472 "|camera_test|camera_interface:m0|i2c_top:m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcm_24MHz camera_interface:m0\|dcm_24MHz:m1 " "Elaborating entity \"dcm_24MHz\" for hierarchy \"camera_interface:m0\|dcm_24MHz:m1\"" {  } { { "FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" "m1" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666002964477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\"" {  } { { "dcm_24MHz.v" "altpll_component" { Text "C:/Users/IDEA/Desktop/camera_module/dcm_24MHz.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666002964520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component " "Elaborated megafunction instantiation \"camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\"" {  } { { "dcm_24MHz.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/dcm_24MHz.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666002964521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component " "Instantiated megafunction \"camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12 " "Parameter \"clk0_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=dcm_24MHz " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=dcm_24MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964522 ""}  } { { "dcm_24MHz.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/dcm_24MHz.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666002964522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcm_24mhz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/dcm_24mhz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcm_24MHz_altpll " "Found entity 1: dcm_24MHz_altpll" {  } { { "db/dcm_24mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_24mhz_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666002964568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666002964568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcm_24MHz_altpll camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated " "Elaborating entity \"dcm_24MHz_altpll\" for hierarchy \"camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666002964568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asyn_fifo camera_interface:m0\|asyn_fifo:m2 " "Elaborating entity \"asyn_fifo\" for hierarchy \"camera_interface:m0\|asyn_fifo:m2\"" {  } { { "FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" "m2" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666002964572 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_ptr_sync asyn_fifo.v(82) " "Verilog HDL or VHDL warning at asyn_fifo.v(82): object \"w_ptr_sync\" assigned a value but never read" {  } { { "FPGA_OV7670_Camera_Interface-main/src/asyn_fifo.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/asyn_fifo.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666002964573 "|camera_test|camera_interface:m0|asyn_fifo:m2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 asyn_fifo.v(71) " "Verilog HDL assignment warning at asyn_fifo.v(71): truncated value with size 32 to match size of target (4)" {  } { { "FPGA_OV7670_Camera_Interface-main/src/asyn_fifo.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/asyn_fifo.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666002964573 "|camera_test|camera_interface:m0|asyn_fifo:m2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 asyn_fifo.v(72) " "Verilog HDL assignment warning at asyn_fifo.v(72): truncated value with size 32 to match size of target (10)" {  } { { "FPGA_OV7670_Camera_Interface-main/src/asyn_fifo.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/asyn_fifo.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666002964573 "|camera_test|camera_interface:m0|asyn_fifo:m2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 asyn_fifo.v(102) " "Verilog HDL assignment warning at asyn_fifo.v(102): truncated value with size 32 to match size of target (4)" {  } { { "FPGA_OV7670_Camera_Interface-main/src/asyn_fifo.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/asyn_fifo.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666002964573 "|camera_test|camera_interface:m0|asyn_fifo:m2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 asyn_fifo.v(103) " "Verilog HDL assignment warning at asyn_fifo.v(103): truncated value with size 32 to match size of target (10)" {  } { { "FPGA_OV7670_Camera_Interface-main/src/asyn_fifo.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/asyn_fifo.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666002964573 "|camera_test|camera_interface:m0|asyn_fifo:m2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_sync camera_interface:m0\|asyn_fifo:m2\|dual_port_sync:m0 " "Elaborating entity \"dual_port_sync\" for hierarchy \"camera_interface:m0\|asyn_fifo:m2\|dual_port_sync:m0\"" {  } { { "FPGA_OV7670_Camera_Interface-main/src/asyn_fifo.v" "m0" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/asyn_fifo.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666002964574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_explicit camera_interface:m0\|debounce_explicit:m3 " "Elaborating entity \"debounce_explicit\" for hierarchy \"camera_interface:m0\|debounce_explicit:m3\"" {  } { { "FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" "m3" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666002964575 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 debounce_explicit.v(88) " "Verilog HDL assignment warning at debounce_explicit.v(88): truncated value with size 32 to match size of target (21)" {  } { { "FPGA_OV7670_Camera_Interface-main/src/debounce_explicit.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/debounce_explicit.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666002964576 "|camera_test|camera_interface:m0|debounce_explicit:m3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 debounce_explicit.v(89) " "Verilog HDL assignment warning at debounce_explicit.v(89): truncated value with size 32 to match size of target (1)" {  } { { "FPGA_OV7670_Camera_Interface-main/src/debounce_explicit.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/debounce_explicit.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666002964576 "|camera_test|camera_interface:m0|debounce_explicit:m3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_interface sdram_interface:m1 " "Elaborating entity \"sdram_interface\" for hierarchy \"sdram_interface:m1\"" {  } { { "camera_test.v" "m1" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666002964578 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sdram_interface.v(66) " "Verilog HDL assignment warning at sdram_interface.v(66): truncated value with size 32 to match size of target (1)" {  } { { "FPGA_OV7670_Camera_Interface-main/src/sdram_interface.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_interface.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666002964579 "|camera_test|sdram_interface:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdram_interface.v(72) " "Verilog HDL assignment warning at sdram_interface.v(72): truncated value with size 32 to match size of target (15)" {  } { { "FPGA_OV7670_Camera_Interface-main/src/sdram_interface.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_interface.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666002964579 "|camera_test|sdram_interface:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 sdram_interface.v(78) " "Verilog HDL assignment warning at sdram_interface.v(78): truncated value with size 32 to match size of target (15)" {  } { { "FPGA_OV7670_Camera_Interface-main/src/sdram_interface.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_interface.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666002964579 "|camera_test|sdram_interface:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sdram_interface.v(82) " "Verilog HDL assignment warning at sdram_interface.v(82): truncated value with size 32 to match size of target (1)" {  } { { "FPGA_OV7670_Camera_Interface-main/src/sdram_interface.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_interface.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666002964580 "|camera_test|sdram_interface:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_interface:m1\|sdram_controller:m0 " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_interface:m1\|sdram_controller:m0\"" {  } { { "FPGA_OV7670_Camera_Interface-main/src/sdram_interface.v" "m0" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_interface.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666002964580 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_controller.v(209) " "Verilog HDL assignment warning at sdram_controller.v(209): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666002964582 "|camera_test|sdram_interface:m1|sdram_controller:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_controller.v(216) " "Verilog HDL assignment warning at sdram_controller.v(216): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666002964583 "|camera_test|sdram_interface:m1|sdram_controller:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_controller.v(222) " "Verilog HDL assignment warning at sdram_controller.v(222): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666002964583 "|camera_test|sdram_interface:m1|sdram_controller:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_controller.v(228) " "Verilog HDL assignment warning at sdram_controller.v(228): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666002964583 "|camera_test|sdram_interface:m1|sdram_controller:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 sdram_controller.v(237) " "Verilog HDL assignment warning at sdram_controller.v(237): truncated value with size 32 to match size of target (1)" {  } { { "FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666002964583 "|camera_test|sdram_interface:m1|sdram_controller:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_controller.v(241) " "Verilog HDL assignment warning at sdram_controller.v(241): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666002964583 "|camera_test|sdram_interface:m1|sdram_controller:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_controller.v(250) " "Verilog HDL assignment warning at sdram_controller.v(250): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666002964583 "|camera_test|sdram_interface:m1|sdram_controller:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_controller.v(265) " "Verilog HDL assignment warning at sdram_controller.v(265): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666002964583 "|camera_test|sdram_interface:m1|sdram_controller:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sdram_controller.v(280) " "Verilog HDL assignment warning at sdram_controller.v(280): truncated value with size 32 to match size of target (10)" {  } { { "FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666002964583 "|camera_test|sdram_interface:m1|sdram_controller:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_controller.v(285) " "Verilog HDL assignment warning at sdram_controller.v(285): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666002964583 "|camera_test|sdram_interface:m1|sdram_controller:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sdram_controller.v(298) " "Verilog HDL assignment warning at sdram_controller.v(298): truncated value with size 32 to match size of target (10)" {  } { { "FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666002964583 "|camera_test|sdram_interface:m1|sdram_controller:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sdram_controller.v(304) " "Verilog HDL assignment warning at sdram_controller.v(304): truncated value with size 32 to match size of target (10)" {  } { { "FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666002964583 "|camera_test|sdram_interface:m1|sdram_controller:m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_controller.v(311) " "Verilog HDL assignment warning at sdram_controller.v(311): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666002964583 "|camera_test|sdram_interface:m1|sdram_controller:m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_interface vga_interface:m2 " "Elaborating entity \"vga_interface\" for hierarchy \"vga_interface:m2\"" {  } { { "camera_test.v" "m2" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666002964585 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "vga_interface.v(56) " "Verilog HDL Case Statement warning at vga_interface.v(56): case item expression covers a value already covered by a previous case item" {  } { { "FPGA_OV7670_Camera_Interface-main/src/vga_interface.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/vga_interface.v" 56 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1666002964586 "|camera_test|vga_interface:m2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_core vga_interface:m2\|vga_core:m0 " "Elaborating entity \"vga_core\" for hierarchy \"vga_interface:m2\|vga_core:m0\"" {  } { { "FPGA_OV7670_Camera_Interface-main/src/vga_interface.v" "m0" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/vga_interface.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666002964587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcm_25MHz vga_interface:m2\|dcm_25MHz:m1 " "Elaborating entity \"dcm_25MHz\" for hierarchy \"vga_interface:m2\|dcm_25MHz:m1\"" {  } { { "FPGA_OV7670_Camera_Interface-main/src/vga_interface.v" "m1" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/vga_interface.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666002964593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\"" {  } { { "dcm_25MHz.v" "altpll_component" { Text "C:/Users/IDEA/Desktop/camera_module/dcm_25MHz.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666002964606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\"" {  } { { "dcm_25MHz.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/dcm_25MHz.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666002964608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component " "Instantiated megafunction \"vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=dcm_25MHz " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=dcm_25MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964608 ""}  } { { "dcm_25MHz.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/dcm_25MHz.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666002964608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcm_25mhz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/dcm_25mhz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcm_25MHz_altpll " "Found entity 1: dcm_25MHz_altpll" {  } { { "db/dcm_25mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_25mhz_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666002964655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666002964655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcm_25MHz_altpll vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated " "Elaborating entity \"dcm_25MHz_altpll\" for hierarchy \"vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666002964656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcm_165MHz dcm_165MHz:m3 " "Elaborating entity \"dcm_165MHz\" for hierarchy \"dcm_165MHz:m3\"" {  } { { "camera_test.v" "m3" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666002964662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll dcm_165MHz:m3\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"dcm_165MHz:m3\|altpll:altpll_component\"" {  } { { "dcm_165MHz.v" "altpll_component" { Text "C:/Users/IDEA/Desktop/camera_module/dcm_165MHz.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666002964670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dcm_165MHz:m3\|altpll:altpll_component " "Elaborated megafunction instantiation \"dcm_165MHz:m3\|altpll:altpll_component\"" {  } { { "dcm_165MHz.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/dcm_165MHz.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666002964672 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dcm_165MHz:m3\|altpll:altpll_component " "Instantiated megafunction \"dcm_165MHz:m3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 33 " "Parameter \"clk0_multiply_by\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=dcm_165MHz " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=dcm_165MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964672 ""}  } { { "dcm_165MHz.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/dcm_165MHz.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666002964672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcm_165mhz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/dcm_165mhz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcm_165MHz_altpll " "Found entity 1: dcm_165MHz_altpll" {  } { { "db/dcm_165mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_165mhz_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666002964728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666002964728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcm_165MHz_altpll dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated " "Elaborating entity \"dcm_165MHz_altpll\" for hierarchy \"dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666002964729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_100MHz clk_100MHz:m5 " "Elaborating entity \"clk_100MHz\" for hierarchy \"clk_100MHz:m5\"" {  } { { "camera_test.v" "m5" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666002964749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_100MHz:m5\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_100MHz:m5\|altpll:altpll_component\"" {  } { { "clk_100MHz.v" "altpll_component" { Text "C:/Users/IDEA/Desktop/camera_module/clk_100MHz.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666002964756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_100MHz:m5\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_100MHz:m5\|altpll:altpll_component\"" {  } { { "clk_100MHz.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/clk_100MHz.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666002964757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_100MHz:m5\|altpll:altpll_component " "Instantiated megafunction \"clk_100MHz:m5\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_100MHz " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_100MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002964758 ""}  } { { "clk_100MHz.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/clk_100MHz.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666002964758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_100mhz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_100mhz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_100MHz_altpll " "Found entity 1: clk_100MHz_altpll" {  } { { "db/clk_100mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/clk_100mhz_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666002964800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666002964800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_100MHz_altpll clk_100MHz:m5\|altpll:altpll_component\|clk_100MHz_altpll:auto_generated " "Elaborating entity \"clk_100MHz_altpll\" for hierarchy \"clk_100MHz:m5\|altpll:altpll_component\|clk_100MHz_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666002964800 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk_100MHz:m5\|altpll:altpll_component\|clk_100MHz_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"clk_100MHz:m5\|altpll:altpll_component\|clk_100MHz_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/clk_100mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/clk_100mhz_altpll.v" 78 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "clk_100MHz.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/clk_100MHz.v" 91 0 0 } } { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666002964948 "|camera_test|clk_100MHz:m5|altpll:altpll_component|clk_100MHz_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1666002964948 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1666002964948 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "sdram_interface:m1\|asyn_fifo:m2\|dual_port_sync:m0\|ram_rtl_0 " "Inferred dual-clock RAM node \"sdram_interface:m1\|asyn_fifo:m2\|dual_port_sync:m0\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1666002965231 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "camera_interface:m0\|asyn_fifo:m2\|dual_port_sync:m0\|ram_rtl_0 " "Inferred dual-clock RAM node \"camera_interface:m0\|asyn_fifo:m2\|dual_port_sync:m0\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1666002965232 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 251 C:/Users/IDEA/Desktop/camera_module/db/camera_test.ram0_camera_interface_13f3216d.hdl.mif " "Memory depth (256) in the design file differs from memory depth (251) in the Memory Initialization File \"C:/Users/IDEA/Desktop/camera_module/db/camera_test.ram0_camera_interface_13f3216d.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1666002965235 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/IDEA/Desktop/camera_module/db/camera_test.ram0_camera_interface_13f3216d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/IDEA/Desktop/camera_module/db/camera_test.ram0_camera_interface_13f3216d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1666002965236 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sdram_interface:m1\|asyn_fifo:m2\|dual_port_sync:m0\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sdram_interface:m1\|asyn_fifo:m2\|dual_port_sync:m0\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666002965725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666002965725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666002965725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666002965725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666002965725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666002965725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666002965725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666002965725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666002965725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666002965725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666002965725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666002965725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666002965725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666002965725 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1666002965725 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "camera_interface:m0\|asyn_fifo:m2\|dual_port_sync:m0\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"camera_interface:m0\|asyn_fifo:m2\|dual_port_sync:m0\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666002965725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666002965725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666002965725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666002965725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666002965725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666002965725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666002965725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666002965725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666002965725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666002965725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666002965725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666002965725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666002965725 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1666002965725 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1666002965725 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1666002965725 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_interface:m1\|asyn_fifo:m2\|dual_port_sync:m0\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"sdram_interface:m1\|asyn_fifo:m2\|dual_port_sync:m0\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666002965834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_interface:m1\|asyn_fifo:m2\|dual_port_sync:m0\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"sdram_interface:m1\|asyn_fifo:m2\|dual_port_sync:m0\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002965834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002965834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002965834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002965834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002965834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002965834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002965834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002965834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002965834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002965834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002965834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002965834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002965834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666002965834 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666002965834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k8d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k8d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k8d1 " "Found entity 1: altsyncram_k8d1" {  } { { "db/altsyncram_k8d1.tdf" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/altsyncram_k8d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666002965881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666002965881 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1666002966149 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "cmos_scl " "Inserted always-enabled tri-state buffer between \"cmos_scl\" and its non-tri-state driver." {  } { { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1666002966168 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1666002966168 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "cmos_scl " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"cmos_scl\" is moved to its source" {  } { { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1666002966170 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1666002966170 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "FPGA_OV7670_Camera_Interface-main/src/asyn_fifo.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/asyn_fifo.v" 14 -1 0 } } { "FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/sdram_controller.v" 138 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1666002966174 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1666002966174 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "cmos_scl~synth " "Node \"cmos_scl~synth\"" {  } { { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666002966674 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1666002966674 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_rst_n VCC " "Pin \"cmos_rst_n\" is stuck at VCC" {  } { { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666002966674 "|camera_test|cmos_rst_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "cmos_pwdn GND " "Pin \"cmos_pwdn\" is stuck at GND" {  } { { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666002966674 "|camera_test|cmos_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledt\[1\] GND " "Pin \"ledt\[1\]\" is stuck at GND" {  } { { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666002966674 "|camera_test|ledt[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledt\[2\] GND " "Pin \"ledt\[2\]\" is stuck at GND" {  } { { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666002966674 "|camera_test|ledt[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666002966674 "|camera_test|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666002966674 "|camera_test|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666002966674 "|camera_test|sdram_dqm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out_r\[0\] GND " "Pin \"vga_out_r\[0\]\" is stuck at GND" {  } { { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666002966674 "|camera_test|vga_out_r[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out_r\[1\] GND " "Pin \"vga_out_r\[1\]\" is stuck at GND" {  } { { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666002966674 "|camera_test|vga_out_r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out_r\[2\] GND " "Pin \"vga_out_r\[2\]\" is stuck at GND" {  } { { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666002966674 "|camera_test|vga_out_r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out_g\[0\] GND " "Pin \"vga_out_g\[0\]\" is stuck at GND" {  } { { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666002966674 "|camera_test|vga_out_g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out_g\[1\] GND " "Pin \"vga_out_g\[1\]\" is stuck at GND" {  } { { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666002966674 "|camera_test|vga_out_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out_b\[0\] GND " "Pin \"vga_out_b\[0\]\" is stuck at GND" {  } { { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666002966674 "|camera_test|vga_out_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out_b\[1\] GND " "Pin \"vga_out_b\[1\]\" is stuck at GND" {  } { { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666002966674 "|camera_test|vga_out_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out_b\[2\] GND " "Pin \"vga_out_b\[2\]\" is stuck at GND" {  } { { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666002966674 "|camera_test|vga_out_b[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1666002966674 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666002966781 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1666002968658 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/IDEA/Desktop/camera_module/output_files/camera_test.map.smsg " "Generated suppressed messages file C:/Users/IDEA/Desktop/camera_module/output_files/camera_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666002968769 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "4 0 4 0 0 " "Adding 4 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666002968935 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666002968935 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1510 " "Implemented 1510 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666002969069 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666002969069 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1666002969069 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1379 " "Implemented 1379 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666002969069 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1666002969069 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1666002969069 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666002969069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666002969106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 19:36:09 2022 " "Processing ended: Mon Oct 17 19:36:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666002969106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666002969106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666002969106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666002969106 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1666002970762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666002970762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 19:36:10 2022 " "Processing started: Mon Oct 17 19:36:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666002970762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1666002970762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off camera_test -c camera_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off camera_test -c camera_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1666002970763 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1666002970945 ""}
{ "Info" "0" "" "Project  = camera_test" {  } {  } 0 0 "Project  = camera_test" 0 0 "Fitter" 0 0 1666002970946 ""}
{ "Info" "0" "" "Revision = camera_test" {  } {  } 0 0 "Revision = camera_test" 0 0 "Fitter" 0 0 1666002970946 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1666002971025 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1666002971025 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "camera_test EP4CE115F29C8 " "Selected device EP4CE115F29C8 for design \"camera_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1666002971041 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666002971092 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666002971092 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|wire_pll1_clk\[0\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/dcm_24mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_24mhz_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1666002971148 ""}  } { { "db/dcm_24mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_24mhz_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1666002971148 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|wire_pll1_clk\[0\] 33 10 0 0 " "Implementing clock multiplication of 33, clock division of 10, and phase shift of 0 degrees (0 ps) for dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/dcm_165mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_165mhz_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1666002971149 ""}  } { { "db/dcm_165mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_165mhz_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1666002971149 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/dcm_25mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_25mhz_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1666002971149 ""}  } { { "db/dcm_25mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_25mhz_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1666002971149 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/dcm_25mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_25mhz_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1666002971150 ""}  } { { "db/dcm_25mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_25mhz_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1666002971150 ""}
{ "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_MAIN" "camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|pll1 " "The input clock frequency specification of PLL \"camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|pll1\" is different from the output clock frequency specification of the source PLLs that are driving it" { { "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_DETAIL" "camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|pll1 0 dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 0 50.0 MHz 25.0 MHz " "Input port inclk\[0\] of PLL \"camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|pll1\" and its source clk\[0\] (the output port of PLL \"dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1\") have different specified frequencies, 50.0 MHz and 25.0 MHz respectively" {  } { { "db/dcm_24mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_24mhz_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "dcm_24MHz.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/dcm_24MHz.v" 91 0 0 } } { "FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" 387 0 0 } } { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 71 0 0 } } { "db/dcm_25mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_25mhz_altpll.v" 44 -1 0 } } { "dcm_25MHz.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/dcm_25MHz.v" 91 0 0 } } { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 131 0 0 } }  } 1 15043 "Input port inclk\[%2!d!\] of PLL \"%1!s!\" and its source clk\[%4!d!\] (the output port of PLL \"%3!s!\") have different specified frequencies, %5!s! and %6!s! respectively" 0 0 "Design Software" 0 -1 1666002971435 ""}  } { { "db/dcm_24mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_24mhz_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "dcm_24MHz.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/dcm_24MHz.v" 91 0 0 } } { "FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" 387 0 0 } } { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 71 0 0 } }  } 1 15042 "The input clock frequency specification of PLL \"%1!s!\" is different from the output clock frequency specification of the source PLLs that are driving it" 0 0 "Fitter" 0 -1 1666002971435 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1666002971442 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1666002971450 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C8 " "Device EP4CE40F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666002971657 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C8 " "Device EP4CE30F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666002971657 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C8 " "Device EP4CE55F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666002971657 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C8 " "Device EP4CE75F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666002971657 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1666002971657 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 3747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666002971660 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 3749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666002971660 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 3751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666002971660 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 3753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666002971660 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 3755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666002971660 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1666002971660 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1666002971662 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1666002971854 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 " "The parameters of the PLL dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 and the PLL dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 and PLL dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 33 " "The value of the parameter \"M\" for the PLL atom dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 is 33" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666002972451 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666002972451 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1666002972451 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 and PLL dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 5 " "The value of the parameter \"N\" for the PLL atom dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 is 5" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666002972451 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666002972451 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1666002972451 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 and PLL dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 6000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 is 6000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666002972451 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666002972451 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1666002972451 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 and PLL dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 10150 " "The value of the parameter \"Min Lock Period\" for the PLL atom dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 is 10150" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666002972451 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666002972451 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1666002972451 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 and PLL dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 20408 " "The value of the parameter \"Max Lock Period\" for the PLL atom dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 is 20408" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666002972451 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666002972451 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1666002972451 ""}  } { { "db/dcm_25mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_25mhz_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/dcm_165mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_165mhz_altpll.v" 78 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1666002972451 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 " "The parameters of the PLL vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 and the PLL dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 and PLL vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 33 " "The value of the parameter \"M\" for the PLL atom dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 is 33" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666002972453 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666002972453 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1666002972453 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 and PLL vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 5 " "The value of the parameter \"N\" for the PLL atom dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 is 5" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666002972453 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666002972453 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1666002972453 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 and PLL vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 6000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 is 6000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666002972453 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666002972453 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1666002972453 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 and PLL vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 10150 " "The value of the parameter \"Min Lock Period\" for the PLL atom dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 is 10150" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666002972453 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666002972453 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1666002972453 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 and PLL vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 20408 " "The value of the parameter \"Max Lock Period\" for the PLL atom dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 is 20408" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666002972453 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666002972453 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1666002972453 ""}  } { { "db/dcm_25mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_25mhz_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/dcm_165mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_165mhz_altpll.v" 78 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1666002972453 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 " "Successfully merged PLL vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 and PLL dcm_25MHz:m4\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1" {  } { { "db/dcm_25mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_25mhz_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "Fitter" 0 -1 1666002972454 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 " "The parameters of the PLL vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 and the PLL dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 and PLL vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 33 " "The value of the parameter \"M\" for the PLL atom dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 is 33" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666002972454 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666002972454 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1666002972454 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 and PLL vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 5 " "The value of the parameter \"N\" for the PLL atom dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 is 5" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666002972454 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666002972454 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1666002972454 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 and PLL vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 6000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 is 6000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666002972454 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666002972454 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1666002972454 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 and PLL vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 10150 " "The value of the parameter \"Min Lock Period\" for the PLL atom dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 is 10150" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666002972454 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666002972454 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1666002972454 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 and PLL vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 20408 " "The value of the parameter \"Max Lock Period\" for the PLL atom dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|pll1 is 20408" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666002972454 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1666002972454 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1666002972454 ""}  } { { "db/dcm_25mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_25mhz_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/dcm_165mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_165mhz_altpll.v" 78 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1666002972454 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/dcm_25mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_25mhz_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1666002972483 ""}  } { { "db/dcm_25mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_25mhz_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1666002972483 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|wire_pll1_clk\[0\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/dcm_24mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_24mhz_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1666002972489 ""}  } { { "db/dcm_24mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_24mhz_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1666002972489 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 0 Pin_Y2 " "PLL \"vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 114 0 0 } } { "db/dcm_25mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_25mhz_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1666002972490 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "camera_test.sdc " "Synopsys Design Constraints File file not found: 'camera_test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1666002972808 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1666002972808 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1666002972814 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1666002972815 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1666002972828 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1666002972829 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: m0\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 40.000 found on PLL node: m0\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: m0\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 40.000 found on PLL node: m0\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1666002972829 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1666002972829 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1666002972829 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666002972931 ""}  } { { "db/dcm_24mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_24mhz_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666002972931 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node dcm_165MHz:m3\|altpll:altpll_component\|dcm_165MHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666002972931 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666002972931 ""}  } { { "db/dcm_165mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_165mhz_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666002972931 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1666002972931 ""}  } { { "db/dcm_25mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_25mhz_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666002972931 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1666002973266 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1666002973267 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1666002973268 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666002973269 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666002973272 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1666002973275 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1666002973275 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1666002973276 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1666002973350 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Block RAM " "Packed 16 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1666002973352 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1666002973352 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|pll1 0 " "PLL \"camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|pll1 driven by vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|pll1\" is driven by vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl" {  } { { "db/dcm_24mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_24mhz_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "dcm_24MHz.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/dcm_24MHz.v" 91 0 0 } } { "FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" 387 0 0 } } { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 71 0 0 } } { "db/dcm_25mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_25mhz_altpll.v" 44 -1 0 } } { "dcm_25MHz.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/dcm_25MHz.v" 91 0 0 } } { "FPGA_OV7670_Camera_Interface-main/src/vga_interface.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/vga_interface.v" 83 0 0 } } { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 114 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1666002973416 ""}  } { { "db/dcm_24mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_24mhz_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "dcm_24MHz.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/dcm_24MHz.v" 91 0 0 } } { "FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" 387 0 0 } } { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 71 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1666002973416 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/dcm_24mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_24mhz_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "dcm_24MHz.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/dcm_24MHz.v" 91 0 0 } } { "FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" 387 0 0 } } { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 71 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1666002973416 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|pll1 clk\[0\] cmos_xclk~output " "PLL \"camera_interface:m0\|dcm_24MHz:m1\|altpll:altpll_component\|dcm_24MHz_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"cmos_xclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/dcm_24mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_24mhz_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "dcm_24MHz.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/dcm_24MHz.v" 91 0 0 } } { "FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/camera_interface.v" 387 0 0 } } { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 71 0 0 } } { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 10 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1666002973416 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1 clk\[0\] clk_out~output " "PLL \"vga_interface:m2\|dcm_25MHz:m1\|altpll:altpll_component\|dcm_25MHz_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"clk_out~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/dcm_25mhz_altpll.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/db/dcm_25mhz_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "dcm_25MHz.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/dcm_25MHz.v" 91 0 0 } } { "FPGA_OV7670_Camera_Interface-main/src/vga_interface.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/FPGA_OV7670_Camera_Interface-main/src/vga_interface.v" 83 0 0 } } { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 114 0 0 } } { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 27 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1666002973427 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666002973629 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1666002973636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1666002975814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666002976161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1666002976202 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1666002978890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666002978890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1666002979279 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1666002982208 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1666002982208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1666002984398 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1666002984398 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666002984402 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.97 " "Total time spent on timing analysis during the Fitter is 0.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1666002984536 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666002984553 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666002984846 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666002984847 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666002985231 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666002985869 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "cmos_scl a permanently enabled " "Pin cmos_scl has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { cmos_scl } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_scl" } } } } { "camera_test.v" "" { Text "C:/Users/IDEA/Desktop/camera_module/camera_test.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/IDEA/Desktop/camera_module/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1666002986401 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1666002986401 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/IDEA/Desktop/camera_module/output_files/camera_test.fit.smsg " "Generated suppressed messages file C:/Users/IDEA/Desktop/camera_module/output_files/camera_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1666002986515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5739 " "Peak virtual memory: 5739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666002987051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 19:36:27 2022 " "Processing ended: Mon Oct 17 19:36:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666002987051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666002987051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666002987051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1666002987051 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1666002988490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666002988490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 19:36:28 2022 " "Processing started: Mon Oct 17 19:36:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666002988490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1666002988490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off camera_test -c camera_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off camera_test -c camera_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1666002988490 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1666002988894 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1666002991224 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1666002991319 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666002991625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 19:36:31 2022 " "Processing ended: Mon Oct 17 19:36:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666002991625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666002991625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666002991625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1666002991625 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1666002992418 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1666002993264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666002993265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 19:36:32 2022 " "Processing started: Mon Oct 17 19:36:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666002993265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1666002993265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta camera_test -c camera_test " "Command: quartus_sta camera_test -c camera_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1666002993265 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1666002993451 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1666002993690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1666002993690 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666002993743 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666002993743 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "camera_test.sdc " "Synopsys Design Constraints File file not found: 'camera_test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1666002994186 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1666002994186 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1666002994189 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m0\|m1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{m0\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{m0\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{m0\|m1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{m0\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{m0\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1666002994189 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m2\|m1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{m2\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{m2\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{m2\|m1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{m2\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{m2\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1666002994189 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{m3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 33 -duty_cycle 50.00 -name \{m3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{m3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{m3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -multiply_by 33 -duty_cycle 50.00 -name \{m3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{m3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1666002994189 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666002994189 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1666002994190 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1666002994190 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1666002994197 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666002994198 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: m0\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 40.000 found on PLL node: m0\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: m0\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 40.000 found on PLL node: m0\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1666002994198 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666002994198 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1666002994199 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1666002994218 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1666002994258 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666002994258 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.756 " "Worst-case setup slack is -5.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002994261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002994261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.756            -210.102 m3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.756            -210.102 m3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002994261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.958            -239.941 m2\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.958            -239.941 m2\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002994261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666002994261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.396 " "Worst-case hold slack is 0.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002994268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002994268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 m3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.396               0.000 m3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002994268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 m2\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.443               0.000 m2\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002994268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666002994268 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666002994271 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666002994273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.859 " "Worst-case minimum pulse width slack is 1.859" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002994275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002994275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.859               0.000 m3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.859               0.000 m3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002994275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.944               0.000 clk  " "    9.944               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002994275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.638               0.000 m2\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.638               0.000 m2\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002994275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666002994275 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666002994328 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 32 " "Number of Synchronizer Chains Found: 32" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666002994328 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666002994328 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666002994328 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 4.435 ns " "Worst Case Available Settling Time: 4.435 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666002994328 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666002994328 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666002994328 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1666002994333 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1666002994355 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1666002994832 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666002995047 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: m0\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 40.000 found on PLL node: m0\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: m0\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 40.000 found on PLL node: m0\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1666002995048 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666002995048 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1666002995080 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666002995080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.315 " "Worst-case setup slack is -5.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002995086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002995086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.315            -176.222 m3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.315            -176.222 m3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002995086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.549            -221.696 m2\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.549            -221.696 m2\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002995086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666002995086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.374 " "Worst-case hold slack is 0.374" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002995098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002995098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 m3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.374               0.000 m3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002995098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 m2\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.392               0.000 m2\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002995098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666002995098 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666002995102 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666002995107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.859 " "Worst-case minimum pulse width slack is 1.859" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002995112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002995112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.859               0.000 m3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.859               0.000 m3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002995112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.938               0.000 clk  " "    9.938               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002995112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.628               0.000 m2\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.628               0.000 m2\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002995112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666002995112 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666002995188 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 32 " "Number of Synchronizer Chains Found: 32" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666002995188 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666002995188 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666002995188 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 4.472 ns " "Worst Case Available Settling Time: 4.472 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666002995188 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666002995188 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666002995188 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1666002995195 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666002995368 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: m0\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 40.000 found on PLL node: m0\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000 " "Clock: m0\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 40.000 found on PLL node: m0\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1666002995368 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666002995368 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1666002995375 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666002995375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.022 " "Worst-case setup slack is -2.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002995380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002995380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.022             -60.497 m3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.022             -60.497 m3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002995380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.430             -56.018 m2\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.430             -56.018 m2\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002995380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666002995380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.049 " "Worst-case hold slack is 0.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002995391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002995391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.049               0.000 m2\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.049               0.000 m2\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002995391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 m3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.138               0.000 m3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002995391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666002995391 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666002995396 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666002995401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.782 " "Worst-case minimum pulse width slack is 2.782" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002995407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002995407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.782               0.000 m3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.782               0.000 m3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002995407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.572               0.000 clk  " "    9.572               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002995407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.758               0.000 m2\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.758               0.000 m2\|m1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666002995407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666002995407 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 32 synchronizer chains. " "Report Metastability: Found 32 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666002995472 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 32 " "Number of Synchronizer Chains Found: 32" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666002995472 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666002995472 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666002995472 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.281 ns " "Worst Case Available Settling Time: 5.281 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666002995472 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1666002995472 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666002995472 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1666002995935 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1666002995938 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666002996037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 19:36:36 2022 " "Processing ended: Mon Oct 17 19:36:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666002996037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666002996037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666002996037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1666002996037 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1666002997400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666002997401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 17 19:36:37 2022 " "Processing started: Mon Oct 17 19:36:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666002997401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1666002997401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off camera_test -c camera_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off camera_test -c camera_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1666002997401 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1666002998103 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "camera_test.vo C:/Users/IDEA/Desktop/camera_module/simulation/modelsim/ simulation " "Generated file camera_test.vo in folder \"C:/Users/IDEA/Desktop/camera_module/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1666002998370 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666002998413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 17 19:36:38 2022 " "Processing ended: Mon Oct 17 19:36:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666002998413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666002998413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666002998413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1666002998413 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 103 s " "Quartus Prime Full Compilation was successful. 0 errors, 103 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1666002999217 ""}
