Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /media/sf_SF2/ml/O2B/platforms/altera/mini5/qsys/platform.qsys --block-symbol-file --output-directory=/media/sf_SF2/ml/O2B/platforms/altera/mini5/qsys/platform --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading qsys/platform.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 17.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk [clock_source 17.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 17.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module onchip_memory
Progress: Adding sdram [altera_avalon_new_sdram_controller 17.1]
Progress: Parameterizing module sdram
Progress: Adding sys_timer [altera_avalon_timer 17.1]
Progress: Parameterizing module sys_timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: platform.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: platform.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /media/sf_SF2/ml/O2B/platforms/altera/mini5/qsys/platform.qsys --synthesis=VERILOG --output-directory=/media/sf_SF2/ml/O2B/platforms/altera/mini5/qsys/platform/synthesis --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading qsys/platform.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 17.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk [clock_source 17.1]
Progress: Parameterizing module clk
Progress: Adding cpu [altera_nios2_gen2 17.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module onchip_memory
Progress: Adding sdram [altera_avalon_new_sdram_controller 17.1]
Progress: Parameterizing module sdram
Progress: Adding sys_timer [altera_avalon_timer 17.1]
Progress: Parameterizing module sys_timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: platform.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: platform.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: platform: Generating platform "platform" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: altpll_0: "platform" instantiated altpll "altpll_0"
Info: cpu: "platform" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart: Starting RTL generation for module 'platform_jtag_uart'
Info: jtag_uart:   Generation command is [exec /home/js/altera/17.1/quartus/linux64/perl/bin/perl -I /home/js/altera/17.1/quartus/linux64/perl/lib -I /home/js/altera/17.1/quartus/sopc_builder/bin/europa -I /home/js/altera/17.1/quartus/sopc_builder/bin/perl_lib -I /home/js/altera/17.1/quartus/sopc_builder/bin -I /home/js/altera/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/js/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/js/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=platform_jtag_uart --dir=/tmp/alt9018_6576596002542250673.dir/0004_jtag_uart_gen/ --quartus_dir=/home/js/altera/17.1/quartus --verilog --config=/tmp/alt9018_6576596002542250673.dir/0004_jtag_uart_gen//platform_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'platform_jtag_uart'
Info: jtag_uart: "platform" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: onchip_memory: Starting RTL generation for module 'platform_onchip_memory'
Info: onchip_memory:   Generation command is [exec /home/js/altera/17.1/quartus/linux64/perl/bin/perl -I /home/js/altera/17.1/quartus/linux64/perl/lib -I /home/js/altera/17.1/quartus/sopc_builder/bin/europa -I /home/js/altera/17.1/quartus/sopc_builder/bin/perl_lib -I /home/js/altera/17.1/quartus/sopc_builder/bin -I /home/js/altera/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/js/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/js/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=platform_onchip_memory --dir=/tmp/alt9018_6576596002542250673.dir/0005_onchip_memory_gen/ --quartus_dir=/home/js/altera/17.1/quartus --verilog --config=/tmp/alt9018_6576596002542250673.dir/0005_onchip_memory_gen//platform_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'platform_onchip_memory'
Info: onchip_memory: "platform" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: sdram: Starting RTL generation for module 'platform_sdram'
Info: sdram:   Generation command is [exec /home/js/altera/17.1/quartus/linux64/perl/bin/perl -I /home/js/altera/17.1/quartus/linux64/perl/lib -I /home/js/altera/17.1/quartus/sopc_builder/bin/europa -I /home/js/altera/17.1/quartus/sopc_builder/bin/perl_lib -I /home/js/altera/17.1/quartus/sopc_builder/bin -I /home/js/altera/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/js/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/js/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=platform_sdram --dir=/tmp/alt9018_6576596002542250673.dir/0006_sdram_gen/ --quartus_dir=/home/js/altera/17.1/quartus --verilog --config=/tmp/alt9018_6576596002542250673.dir/0006_sdram_gen//platform_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'platform_sdram'
Info: sdram: "platform" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sys_timer: Starting RTL generation for module 'platform_sys_timer'
Info: sys_timer:   Generation command is [exec /home/js/altera/17.1/quartus/linux64//perl/bin/perl -I /home/js/altera/17.1/quartus/linux64//perl/lib -I /home/js/altera/17.1/quartus/sopc_builder/bin/europa -I /home/js/altera/17.1/quartus/sopc_builder/bin/perl_lib -I /home/js/altera/17.1/quartus/sopc_builder/bin -I /home/js/altera/17.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/js/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/js/altera/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=platform_sys_timer --dir=/tmp/alt9018_6576596002542250673.dir/0007_sys_timer_gen/ --quartus_dir=/home/js/altera/17.1/quartus --verilog --config=/tmp/alt9018_6576596002542250673.dir/0007_sys_timer_gen//platform_sys_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_timer: Done RTL generation for module 'platform_sys_timer'
Info: sys_timer: "platform" instantiated altera_avalon_timer "sys_timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "platform" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "platform" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "platform" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'platform_cpu_cpu'
Info: cpu:   Generation command is [exec /home/js/altera/17.1/quartus/linux64//eperlcmd -I /home/js/altera/17.1/quartus/linux64//perl/lib -I /home/js/altera/17.1/quartus/sopc_builder/bin/europa -I /home/js/altera/17.1/quartus/sopc_builder/bin/perl_lib -I /home/js/altera/17.1/quartus/sopc_builder/bin -I /home/js/altera/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/js/altera/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/js/altera/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/js/altera/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/js/altera/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=platform_cpu_cpu --dir=/tmp/alt9018_6576596002542250673.dir/0010_cpu_gen/ --quartus_bindir=/home/js/altera/17.1/quartus/linux64/ --verilog --config=/tmp/alt9018_6576596002542250673.dir/0010_cpu_gen//platform_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.01.26 17:57:34 (*) Starting Nios II generation
Info: cpu: # 2022.01.26 17:57:34 (*)   Checking for plaintext license.
Info: cpu: # 2022.01.26 17:57:35 (*)   Plaintext license not found.
Info: cpu: # 2022.01.26 17:57:35 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2022.01.26 17:57:35 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.01.26 17:57:35 (*)   Creating all objects for CPU
Info: cpu: # 2022.01.26 17:57:36 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.01.26 17:57:36 (*)   Creating plain-text RTL
Info: cpu: # 2022.01.26 17:57:37 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'platform_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /media/sf_SF2/ml/O2B/platforms/altera/mini5/qsys/platform/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /media/sf_SF2/ml/O2B/platforms/altera/mini5/qsys/platform/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /media/sf_SF2/ml/O2B/platforms/altera/mini5/qsys/platform/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file /media/sf_SF2/ml/O2B/platforms/altera/mini5/qsys/platform/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /media/sf_SF2/ml/O2B/platforms/altera/mini5/qsys/platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /media/sf_SF2/ml/O2B/platforms/altera/mini5/qsys/platform/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_005: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
Info: platform: Done "platform" with 35 modules, 59 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
