// Seed: 218877968
module module_0;
  parameter id_1 = 1;
endmodule
module module_1 #(
    parameter id_5 = 32'd54
) (
    output tri1  id_0,
    input  tri1  id_1,
    input  tri   id_2,
    input  tri0  id_3,
    input  wand  id_4,
    input  wand  _id_5,
    inout  logic id_6
);
  module_0 modCall_1 ();
  logic [7:0][-1 'b0 : 1] id_8, id_9, id_10, id_11;
  genvar id_12;
  always
    if (1) begin : LABEL_0
      id_6 = id_9[~1] == id_12;
      id_9[id_5] = 1;
    end
endmodule
