
mini-projet-442.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f6cc  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000e58c  0800f89c  0800f89c  0001089c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801de28  0801de28  0001f0b4  2**0
                  CONTENTS
  4 .ARM          00000008  0801de28  0801de28  0001ee28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801de30  0801de30  0001f0b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801de30  0801de30  0001ee30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801de34  0801de34  0001ee34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b4  20000000  0801de38  0001f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004c74  200000b4  0801deec  0001f0b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004d28  0801deec  0001fd28  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001f0b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000313f5  00000000  00000000  0001f0e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000074da  00000000  00000000  000504d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002850  00000000  00000000  000579b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001f15  00000000  00000000  0005a208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003139d  00000000  00000000  0005c11d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00036491  00000000  00000000  0008d4ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011949a  00000000  00000000  000c394b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001dcde5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b364  00000000  00000000  001dce28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  001e818c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000b4 	.word	0x200000b4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800f884 	.word	0x0800f884

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000b8 	.word	0x200000b8
 800020c:	0800f884 	.word	0x0800f884

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__aeabi_d2uiz>:
 8000a4c:	004a      	lsls	r2, r1, #1
 8000a4e:	d211      	bcs.n	8000a74 <__aeabi_d2uiz+0x28>
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a54:	d211      	bcs.n	8000a7a <__aeabi_d2uiz+0x2e>
 8000a56:	d50d      	bpl.n	8000a74 <__aeabi_d2uiz+0x28>
 8000a58:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d40e      	bmi.n	8000a80 <__aeabi_d2uiz+0x34>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a72:	4770      	bx	lr
 8000a74:	f04f 0000 	mov.w	r0, #0
 8000a78:	4770      	bx	lr
 8000a7a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a7e:	d102      	bne.n	8000a86 <__aeabi_d2uiz+0x3a>
 8000a80:	f04f 30ff 	mov.w	r0, #4294967295
 8000a84:	4770      	bx	lr
 8000a86:	f04f 0000 	mov.w	r0, #0
 8000a8a:	4770      	bx	lr

08000a8c <__aeabi_uldivmod>:
 8000a8c:	b953      	cbnz	r3, 8000aa4 <__aeabi_uldivmod+0x18>
 8000a8e:	b94a      	cbnz	r2, 8000aa4 <__aeabi_uldivmod+0x18>
 8000a90:	2900      	cmp	r1, #0
 8000a92:	bf08      	it	eq
 8000a94:	2800      	cmpeq	r0, #0
 8000a96:	bf1c      	itt	ne
 8000a98:	f04f 31ff 	movne.w	r1, #4294967295
 8000a9c:	f04f 30ff 	movne.w	r0, #4294967295
 8000aa0:	f000 b96a 	b.w	8000d78 <__aeabi_idiv0>
 8000aa4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aa8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aac:	f000 f806 	bl	8000abc <__udivmoddi4>
 8000ab0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ab4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ab8:	b004      	add	sp, #16
 8000aba:	4770      	bx	lr

08000abc <__udivmoddi4>:
 8000abc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ac0:	9d08      	ldr	r5, [sp, #32]
 8000ac2:	460c      	mov	r4, r1
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d14e      	bne.n	8000b66 <__udivmoddi4+0xaa>
 8000ac8:	4694      	mov	ip, r2
 8000aca:	458c      	cmp	ip, r1
 8000acc:	4686      	mov	lr, r0
 8000ace:	fab2 f282 	clz	r2, r2
 8000ad2:	d962      	bls.n	8000b9a <__udivmoddi4+0xde>
 8000ad4:	b14a      	cbz	r2, 8000aea <__udivmoddi4+0x2e>
 8000ad6:	f1c2 0320 	rsb	r3, r2, #32
 8000ada:	4091      	lsls	r1, r2
 8000adc:	fa20 f303 	lsr.w	r3, r0, r3
 8000ae0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ae4:	4319      	orrs	r1, r3
 8000ae6:	fa00 fe02 	lsl.w	lr, r0, r2
 8000aea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000aee:	fa1f f68c 	uxth.w	r6, ip
 8000af2:	fbb1 f4f7 	udiv	r4, r1, r7
 8000af6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000afa:	fb07 1114 	mls	r1, r7, r4, r1
 8000afe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b02:	fb04 f106 	mul.w	r1, r4, r6
 8000b06:	4299      	cmp	r1, r3
 8000b08:	d90a      	bls.n	8000b20 <__udivmoddi4+0x64>
 8000b0a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b0e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000b12:	f080 8112 	bcs.w	8000d3a <__udivmoddi4+0x27e>
 8000b16:	4299      	cmp	r1, r3
 8000b18:	f240 810f 	bls.w	8000d3a <__udivmoddi4+0x27e>
 8000b1c:	3c02      	subs	r4, #2
 8000b1e:	4463      	add	r3, ip
 8000b20:	1a59      	subs	r1, r3, r1
 8000b22:	fa1f f38e 	uxth.w	r3, lr
 8000b26:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b2a:	fb07 1110 	mls	r1, r7, r0, r1
 8000b2e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b32:	fb00 f606 	mul.w	r6, r0, r6
 8000b36:	429e      	cmp	r6, r3
 8000b38:	d90a      	bls.n	8000b50 <__udivmoddi4+0x94>
 8000b3a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b3e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b42:	f080 80fc 	bcs.w	8000d3e <__udivmoddi4+0x282>
 8000b46:	429e      	cmp	r6, r3
 8000b48:	f240 80f9 	bls.w	8000d3e <__udivmoddi4+0x282>
 8000b4c:	4463      	add	r3, ip
 8000b4e:	3802      	subs	r0, #2
 8000b50:	1b9b      	subs	r3, r3, r6
 8000b52:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000b56:	2100      	movs	r1, #0
 8000b58:	b11d      	cbz	r5, 8000b62 <__udivmoddi4+0xa6>
 8000b5a:	40d3      	lsrs	r3, r2
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	e9c5 3200 	strd	r3, r2, [r5]
 8000b62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b66:	428b      	cmp	r3, r1
 8000b68:	d905      	bls.n	8000b76 <__udivmoddi4+0xba>
 8000b6a:	b10d      	cbz	r5, 8000b70 <__udivmoddi4+0xb4>
 8000b6c:	e9c5 0100 	strd	r0, r1, [r5]
 8000b70:	2100      	movs	r1, #0
 8000b72:	4608      	mov	r0, r1
 8000b74:	e7f5      	b.n	8000b62 <__udivmoddi4+0xa6>
 8000b76:	fab3 f183 	clz	r1, r3
 8000b7a:	2900      	cmp	r1, #0
 8000b7c:	d146      	bne.n	8000c0c <__udivmoddi4+0x150>
 8000b7e:	42a3      	cmp	r3, r4
 8000b80:	d302      	bcc.n	8000b88 <__udivmoddi4+0xcc>
 8000b82:	4290      	cmp	r0, r2
 8000b84:	f0c0 80f0 	bcc.w	8000d68 <__udivmoddi4+0x2ac>
 8000b88:	1a86      	subs	r6, r0, r2
 8000b8a:	eb64 0303 	sbc.w	r3, r4, r3
 8000b8e:	2001      	movs	r0, #1
 8000b90:	2d00      	cmp	r5, #0
 8000b92:	d0e6      	beq.n	8000b62 <__udivmoddi4+0xa6>
 8000b94:	e9c5 6300 	strd	r6, r3, [r5]
 8000b98:	e7e3      	b.n	8000b62 <__udivmoddi4+0xa6>
 8000b9a:	2a00      	cmp	r2, #0
 8000b9c:	f040 8090 	bne.w	8000cc0 <__udivmoddi4+0x204>
 8000ba0:	eba1 040c 	sub.w	r4, r1, ip
 8000ba4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ba8:	fa1f f78c 	uxth.w	r7, ip
 8000bac:	2101      	movs	r1, #1
 8000bae:	fbb4 f6f8 	udiv	r6, r4, r8
 8000bb2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bb6:	fb08 4416 	mls	r4, r8, r6, r4
 8000bba:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bbe:	fb07 f006 	mul.w	r0, r7, r6
 8000bc2:	4298      	cmp	r0, r3
 8000bc4:	d908      	bls.n	8000bd8 <__udivmoddi4+0x11c>
 8000bc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000bca:	f106 34ff 	add.w	r4, r6, #4294967295
 8000bce:	d202      	bcs.n	8000bd6 <__udivmoddi4+0x11a>
 8000bd0:	4298      	cmp	r0, r3
 8000bd2:	f200 80cd 	bhi.w	8000d70 <__udivmoddi4+0x2b4>
 8000bd6:	4626      	mov	r6, r4
 8000bd8:	1a1c      	subs	r4, r3, r0
 8000bda:	fa1f f38e 	uxth.w	r3, lr
 8000bde:	fbb4 f0f8 	udiv	r0, r4, r8
 8000be2:	fb08 4410 	mls	r4, r8, r0, r4
 8000be6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000bea:	fb00 f707 	mul.w	r7, r0, r7
 8000bee:	429f      	cmp	r7, r3
 8000bf0:	d908      	bls.n	8000c04 <__udivmoddi4+0x148>
 8000bf2:	eb1c 0303 	adds.w	r3, ip, r3
 8000bf6:	f100 34ff 	add.w	r4, r0, #4294967295
 8000bfa:	d202      	bcs.n	8000c02 <__udivmoddi4+0x146>
 8000bfc:	429f      	cmp	r7, r3
 8000bfe:	f200 80b0 	bhi.w	8000d62 <__udivmoddi4+0x2a6>
 8000c02:	4620      	mov	r0, r4
 8000c04:	1bdb      	subs	r3, r3, r7
 8000c06:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c0a:	e7a5      	b.n	8000b58 <__udivmoddi4+0x9c>
 8000c0c:	f1c1 0620 	rsb	r6, r1, #32
 8000c10:	408b      	lsls	r3, r1
 8000c12:	fa22 f706 	lsr.w	r7, r2, r6
 8000c16:	431f      	orrs	r7, r3
 8000c18:	fa20 fc06 	lsr.w	ip, r0, r6
 8000c1c:	fa04 f301 	lsl.w	r3, r4, r1
 8000c20:	ea43 030c 	orr.w	r3, r3, ip
 8000c24:	40f4      	lsrs	r4, r6
 8000c26:	fa00 f801 	lsl.w	r8, r0, r1
 8000c2a:	0c38      	lsrs	r0, r7, #16
 8000c2c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000c30:	fbb4 fef0 	udiv	lr, r4, r0
 8000c34:	fa1f fc87 	uxth.w	ip, r7
 8000c38:	fb00 441e 	mls	r4, r0, lr, r4
 8000c3c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c40:	fb0e f90c 	mul.w	r9, lr, ip
 8000c44:	45a1      	cmp	r9, r4
 8000c46:	fa02 f201 	lsl.w	r2, r2, r1
 8000c4a:	d90a      	bls.n	8000c62 <__udivmoddi4+0x1a6>
 8000c4c:	193c      	adds	r4, r7, r4
 8000c4e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000c52:	f080 8084 	bcs.w	8000d5e <__udivmoddi4+0x2a2>
 8000c56:	45a1      	cmp	r9, r4
 8000c58:	f240 8081 	bls.w	8000d5e <__udivmoddi4+0x2a2>
 8000c5c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000c60:	443c      	add	r4, r7
 8000c62:	eba4 0409 	sub.w	r4, r4, r9
 8000c66:	fa1f f983 	uxth.w	r9, r3
 8000c6a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000c6e:	fb00 4413 	mls	r4, r0, r3, r4
 8000c72:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000c76:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c7a:	45a4      	cmp	ip, r4
 8000c7c:	d907      	bls.n	8000c8e <__udivmoddi4+0x1d2>
 8000c7e:	193c      	adds	r4, r7, r4
 8000c80:	f103 30ff 	add.w	r0, r3, #4294967295
 8000c84:	d267      	bcs.n	8000d56 <__udivmoddi4+0x29a>
 8000c86:	45a4      	cmp	ip, r4
 8000c88:	d965      	bls.n	8000d56 <__udivmoddi4+0x29a>
 8000c8a:	3b02      	subs	r3, #2
 8000c8c:	443c      	add	r4, r7
 8000c8e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000c92:	fba0 9302 	umull	r9, r3, r0, r2
 8000c96:	eba4 040c 	sub.w	r4, r4, ip
 8000c9a:	429c      	cmp	r4, r3
 8000c9c:	46ce      	mov	lr, r9
 8000c9e:	469c      	mov	ip, r3
 8000ca0:	d351      	bcc.n	8000d46 <__udivmoddi4+0x28a>
 8000ca2:	d04e      	beq.n	8000d42 <__udivmoddi4+0x286>
 8000ca4:	b155      	cbz	r5, 8000cbc <__udivmoddi4+0x200>
 8000ca6:	ebb8 030e 	subs.w	r3, r8, lr
 8000caa:	eb64 040c 	sbc.w	r4, r4, ip
 8000cae:	fa04 f606 	lsl.w	r6, r4, r6
 8000cb2:	40cb      	lsrs	r3, r1
 8000cb4:	431e      	orrs	r6, r3
 8000cb6:	40cc      	lsrs	r4, r1
 8000cb8:	e9c5 6400 	strd	r6, r4, [r5]
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	e750      	b.n	8000b62 <__udivmoddi4+0xa6>
 8000cc0:	f1c2 0320 	rsb	r3, r2, #32
 8000cc4:	fa20 f103 	lsr.w	r1, r0, r3
 8000cc8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ccc:	fa24 f303 	lsr.w	r3, r4, r3
 8000cd0:	4094      	lsls	r4, r2
 8000cd2:	430c      	orrs	r4, r1
 8000cd4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd8:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cdc:	fa1f f78c 	uxth.w	r7, ip
 8000ce0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce4:	fb08 3110 	mls	r1, r8, r0, r3
 8000ce8:	0c23      	lsrs	r3, r4, #16
 8000cea:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cee:	fb00 f107 	mul.w	r1, r0, r7
 8000cf2:	4299      	cmp	r1, r3
 8000cf4:	d908      	bls.n	8000d08 <__udivmoddi4+0x24c>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f100 36ff 	add.w	r6, r0, #4294967295
 8000cfe:	d22c      	bcs.n	8000d5a <__udivmoddi4+0x29e>
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d92a      	bls.n	8000d5a <__udivmoddi4+0x29e>
 8000d04:	3802      	subs	r0, #2
 8000d06:	4463      	add	r3, ip
 8000d08:	1a5b      	subs	r3, r3, r1
 8000d0a:	b2a4      	uxth	r4, r4
 8000d0c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000d10:	fb08 3311 	mls	r3, r8, r1, r3
 8000d14:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d18:	fb01 f307 	mul.w	r3, r1, r7
 8000d1c:	42a3      	cmp	r3, r4
 8000d1e:	d908      	bls.n	8000d32 <__udivmoddi4+0x276>
 8000d20:	eb1c 0404 	adds.w	r4, ip, r4
 8000d24:	f101 36ff 	add.w	r6, r1, #4294967295
 8000d28:	d213      	bcs.n	8000d52 <__udivmoddi4+0x296>
 8000d2a:	42a3      	cmp	r3, r4
 8000d2c:	d911      	bls.n	8000d52 <__udivmoddi4+0x296>
 8000d2e:	3902      	subs	r1, #2
 8000d30:	4464      	add	r4, ip
 8000d32:	1ae4      	subs	r4, r4, r3
 8000d34:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d38:	e739      	b.n	8000bae <__udivmoddi4+0xf2>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	e6f0      	b.n	8000b20 <__udivmoddi4+0x64>
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e706      	b.n	8000b50 <__udivmoddi4+0x94>
 8000d42:	45c8      	cmp	r8, r9
 8000d44:	d2ae      	bcs.n	8000ca4 <__udivmoddi4+0x1e8>
 8000d46:	ebb9 0e02 	subs.w	lr, r9, r2
 8000d4a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000d4e:	3801      	subs	r0, #1
 8000d50:	e7a8      	b.n	8000ca4 <__udivmoddi4+0x1e8>
 8000d52:	4631      	mov	r1, r6
 8000d54:	e7ed      	b.n	8000d32 <__udivmoddi4+0x276>
 8000d56:	4603      	mov	r3, r0
 8000d58:	e799      	b.n	8000c8e <__udivmoddi4+0x1d2>
 8000d5a:	4630      	mov	r0, r6
 8000d5c:	e7d4      	b.n	8000d08 <__udivmoddi4+0x24c>
 8000d5e:	46d6      	mov	lr, sl
 8000d60:	e77f      	b.n	8000c62 <__udivmoddi4+0x1a6>
 8000d62:	4463      	add	r3, ip
 8000d64:	3802      	subs	r0, #2
 8000d66:	e74d      	b.n	8000c04 <__udivmoddi4+0x148>
 8000d68:	4606      	mov	r6, r0
 8000d6a:	4623      	mov	r3, r4
 8000d6c:	4608      	mov	r0, r1
 8000d6e:	e70f      	b.n	8000b90 <__udivmoddi4+0xd4>
 8000d70:	3e02      	subs	r6, #2
 8000d72:	4463      	add	r3, ip
 8000d74:	e730      	b.n	8000bd8 <__udivmoddi4+0x11c>
 8000d76:	bf00      	nop

08000d78 <__aeabi_idiv0>:
 8000d78:	4770      	bx	lr
 8000d7a:	bf00      	nop

08000d7c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b084      	sub	sp, #16
 8000d80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d82:	463b      	mov	r3, r7
 8000d84:	2200      	movs	r2, #0
 8000d86:	601a      	str	r2, [r3, #0]
 8000d88:	605a      	str	r2, [r3, #4]
 8000d8a:	609a      	str	r2, [r3, #8]
 8000d8c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000d8e:	4b21      	ldr	r3, [pc, #132]	@ (8000e14 <MX_ADC1_Init+0x98>)
 8000d90:	4a21      	ldr	r2, [pc, #132]	@ (8000e18 <MX_ADC1_Init+0x9c>)
 8000d92:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000d94:	4b1f      	ldr	r3, [pc, #124]	@ (8000e14 <MX_ADC1_Init+0x98>)
 8000d96:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000d9a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d9c:	4b1d      	ldr	r3, [pc, #116]	@ (8000e14 <MX_ADC1_Init+0x98>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000da2:	4b1c      	ldr	r3, [pc, #112]	@ (8000e14 <MX_ADC1_Init+0x98>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000da8:	4b1a      	ldr	r3, [pc, #104]	@ (8000e14 <MX_ADC1_Init+0x98>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000dae:	4b19      	ldr	r3, [pc, #100]	@ (8000e14 <MX_ADC1_Init+0x98>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000db6:	4b17      	ldr	r3, [pc, #92]	@ (8000e14 <MX_ADC1_Init+0x98>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000dbc:	4b15      	ldr	r3, [pc, #84]	@ (8000e14 <MX_ADC1_Init+0x98>)
 8000dbe:	4a17      	ldr	r2, [pc, #92]	@ (8000e1c <MX_ADC1_Init+0xa0>)
 8000dc0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000dc2:	4b14      	ldr	r3, [pc, #80]	@ (8000e14 <MX_ADC1_Init+0x98>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000dc8:	4b12      	ldr	r3, [pc, #72]	@ (8000e14 <MX_ADC1_Init+0x98>)
 8000dca:	2201      	movs	r2, #1
 8000dcc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000dce:	4b11      	ldr	r3, [pc, #68]	@ (8000e14 <MX_ADC1_Init+0x98>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000dd6:	4b0f      	ldr	r3, [pc, #60]	@ (8000e14 <MX_ADC1_Init+0x98>)
 8000dd8:	2201      	movs	r2, #1
 8000dda:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ddc:	480d      	ldr	r0, [pc, #52]	@ (8000e14 <MX_ADC1_Init+0x98>)
 8000dde:	f005 f88d 	bl	8005efc <HAL_ADC_Init>
 8000de2:	4603      	mov	r3, r0
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d001      	beq.n	8000dec <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000de8:	f002 fc86 	bl	80036f8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000dec:	2300      	movs	r3, #0
 8000dee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000df0:	2301      	movs	r3, #1
 8000df2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000df4:	2300      	movs	r3, #0
 8000df6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000df8:	463b      	mov	r3, r7
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	4805      	ldr	r0, [pc, #20]	@ (8000e14 <MX_ADC1_Init+0x98>)
 8000dfe:	f005 fa27 	bl	8006250 <HAL_ADC_ConfigChannel>
 8000e02:	4603      	mov	r3, r0
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d001      	beq.n	8000e0c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000e08:	f002 fc76 	bl	80036f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000e0c:	bf00      	nop
 8000e0e:	3710      	adds	r7, #16
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	200000d0 	.word	0x200000d0
 8000e18:	40012000 	.word	0x40012000
 8000e1c:	0f000001 	.word	0x0f000001

08000e20 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b084      	sub	sp, #16
 8000e24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000e26:	463b      	mov	r3, r7
 8000e28:	2200      	movs	r2, #0
 8000e2a:	601a      	str	r2, [r3, #0]
 8000e2c:	605a      	str	r2, [r3, #4]
 8000e2e:	609a      	str	r2, [r3, #8]
 8000e30:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8000e32:	4b21      	ldr	r3, [pc, #132]	@ (8000eb8 <MX_ADC3_Init+0x98>)
 8000e34:	4a21      	ldr	r2, [pc, #132]	@ (8000ebc <MX_ADC3_Init+0x9c>)
 8000e36:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000e38:	4b1f      	ldr	r3, [pc, #124]	@ (8000eb8 <MX_ADC3_Init+0x98>)
 8000e3a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000e3e:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000e40:	4b1d      	ldr	r3, [pc, #116]	@ (8000eb8 <MX_ADC3_Init+0x98>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000e46:	4b1c      	ldr	r3, [pc, #112]	@ (8000eb8 <MX_ADC3_Init+0x98>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000e4c:	4b1a      	ldr	r3, [pc, #104]	@ (8000eb8 <MX_ADC3_Init+0x98>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000e52:	4b19      	ldr	r3, [pc, #100]	@ (8000eb8 <MX_ADC3_Init+0x98>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e5a:	4b17      	ldr	r3, [pc, #92]	@ (8000eb8 <MX_ADC3_Init+0x98>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e60:	4b15      	ldr	r3, [pc, #84]	@ (8000eb8 <MX_ADC3_Init+0x98>)
 8000e62:	4a17      	ldr	r2, [pc, #92]	@ (8000ec0 <MX_ADC3_Init+0xa0>)
 8000e64:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e66:	4b14      	ldr	r3, [pc, #80]	@ (8000eb8 <MX_ADC3_Init+0x98>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000e6c:	4b12      	ldr	r3, [pc, #72]	@ (8000eb8 <MX_ADC3_Init+0x98>)
 8000e6e:	2201      	movs	r2, #1
 8000e70:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000e72:	4b11      	ldr	r3, [pc, #68]	@ (8000eb8 <MX_ADC3_Init+0x98>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e7a:	4b0f      	ldr	r3, [pc, #60]	@ (8000eb8 <MX_ADC3_Init+0x98>)
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000e80:	480d      	ldr	r0, [pc, #52]	@ (8000eb8 <MX_ADC3_Init+0x98>)
 8000e82:	f005 f83b 	bl	8005efc <HAL_ADC_Init>
 8000e86:	4603      	mov	r3, r0
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d001      	beq.n	8000e90 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8000e8c:	f002 fc34 	bl	80036f8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000e90:	2306      	movs	r3, #6
 8000e92:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e94:	2301      	movs	r3, #1
 8000e96:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000e9c:	463b      	mov	r3, r7
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	4805      	ldr	r0, [pc, #20]	@ (8000eb8 <MX_ADC3_Init+0x98>)
 8000ea2:	f005 f9d5 	bl	8006250 <HAL_ADC_ConfigChannel>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d001      	beq.n	8000eb0 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8000eac:	f002 fc24 	bl	80036f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000eb0:	bf00      	nop
 8000eb2:	3710      	adds	r7, #16
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	20000118 	.word	0x20000118
 8000ebc:	40012200 	.word	0x40012200
 8000ec0:	0f000001 	.word	0x0f000001

08000ec4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b08c      	sub	sp, #48	@ 0x30
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ecc:	f107 031c 	add.w	r3, r7, #28
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	601a      	str	r2, [r3, #0]
 8000ed4:	605a      	str	r2, [r3, #4]
 8000ed6:	609a      	str	r2, [r3, #8]
 8000ed8:	60da      	str	r2, [r3, #12]
 8000eda:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4a2a      	ldr	r2, [pc, #168]	@ (8000f8c <HAL_ADC_MspInit+0xc8>)
 8000ee2:	4293      	cmp	r3, r2
 8000ee4:	d124      	bne.n	8000f30 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000ee6:	4b2a      	ldr	r3, [pc, #168]	@ (8000f90 <HAL_ADC_MspInit+0xcc>)
 8000ee8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eea:	4a29      	ldr	r2, [pc, #164]	@ (8000f90 <HAL_ADC_MspInit+0xcc>)
 8000eec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ef0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ef2:	4b27      	ldr	r3, [pc, #156]	@ (8000f90 <HAL_ADC_MspInit+0xcc>)
 8000ef4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ef6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000efa:	61bb      	str	r3, [r7, #24]
 8000efc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000efe:	4b24      	ldr	r3, [pc, #144]	@ (8000f90 <HAL_ADC_MspInit+0xcc>)
 8000f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f02:	4a23      	ldr	r2, [pc, #140]	@ (8000f90 <HAL_ADC_MspInit+0xcc>)
 8000f04:	f043 0301 	orr.w	r3, r3, #1
 8000f08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f0a:	4b21      	ldr	r3, [pc, #132]	@ (8000f90 <HAL_ADC_MspInit+0xcc>)
 8000f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0e:	f003 0301 	and.w	r3, r3, #1
 8000f12:	617b      	str	r3, [r7, #20]
 8000f14:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000f16:	2301      	movs	r3, #1
 8000f18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f1a:	2303      	movs	r3, #3
 8000f1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f22:	f107 031c 	add.w	r3, r7, #28
 8000f26:	4619      	mov	r1, r3
 8000f28:	481a      	ldr	r0, [pc, #104]	@ (8000f94 <HAL_ADC_MspInit+0xd0>)
 8000f2a:	f006 fafd 	bl	8007528 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8000f2e:	e029      	b.n	8000f84 <HAL_ADC_MspInit+0xc0>
  else if(adcHandle->Instance==ADC3)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4a18      	ldr	r2, [pc, #96]	@ (8000f98 <HAL_ADC_MspInit+0xd4>)
 8000f36:	4293      	cmp	r3, r2
 8000f38:	d124      	bne.n	8000f84 <HAL_ADC_MspInit+0xc0>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000f3a:	4b15      	ldr	r3, [pc, #84]	@ (8000f90 <HAL_ADC_MspInit+0xcc>)
 8000f3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f3e:	4a14      	ldr	r2, [pc, #80]	@ (8000f90 <HAL_ADC_MspInit+0xcc>)
 8000f40:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f44:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f46:	4b12      	ldr	r3, [pc, #72]	@ (8000f90 <HAL_ADC_MspInit+0xcc>)
 8000f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f4e:	613b      	str	r3, [r7, #16]
 8000f50:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f52:	4b0f      	ldr	r3, [pc, #60]	@ (8000f90 <HAL_ADC_MspInit+0xcc>)
 8000f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f56:	4a0e      	ldr	r2, [pc, #56]	@ (8000f90 <HAL_ADC_MspInit+0xcc>)
 8000f58:	f043 0320 	orr.w	r3, r3, #32
 8000f5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f5e:	4b0c      	ldr	r3, [pc, #48]	@ (8000f90 <HAL_ADC_MspInit+0xcc>)
 8000f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f62:	f003 0320 	and.w	r3, r3, #32
 8000f66:	60fb      	str	r3, [r7, #12]
 8000f68:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|ARDUINO_A2_Pin|ARDUINO_A3_Pin;
 8000f6a:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000f6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f70:	2303      	movs	r3, #3
 8000f72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f74:	2300      	movs	r3, #0
 8000f76:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000f78:	f107 031c 	add.w	r3, r7, #28
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	4807      	ldr	r0, [pc, #28]	@ (8000f9c <HAL_ADC_MspInit+0xd8>)
 8000f80:	f006 fad2 	bl	8007528 <HAL_GPIO_Init>
}
 8000f84:	bf00      	nop
 8000f86:	3730      	adds	r7, #48	@ 0x30
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	40012000 	.word	0x40012000
 8000f90:	40023800 	.word	0x40023800
 8000f94:	40020000 	.word	0x40020000
 8000f98:	40012200 	.word	0x40012200
 8000f9c:	40021400 	.word	0x40021400

08000fa0 <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000fa6:	463b      	mov	r3, r7
 8000fa8:	2200      	movs	r2, #0
 8000faa:	601a      	str	r2, [r3, #0]
 8000fac:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8000fae:	4b0f      	ldr	r3, [pc, #60]	@ (8000fec <MX_DAC_Init+0x4c>)
 8000fb0:	4a0f      	ldr	r2, [pc, #60]	@ (8000ff0 <MX_DAC_Init+0x50>)
 8000fb2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000fb4:	480d      	ldr	r0, [pc, #52]	@ (8000fec <MX_DAC_Init+0x4c>)
 8000fb6:	f005 fc7d 	bl	80068b4 <HAL_DAC_Init>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000fc0:	f002 fb9a 	bl	80036f8 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000fcc:	463b      	mov	r3, r7
 8000fce:	2200      	movs	r2, #0
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	4806      	ldr	r0, [pc, #24]	@ (8000fec <MX_DAC_Init+0x4c>)
 8000fd4:	f005 fcf4 	bl	80069c0 <HAL_DAC_ConfigChannel>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d001      	beq.n	8000fe2 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000fde:	f002 fb8b 	bl	80036f8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000fe2:	bf00      	nop
 8000fe4:	3708      	adds	r7, #8
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	20000160 	.word	0x20000160
 8000ff0:	40007400 	.word	0x40007400

08000ff4 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b08a      	sub	sp, #40	@ 0x28
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ffc:	f107 0314 	add.w	r3, r7, #20
 8001000:	2200      	movs	r2, #0
 8001002:	601a      	str	r2, [r3, #0]
 8001004:	605a      	str	r2, [r3, #4]
 8001006:	609a      	str	r2, [r3, #8]
 8001008:	60da      	str	r2, [r3, #12]
 800100a:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4a19      	ldr	r2, [pc, #100]	@ (8001078 <HAL_DAC_MspInit+0x84>)
 8001012:	4293      	cmp	r3, r2
 8001014:	d12b      	bne.n	800106e <HAL_DAC_MspInit+0x7a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001016:	4b19      	ldr	r3, [pc, #100]	@ (800107c <HAL_DAC_MspInit+0x88>)
 8001018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800101a:	4a18      	ldr	r2, [pc, #96]	@ (800107c <HAL_DAC_MspInit+0x88>)
 800101c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001020:	6413      	str	r3, [r2, #64]	@ 0x40
 8001022:	4b16      	ldr	r3, [pc, #88]	@ (800107c <HAL_DAC_MspInit+0x88>)
 8001024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001026:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800102a:	613b      	str	r3, [r7, #16]
 800102c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800102e:	4b13      	ldr	r3, [pc, #76]	@ (800107c <HAL_DAC_MspInit+0x88>)
 8001030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001032:	4a12      	ldr	r2, [pc, #72]	@ (800107c <HAL_DAC_MspInit+0x88>)
 8001034:	f043 0301 	orr.w	r3, r3, #1
 8001038:	6313      	str	r3, [r2, #48]	@ 0x30
 800103a:	4b10      	ldr	r3, [pc, #64]	@ (800107c <HAL_DAC_MspInit+0x88>)
 800103c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800103e:	f003 0301 	and.w	r3, r3, #1
 8001042:	60fb      	str	r3, [r7, #12]
 8001044:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001046:	2310      	movs	r3, #16
 8001048:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800104a:	2303      	movs	r3, #3
 800104c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104e:	2300      	movs	r3, #0
 8001050:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001052:	f107 0314 	add.w	r3, r7, #20
 8001056:	4619      	mov	r1, r3
 8001058:	4809      	ldr	r0, [pc, #36]	@ (8001080 <HAL_DAC_MspInit+0x8c>)
 800105a:	f006 fa65 	bl	8007528 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 15, 0);
 800105e:	2200      	movs	r2, #0
 8001060:	210f      	movs	r1, #15
 8001062:	2036      	movs	r0, #54	@ 0x36
 8001064:	f005 fbfc 	bl	8006860 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001068:	2036      	movs	r0, #54	@ 0x36
 800106a:	f005 fc15 	bl	8006898 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 800106e:	bf00      	nop
 8001070:	3728      	adds	r7, #40	@ 0x28
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	40007400 	.word	0x40007400
 800107c:	40023800 	.word	0x40023800
 8001080:	40020000 	.word	0x40020000

08001084 <MX_DMA2D_Init>:

DMA2D_HandleTypeDef hdma2d;

/* DMA2D init function */
void MX_DMA2D_Init(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8001088:	4b15      	ldr	r3, [pc, #84]	@ (80010e0 <MX_DMA2D_Init+0x5c>)
 800108a:	4a16      	ldr	r2, [pc, #88]	@ (80010e4 <MX_DMA2D_Init+0x60>)
 800108c:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 800108e:	4b14      	ldr	r3, [pc, #80]	@ (80010e0 <MX_DMA2D_Init+0x5c>)
 8001090:	2200      	movs	r2, #0
 8001092:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8001094:	4b12      	ldr	r3, [pc, #72]	@ (80010e0 <MX_DMA2D_Init+0x5c>)
 8001096:	2200      	movs	r2, #0
 8001098:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 800109a:	4b11      	ldr	r3, [pc, #68]	@ (80010e0 <MX_DMA2D_Init+0x5c>)
 800109c:	2200      	movs	r2, #0
 800109e:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 80010a0:	4b0f      	ldr	r3, [pc, #60]	@ (80010e0 <MX_DMA2D_Init+0x5c>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 80010a6:	4b0e      	ldr	r3, [pc, #56]	@ (80010e0 <MX_DMA2D_Init+0x5c>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80010ac:	4b0c      	ldr	r3, [pc, #48]	@ (80010e0 <MX_DMA2D_Init+0x5c>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 80010b2:	4b0b      	ldr	r3, [pc, #44]	@ (80010e0 <MX_DMA2D_Init+0x5c>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 80010b8:	4809      	ldr	r0, [pc, #36]	@ (80010e0 <MX_DMA2D_Init+0x5c>)
 80010ba:	f005 fe99 	bl	8006df0 <HAL_DMA2D_Init>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d001      	beq.n	80010c8 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 80010c4:	f002 fb18 	bl	80036f8 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 80010c8:	2101      	movs	r1, #1
 80010ca:	4805      	ldr	r0, [pc, #20]	@ (80010e0 <MX_DMA2D_Init+0x5c>)
 80010cc:	f006 f8fe 	bl	80072cc <HAL_DMA2D_ConfigLayer>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 80010d6:	f002 fb0f 	bl	80036f8 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 80010da:	bf00      	nop
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	20000174 	.word	0x20000174
 80010e4:	4002b000 	.word	0x4002b000

080010e8 <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b084      	sub	sp, #16
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4a0d      	ldr	r2, [pc, #52]	@ (800112c <HAL_DMA2D_MspInit+0x44>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d113      	bne.n	8001122 <HAL_DMA2D_MspInit+0x3a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 80010fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001130 <HAL_DMA2D_MspInit+0x48>)
 80010fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010fe:	4a0c      	ldr	r2, [pc, #48]	@ (8001130 <HAL_DMA2D_MspInit+0x48>)
 8001100:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001104:	6313      	str	r3, [r2, #48]	@ 0x30
 8001106:	4b0a      	ldr	r3, [pc, #40]	@ (8001130 <HAL_DMA2D_MspInit+0x48>)
 8001108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800110a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	68fb      	ldr	r3, [r7, #12]

    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8001112:	2200      	movs	r2, #0
 8001114:	2105      	movs	r1, #5
 8001116:	205a      	movs	r0, #90	@ 0x5a
 8001118:	f005 fba2 	bl	8006860 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 800111c:	205a      	movs	r0, #90	@ 0x5a
 800111e:	f005 fbbb 	bl	8006898 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 8001122:	bf00      	nop
 8001124:	3710      	adds	r7, #16
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	4002b000 	.word	0x4002b000
 8001130:	40023800 	.word	0x40023800

08001134 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b088      	sub	sp, #32
 8001138:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 800113a:	1d3b      	adds	r3, r7, #4
 800113c:	2200      	movs	r2, #0
 800113e:	601a      	str	r2, [r3, #0]
 8001140:	605a      	str	r2, [r3, #4]
 8001142:	609a      	str	r2, [r3, #8]
 8001144:	60da      	str	r2, [r3, #12]
 8001146:	611a      	str	r2, [r3, #16]
 8001148:	615a      	str	r2, [r3, #20]
 800114a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 800114c:	4b1f      	ldr	r3, [pc, #124]	@ (80011cc <MX_FMC_Init+0x98>)
 800114e:	4a20      	ldr	r2, [pc, #128]	@ (80011d0 <MX_FMC_Init+0x9c>)
 8001150:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8001152:	4b1e      	ldr	r3, [pc, #120]	@ (80011cc <MX_FMC_Init+0x98>)
 8001154:	2200      	movs	r2, #0
 8001156:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001158:	4b1c      	ldr	r3, [pc, #112]	@ (80011cc <MX_FMC_Init+0x98>)
 800115a:	2200      	movs	r2, #0
 800115c:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 800115e:	4b1b      	ldr	r3, [pc, #108]	@ (80011cc <MX_FMC_Init+0x98>)
 8001160:	2204      	movs	r2, #4
 8001162:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8001164:	4b19      	ldr	r3, [pc, #100]	@ (80011cc <MX_FMC_Init+0x98>)
 8001166:	2210      	movs	r2, #16
 8001168:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800116a:	4b18      	ldr	r3, [pc, #96]	@ (80011cc <MX_FMC_Init+0x98>)
 800116c:	2240      	movs	r2, #64	@ 0x40
 800116e:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8001170:	4b16      	ldr	r3, [pc, #88]	@ (80011cc <MX_FMC_Init+0x98>)
 8001172:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001176:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001178:	4b14      	ldr	r3, [pc, #80]	@ (80011cc <MX_FMC_Init+0x98>)
 800117a:	2200      	movs	r2, #0
 800117c:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 800117e:	4b13      	ldr	r3, [pc, #76]	@ (80011cc <MX_FMC_Init+0x98>)
 8001180:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001184:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8001186:	4b11      	ldr	r3, [pc, #68]	@ (80011cc <MX_FMC_Init+0x98>)
 8001188:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800118c:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 800118e:	4b0f      	ldr	r3, [pc, #60]	@ (80011cc <MX_FMC_Init+0x98>)
 8001190:	2200      	movs	r2, #0
 8001192:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8001194:	2302      	movs	r3, #2
 8001196:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8001198:	2307      	movs	r3, #7
 800119a:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 800119c:	2304      	movs	r3, #4
 800119e:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 80011a0:	2307      	movs	r3, #7
 80011a2:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 80011a4:	2303      	movs	r3, #3
 80011a6:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 80011a8:	2302      	movs	r3, #2
 80011aa:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 80011ac:	2302      	movs	r3, #2
 80011ae:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 80011b0:	1d3b      	adds	r3, r7, #4
 80011b2:	4619      	mov	r1, r3
 80011b4:	4805      	ldr	r0, [pc, #20]	@ (80011cc <MX_FMC_Init+0x98>)
 80011b6:	f009 fb11 	bl	800a7dc <HAL_SDRAM_Init>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 80011c0:	f002 fa9a 	bl	80036f8 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 80011c4:	bf00      	nop
 80011c6:	3720      	adds	r7, #32
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	200001b4 	.word	0x200001b4
 80011d0:	a0000140 	.word	0xa0000140

080011d4 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b086      	sub	sp, #24
 80011d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011da:	1d3b      	adds	r3, r7, #4
 80011dc:	2200      	movs	r2, #0
 80011de:	601a      	str	r2, [r3, #0]
 80011e0:	605a      	str	r2, [r3, #4]
 80011e2:	609a      	str	r2, [r3, #8]
 80011e4:	60da      	str	r2, [r3, #12]
 80011e6:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80011e8:	4b3a      	ldr	r3, [pc, #232]	@ (80012d4 <HAL_FMC_MspInit+0x100>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d16d      	bne.n	80012cc <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 80011f0:	4b38      	ldr	r3, [pc, #224]	@ (80012d4 <HAL_FMC_MspInit+0x100>)
 80011f2:	2201      	movs	r2, #1
 80011f4:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80011f6:	4b38      	ldr	r3, [pc, #224]	@ (80012d8 <HAL_FMC_MspInit+0x104>)
 80011f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80011fa:	4a37      	ldr	r2, [pc, #220]	@ (80012d8 <HAL_FMC_MspInit+0x104>)
 80011fc:	f043 0301 	orr.w	r3, r3, #1
 8001200:	6393      	str	r3, [r2, #56]	@ 0x38
 8001202:	4b35      	ldr	r3, [pc, #212]	@ (80012d8 <HAL_FMC_MspInit+0x104>)
 8001204:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001206:	f003 0301 	and.w	r3, r3, #1
 800120a:	603b      	str	r3, [r7, #0]
 800120c:	683b      	ldr	r3, [r7, #0]
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 800120e:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8001212:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001214:	2302      	movs	r3, #2
 8001216:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001218:	2300      	movs	r3, #0
 800121a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800121c:	2303      	movs	r3, #3
 800121e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001220:	230c      	movs	r3, #12
 8001222:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001224:	1d3b      	adds	r3, r7, #4
 8001226:	4619      	mov	r1, r3
 8001228:	482c      	ldr	r0, [pc, #176]	@ (80012dc <HAL_FMC_MspInit+0x108>)
 800122a:	f006 f97d 	bl	8007528 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 800122e:	f248 1333 	movw	r3, #33075	@ 0x8133
 8001232:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001234:	2302      	movs	r3, #2
 8001236:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001238:	2300      	movs	r3, #0
 800123a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800123c:	2303      	movs	r3, #3
 800123e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001240:	230c      	movs	r3, #12
 8001242:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001244:	1d3b      	adds	r3, r7, #4
 8001246:	4619      	mov	r1, r3
 8001248:	4825      	ldr	r0, [pc, #148]	@ (80012e0 <HAL_FMC_MspInit+0x10c>)
 800124a:	f006 f96d 	bl	8007528 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 800124e:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8001252:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001254:	2302      	movs	r3, #2
 8001256:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001258:	2300      	movs	r3, #0
 800125a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800125c:	2303      	movs	r3, #3
 800125e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001260:	230c      	movs	r3, #12
 8001262:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001264:	1d3b      	adds	r3, r7, #4
 8001266:	4619      	mov	r1, r3
 8001268:	481e      	ldr	r0, [pc, #120]	@ (80012e4 <HAL_FMC_MspInit+0x110>)
 800126a:	f006 f95d 	bl	8007528 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 800126e:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8001272:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001274:	2302      	movs	r3, #2
 8001276:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001278:	2300      	movs	r3, #0
 800127a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800127c:	2303      	movs	r3, #3
 800127e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001280:	230c      	movs	r3, #12
 8001282:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001284:	1d3b      	adds	r3, r7, #4
 8001286:	4619      	mov	r1, r3
 8001288:	4817      	ldr	r0, [pc, #92]	@ (80012e8 <HAL_FMC_MspInit+0x114>)
 800128a:	f006 f94d 	bl	8007528 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 800128e:	2328      	movs	r3, #40	@ 0x28
 8001290:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001292:	2302      	movs	r3, #2
 8001294:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001296:	2300      	movs	r3, #0
 8001298:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800129a:	2303      	movs	r3, #3
 800129c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800129e:	230c      	movs	r3, #12
 80012a0:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80012a2:	1d3b      	adds	r3, r7, #4
 80012a4:	4619      	mov	r1, r3
 80012a6:	4811      	ldr	r0, [pc, #68]	@ (80012ec <HAL_FMC_MspInit+0x118>)
 80012a8:	f006 f93e 	bl	8007528 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 80012ac:	2308      	movs	r3, #8
 80012ae:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b0:	2302      	movs	r3, #2
 80012b2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b4:	2300      	movs	r3, #0
 80012b6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012b8:	2303      	movs	r3, #3
 80012ba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80012bc:	230c      	movs	r3, #12
 80012be:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 80012c0:	1d3b      	adds	r3, r7, #4
 80012c2:	4619      	mov	r1, r3
 80012c4:	480a      	ldr	r0, [pc, #40]	@ (80012f0 <HAL_FMC_MspInit+0x11c>)
 80012c6:	f006 f92f 	bl	8007528 <HAL_GPIO_Init>
 80012ca:	e000      	b.n	80012ce <HAL_FMC_MspInit+0xfa>
    return;
 80012cc:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80012ce:	3718      	adds	r7, #24
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	200001e8 	.word	0x200001e8
 80012d8:	40023800 	.word	0x40023800
 80012dc:	40021000 	.word	0x40021000
 80012e0:	40021800 	.word	0x40021800
 80012e4:	40020c00 	.word	0x40020c00
 80012e8:	40021400 	.word	0x40021400
 80012ec:	40021c00 	.word	0x40021c00
 80012f0:	40020800 	.word	0x40020800

080012f4 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80012fc:	f7ff ff6a 	bl	80011d4 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8001300:	bf00      	nop
 8001302:	3708      	adds	r7, #8
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}

08001308 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001308:	b480      	push	{r7}
 800130a:	b085      	sub	sp, #20
 800130c:	af00      	add	r7, sp, #0
 800130e:	60f8      	str	r0, [r7, #12]
 8001310:	60b9      	str	r1, [r7, #8]
 8001312:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	4a07      	ldr	r2, [pc, #28]	@ (8001334 <vApplicationGetIdleTaskMemory+0x2c>)
 8001318:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800131a:	68bb      	ldr	r3, [r7, #8]
 800131c:	4a06      	ldr	r2, [pc, #24]	@ (8001338 <vApplicationGetIdleTaskMemory+0x30>)
 800131e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2280      	movs	r2, #128	@ 0x80
 8001324:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001326:	bf00      	nop
 8001328:	3714      	adds	r7, #20
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr
 8001332:	bf00      	nop
 8001334:	200003cc 	.word	0x200003cc
 8001338:	2000046c 	.word	0x2000046c

0800133c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800133c:	b5b0      	push	{r4, r5, r7, lr}
 800133e:	b0a6      	sub	sp, #152	@ 0x98
 8001340:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* definition and creation of displayMutex */
  osMutexDef(displayMutex);
 8001342:	2300      	movs	r3, #0
 8001344:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001348:	2300      	movs	r3, #0
 800134a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  displayMutexHandle = osMutexCreate(osMutex(displayMutex));
 800134e:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8001352:	4618      	mov	r0, r3
 8001354:	f00a fe19 	bl	800bf8a <osMutexCreate>
 8001358:	4603      	mov	r3, r0
 800135a:	4a31      	ldr	r2, [pc, #196]	@ (8001420 <MX_FREERTOS_Init+0xe4>)
 800135c:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800135e:	4b31      	ldr	r3, [pc, #196]	@ (8001424 <MX_FREERTOS_Init+0xe8>)
 8001360:	f107 0474 	add.w	r4, r7, #116	@ 0x74
 8001364:	461d      	mov	r5, r3
 8001366:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001368:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800136a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800136e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001372:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001376:	2100      	movs	r1, #0
 8001378:	4618      	mov	r0, r3
 800137a:	f00a fda6 	bl	800beca <osThreadCreate>
 800137e:	4603      	mov	r3, r0
 8001380:	4a29      	ldr	r2, [pc, #164]	@ (8001428 <MX_FREERTOS_Init+0xec>)
 8001382:	6013      	str	r3, [r2, #0]

  /* definition and creation of displayTask */
  osThreadDef(displayTask, StartDisplayTask, osPriorityNormal, 0, 1024);
 8001384:	4b29      	ldr	r3, [pc, #164]	@ (800142c <MX_FREERTOS_Init+0xf0>)
 8001386:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 800138a:	461d      	mov	r5, r3
 800138c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800138e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001390:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001394:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  displayTaskHandle = osThreadCreate(osThread(displayTask), NULL);
 8001398:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800139c:	2100      	movs	r1, #0
 800139e:	4618      	mov	r0, r3
 80013a0:	f00a fd93 	bl	800beca <osThreadCreate>
 80013a4:	4603      	mov	r3, r0
 80013a6:	4a22      	ldr	r2, [pc, #136]	@ (8001430 <MX_FREERTOS_Init+0xf4>)
 80013a8:	6013      	str	r3, [r2, #0]

  /* definition and creation of joystickTask */
  osThreadDef(joystickTask, StartJoystickTask, osPriorityAboveNormal, 0, 128);
 80013aa:	4b22      	ldr	r3, [pc, #136]	@ (8001434 <MX_FREERTOS_Init+0xf8>)
 80013ac:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 80013b0:	461d      	mov	r5, r3
 80013b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013b6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80013ba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  joystickTaskHandle = osThreadCreate(osThread(joystickTask), NULL);
 80013be:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80013c2:	2100      	movs	r1, #0
 80013c4:	4618      	mov	r0, r3
 80013c6:	f00a fd80 	bl	800beca <osThreadCreate>
 80013ca:	4603      	mov	r3, r0
 80013cc:	4a1a      	ldr	r2, [pc, #104]	@ (8001438 <MX_FREERTOS_Init+0xfc>)
 80013ce:	6013      	str	r3, [r2, #0]

  /* definition and creation of manageBodyParts */
  osThreadDef(manageBodyParts, StartManageBodyParts, osPriorityAboveNormal, 0, 128);
 80013d0:	4b1a      	ldr	r3, [pc, #104]	@ (800143c <MX_FREERTOS_Init+0x100>)
 80013d2:	f107 0420 	add.w	r4, r7, #32
 80013d6:	461d      	mov	r5, r3
 80013d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013dc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80013e0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  manageBodyPartsHandle = osThreadCreate(osThread(manageBodyParts), NULL);
 80013e4:	f107 0320 	add.w	r3, r7, #32
 80013e8:	2100      	movs	r1, #0
 80013ea:	4618      	mov	r0, r3
 80013ec:	f00a fd6d 	bl	800beca <osThreadCreate>
 80013f0:	4603      	mov	r3, r0
 80013f2:	4a13      	ldr	r2, [pc, #76]	@ (8001440 <MX_FREERTOS_Init+0x104>)
 80013f4:	6013      	str	r3, [r2, #0]

  /* definition and creation of tsHandlerTask */
  osThreadDef(tsHandlerTask, StartTsHandlerTask, osPriorityHigh, 0, 512);
 80013f6:	4b13      	ldr	r3, [pc, #76]	@ (8001444 <MX_FREERTOS_Init+0x108>)
 80013f8:	1d3c      	adds	r4, r7, #4
 80013fa:	461d      	mov	r5, r3
 80013fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001400:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001404:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  tsHandlerTaskHandle = osThreadCreate(osThread(tsHandlerTask), NULL);
 8001408:	1d3b      	adds	r3, r7, #4
 800140a:	2100      	movs	r1, #0
 800140c:	4618      	mov	r0, r3
 800140e:	f00a fd5c 	bl	800beca <osThreadCreate>
 8001412:	4603      	mov	r3, r0
 8001414:	4a0c      	ldr	r2, [pc, #48]	@ (8001448 <MX_FREERTOS_Init+0x10c>)
 8001416:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8001418:	bf00      	nop
 800141a:	3798      	adds	r7, #152	@ 0x98
 800141c:	46bd      	mov	sp, r7
 800141e:	bdb0      	pop	{r4, r5, r7, pc}
 8001420:	200003c8 	.word	0x200003c8
 8001424:	0800f8a8 	.word	0x0800f8a8
 8001428:	200003b4 	.word	0x200003b4
 800142c:	0800f8d0 	.word	0x0800f8d0
 8001430:	200003b8 	.word	0x200003b8
 8001434:	0800f8fc 	.word	0x0800f8fc
 8001438:	200003bc 	.word	0x200003bc
 800143c:	0800f928 	.word	0x0800f928
 8001440:	200003c0 	.word	0x200003c0
 8001444:	0800f954 	.word	0x0800f954
 8001448:	200003c4 	.word	0x200003c4

0800144c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001454:	2001      	movs	r0, #1
 8001456:	f00a fd84 	bl	800bf62 <osDelay>
 800145a:	e7fb      	b.n	8001454 <StartDefaultTask+0x8>

0800145c <StartDisplayTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDisplayTask */
void StartDisplayTask(void const * argument)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b0d0      	sub	sp, #320	@ 0x140
 8001460:	af00      	add	r7, sp, #0
 8001462:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8001466:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800146a:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN StartDisplayTask */
  /* Infinite loop */
  for(;;)
  {
    if ((gameOver || gamePaused || !gameStarted) && !lastMove) {
 800146c:	4bc0      	ldr	r3, [pc, #768]	@ (8001770 <StartDisplayTask+0x314>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	2b00      	cmp	r3, #0
 8001472:	d107      	bne.n	8001484 <StartDisplayTask+0x28>
 8001474:	4bbf      	ldr	r3, [pc, #764]	@ (8001774 <StartDisplayTask+0x318>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d103      	bne.n	8001484 <StartDisplayTask+0x28>
 800147c:	4bbe      	ldr	r3, [pc, #760]	@ (8001778 <StartDisplayTask+0x31c>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d114      	bne.n	80014ae <StartDisplayTask+0x52>
 8001484:	4bbd      	ldr	r3, [pc, #756]	@ (800177c <StartDisplayTask+0x320>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d110      	bne.n	80014ae <StartDisplayTask+0x52>
      xSemaphoreTake(displayMutexHandle, portMAX_DELAY);
 800148c:	4bbc      	ldr	r3, [pc, #752]	@ (8001780 <StartDisplayTask+0x324>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f04f 31ff 	mov.w	r1, #4294967295
 8001494:	4618      	mov	r0, r3
 8001496:	f00b f8f1 	bl	800c67c <xQueueSemaphoreTake>
      displayGameStatus();
 800149a:	f000 ff7b 	bl	8002394 <displayGameStatus>
      xSemaphoreGive(displayMutexHandle);
 800149e:	4bb8      	ldr	r3, [pc, #736]	@ (8001780 <StartDisplayTask+0x324>)
 80014a0:	6818      	ldr	r0, [r3, #0]
 80014a2:	2300      	movs	r3, #0
 80014a4:	2200      	movs	r2, #0
 80014a6:	2100      	movs	r1, #0
 80014a8:	f00a ffde 	bl	800c468 <xQueueGenericSend>
 80014ac:	e223      	b.n	80018f6 <StartDisplayTask+0x49a>
    }
    else {
      // On convertit la direction en texte
      char directionText[100];
      switch (direction) {
 80014ae:	4bb5      	ldr	r3, [pc, #724]	@ (8001784 <StartDisplayTask+0x328>)
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	2b03      	cmp	r3, #3
 80014b4:	d826      	bhi.n	8001504 <StartDisplayTask+0xa8>
 80014b6:	a201      	add	r2, pc, #4	@ (adr r2, 80014bc <StartDisplayTask+0x60>)
 80014b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014bc:	080014cd 	.word	0x080014cd
 80014c0:	080014db 	.word	0x080014db
 80014c4:	080014e9 	.word	0x080014e9
 80014c8:	080014f7 	.word	0x080014f7
        case Up:
          sprintf(directionText, (char *)"Direction: Up   ");
 80014cc:	f107 030c 	add.w	r3, r7, #12
 80014d0:	49ad      	ldr	r1, [pc, #692]	@ (8001788 <StartDisplayTask+0x32c>)
 80014d2:	4618      	mov	r0, r3
 80014d4:	f00d f8cc 	bl	800e670 <siprintf>
          break;
 80014d8:	e014      	b.n	8001504 <StartDisplayTask+0xa8>
        case Down:
          sprintf(directionText, (char *)"Direction: Down ");
 80014da:	f107 030c 	add.w	r3, r7, #12
 80014de:	49ab      	ldr	r1, [pc, #684]	@ (800178c <StartDisplayTask+0x330>)
 80014e0:	4618      	mov	r0, r3
 80014e2:	f00d f8c5 	bl	800e670 <siprintf>
          break;
 80014e6:	e00d      	b.n	8001504 <StartDisplayTask+0xa8>
        case Left:
          sprintf(directionText, (char *)"Direction: Left ");
 80014e8:	f107 030c 	add.w	r3, r7, #12
 80014ec:	49a8      	ldr	r1, [pc, #672]	@ (8001790 <StartDisplayTask+0x334>)
 80014ee:	4618      	mov	r0, r3
 80014f0:	f00d f8be 	bl	800e670 <siprintf>
          break;
 80014f4:	e006      	b.n	8001504 <StartDisplayTask+0xa8>
        case Right:
          sprintf(directionText, (char *)"Direction: Right");
 80014f6:	f107 030c 	add.w	r3, r7, #12
 80014fa:	49a6      	ldr	r1, [pc, #664]	@ (8001794 <StartDisplayTask+0x338>)
 80014fc:	4618      	mov	r0, r3
 80014fe:	f00d f8b7 	bl	800e670 <siprintf>
          break;
 8001502:	bf00      	nop
      }
      // On convertit le score en texte
      char scoreText[100];
      sprintf(scoreText, (char *)"Score: %d", snakeSize);
 8001504:	4ba4      	ldr	r3, [pc, #656]	@ (8001798 <StartDisplayTask+0x33c>)
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	461a      	mov	r2, r3
 800150a:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800150e:	49a3      	ldr	r1, [pc, #652]	@ (800179c <StartDisplayTask+0x340>)
 8001510:	4618      	mov	r0, r3
 8001512:	f00d f8ad 	bl	800e670 <siprintf>

      // On convertit la vitesse en texte
      char speedText[100];
      sprintf(speedText, (char *)"Speed: %d Hz", speed);
 8001516:	4ba2      	ldr	r3, [pc, #648]	@ (80017a0 <StartDisplayTask+0x344>)
 8001518:	781b      	ldrb	r3, [r3, #0]
 800151a:	461a      	mov	r2, r3
 800151c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001520:	49a0      	ldr	r1, [pc, #640]	@ (80017a4 <StartDisplayTask+0x348>)
 8001522:	4618      	mov	r0, r3
 8001524:	f00d f8a4 	bl	800e670 <siprintf>

      xSemaphoreTake(displayMutexHandle, portMAX_DELAY);
 8001528:	4b95      	ldr	r3, [pc, #596]	@ (8001780 <StartDisplayTask+0x324>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f04f 31ff 	mov.w	r1, #4294967295
 8001530:	4618      	mov	r0, r3
 8001532:	f00b f8a3 	bl	800c67c <xQueueSemaphoreTake>
      BSP_LCD_SetTextColor(LCD_COLOR_BROWN);
 8001536:	489c      	ldr	r0, [pc, #624]	@ (80017a8 <StartDisplayTask+0x34c>)
 8001538:	f002 fd02 	bl	8003f40 <BSP_LCD_SetTextColor>
      BSP_LCD_DrawHLine(0, 8*32, BSP_LCD_GetXSize());
 800153c:	f002 fc68 	bl	8003e10 <BSP_LCD_GetXSize>
 8001540:	4603      	mov	r3, r0
 8001542:	b29b      	uxth	r3, r3
 8001544:	461a      	mov	r2, r3
 8001546:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800154a:	2000      	movs	r0, #0
 800154c:	f002 fe78 	bl	8004240 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(0, 8*32 + 1, BSP_LCD_GetXSize());
 8001550:	f002 fc5e 	bl	8003e10 <BSP_LCD_GetXSize>
 8001554:	4603      	mov	r3, r0
 8001556:	b29b      	uxth	r3, r3
 8001558:	461a      	mov	r2, r3
 800155a:	f240 1101 	movw	r1, #257	@ 0x101
 800155e:	2000      	movs	r0, #0
 8001560:	f002 fe6e 	bl	8004240 <BSP_LCD_DrawHLine>

      // On affiche la direction, le score et la vitesse
      BSP_LCD_DisplayStringAt(0, 8*32 + 2, (uint8_t *)directionText, LEFT_MODE);
 8001564:	f107 020c 	add.w	r2, r7, #12
 8001568:	2303      	movs	r3, #3
 800156a:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800156e:	2000      	movs	r0, #0
 8001570:	f002 fd9e 	bl	80040b0 <BSP_LCD_DisplayStringAt>
      BSP_LCD_DisplayStringAt(200, 8*32 + 2, (uint8_t *)scoreText, LEFT_MODE);
 8001574:	f107 0270 	add.w	r2, r7, #112	@ 0x70
 8001578:	2303      	movs	r3, #3
 800157a:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800157e:	20c8      	movs	r0, #200	@ 0xc8
 8001580:	f002 fd96 	bl	80040b0 <BSP_LCD_DisplayStringAt>
      BSP_LCD_DisplayStringAt(350, 8*32 + 2, (uint8_t *)speedText, LEFT_MODE);
 8001584:	f107 02d4 	add.w	r2, r7, #212	@ 0xd4
 8001588:	2303      	movs	r3, #3
 800158a:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800158e:	f44f 70af 	mov.w	r0, #350	@ 0x15e
 8001592:	f002 fd8d 	bl	80040b0 <BSP_LCD_DisplayStringAt>

      // On affiche la tête du snake
      if (!lastMove)
 8001596:	4b79      	ldr	r3, [pc, #484]	@ (800177c <StartDisplayTask+0x320>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d13e      	bne.n	800161c <StartDisplayTask+0x1c0>
        switch (headPart) {
 800159e:	4b83      	ldr	r3, [pc, #524]	@ (80017ac <StartDisplayTask+0x350>)
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	2b03      	cmp	r3, #3
 80015a4:	d83a      	bhi.n	800161c <StartDisplayTask+0x1c0>
 80015a6:	a201      	add	r2, pc, #4	@ (adr r2, 80015ac <StartDisplayTask+0x150>)
 80015a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015ac:	080015d5 	.word	0x080015d5
 80015b0:	080015bd 	.word	0x080015bd
 80015b4:	080015ed 	.word	0x080015ed
 80015b8:	08001605 	.word	0x08001605
          case HeadBottom:
            BSP_LCD_DrawBitmap(snakeHeadPosition[0]*32, snakeHeadPosition[1]*32, (uint8_t*)images_bmp_color_head_bottom_81CD4B_bmp);
 80015bc:	4b7c      	ldr	r3, [pc, #496]	@ (80017b0 <StartDisplayTask+0x354>)
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	015b      	lsls	r3, r3, #5
 80015c2:	4618      	mov	r0, r3
 80015c4:	4b7a      	ldr	r3, [pc, #488]	@ (80017b0 <StartDisplayTask+0x354>)
 80015c6:	785b      	ldrb	r3, [r3, #1]
 80015c8:	015b      	lsls	r3, r3, #5
 80015ca:	4a7a      	ldr	r2, [pc, #488]	@ (80017b4 <StartDisplayTask+0x358>)
 80015cc:	4619      	mov	r1, r3
 80015ce:	f002 fedd 	bl	800438c <BSP_LCD_DrawBitmap>
            break;
 80015d2:	e023      	b.n	800161c <StartDisplayTask+0x1c0>
          case HeadTop:
            BSP_LCD_DrawBitmap(snakeHeadPosition[0]*32, snakeHeadPosition[1]*32, (uint8_t*)images_bmp_color_head_top_81CD4B_bmp);
 80015d4:	4b76      	ldr	r3, [pc, #472]	@ (80017b0 <StartDisplayTask+0x354>)
 80015d6:	781b      	ldrb	r3, [r3, #0]
 80015d8:	015b      	lsls	r3, r3, #5
 80015da:	4618      	mov	r0, r3
 80015dc:	4b74      	ldr	r3, [pc, #464]	@ (80017b0 <StartDisplayTask+0x354>)
 80015de:	785b      	ldrb	r3, [r3, #1]
 80015e0:	015b      	lsls	r3, r3, #5
 80015e2:	4a75      	ldr	r2, [pc, #468]	@ (80017b8 <StartDisplayTask+0x35c>)
 80015e4:	4619      	mov	r1, r3
 80015e6:	f002 fed1 	bl	800438c <BSP_LCD_DrawBitmap>
            break;
 80015ea:	e017      	b.n	800161c <StartDisplayTask+0x1c0>
          case HeadLeft:
            BSP_LCD_DrawBitmap(snakeHeadPosition[0]*32, snakeHeadPosition[1]*32, (uint8_t*)images_bmp_color_head_left_81CD4B_bmp);
 80015ec:	4b70      	ldr	r3, [pc, #448]	@ (80017b0 <StartDisplayTask+0x354>)
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	015b      	lsls	r3, r3, #5
 80015f2:	4618      	mov	r0, r3
 80015f4:	4b6e      	ldr	r3, [pc, #440]	@ (80017b0 <StartDisplayTask+0x354>)
 80015f6:	785b      	ldrb	r3, [r3, #1]
 80015f8:	015b      	lsls	r3, r3, #5
 80015fa:	4a70      	ldr	r2, [pc, #448]	@ (80017bc <StartDisplayTask+0x360>)
 80015fc:	4619      	mov	r1, r3
 80015fe:	f002 fec5 	bl	800438c <BSP_LCD_DrawBitmap>
            break;
 8001602:	e00b      	b.n	800161c <StartDisplayTask+0x1c0>
          case HeadRight:
            BSP_LCD_DrawBitmap(snakeHeadPosition[0]*32, snakeHeadPosition[1]*32, (uint8_t*)images_bmp_color_head_right_81CD4B_bmp);
 8001604:	4b6a      	ldr	r3, [pc, #424]	@ (80017b0 <StartDisplayTask+0x354>)
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	015b      	lsls	r3, r3, #5
 800160a:	4618      	mov	r0, r3
 800160c:	4b68      	ldr	r3, [pc, #416]	@ (80017b0 <StartDisplayTask+0x354>)
 800160e:	785b      	ldrb	r3, [r3, #1]
 8001610:	015b      	lsls	r3, r3, #5
 8001612:	4a6b      	ldr	r2, [pc, #428]	@ (80017c0 <StartDisplayTask+0x364>)
 8001614:	4619      	mov	r1, r3
 8001616:	f002 feb9 	bl	800438c <BSP_LCD_DrawBitmap>
            break;
 800161a:	bf00      	nop
        }

      // On affiche le corps du snake
      for (int i = 0; i < snakeSize; i++) {
 800161c:	2300      	movs	r3, #0
 800161e:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8001622:	e08e      	b.n	8001742 <StartDisplayTask+0x2e6>
        switch (snakeBodyParts[i]) {
 8001624:	4a67      	ldr	r2, [pc, #412]	@ (80017c4 <StartDisplayTask+0x368>)
 8001626:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800162a:	4413      	add	r3, r2
 800162c:	781b      	ldrb	r3, [r3, #0]
 800162e:	2b05      	cmp	r3, #5
 8001630:	f200 8082 	bhi.w	8001738 <StartDisplayTask+0x2dc>
 8001634:	a201      	add	r2, pc, #4	@ (adr r2, 800163c <StartDisplayTask+0x1e0>)
 8001636:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800163a:	bf00      	nop
 800163c:	08001655 	.word	0x08001655
 8001640:	0800167b 	.word	0x0800167b
 8001644:	080016a1 	.word	0x080016a1
 8001648:	080016c7 	.word	0x080016c7
 800164c:	080016ed 	.word	0x080016ed
 8001650:	08001713 	.word	0x08001713
          case BottomLeft:
            BSP_LCD_DrawBitmap(snakeBodyPosition[i][0]*32, snakeBodyPosition[i][1]*32, (uint8_t*)images_bmp_color_bottom_left_81CD4B_bmp);
 8001654:	4a5c      	ldr	r2, [pc, #368]	@ (80017c8 <StartDisplayTask+0x36c>)
 8001656:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800165a:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800165e:	015b      	lsls	r3, r3, #5
 8001660:	4618      	mov	r0, r3
 8001662:	4a59      	ldr	r2, [pc, #356]	@ (80017c8 <StartDisplayTask+0x36c>)
 8001664:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001668:	005b      	lsls	r3, r3, #1
 800166a:	4413      	add	r3, r2
 800166c:	785b      	ldrb	r3, [r3, #1]
 800166e:	015b      	lsls	r3, r3, #5
 8001670:	4a56      	ldr	r2, [pc, #344]	@ (80017cc <StartDisplayTask+0x370>)
 8001672:	4619      	mov	r1, r3
 8001674:	f002 fe8a 	bl	800438c <BSP_LCD_DrawBitmap>
            break;
 8001678:	e05e      	b.n	8001738 <StartDisplayTask+0x2dc>
          case BottomRight:
            BSP_LCD_DrawBitmap(snakeBodyPosition[i][0]*32, snakeBodyPosition[i][1]*32, (uint8_t*)images_bmp_color_bottom_right_81CD4B_bmp);
 800167a:	4a53      	ldr	r2, [pc, #332]	@ (80017c8 <StartDisplayTask+0x36c>)
 800167c:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001680:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8001684:	015b      	lsls	r3, r3, #5
 8001686:	4618      	mov	r0, r3
 8001688:	4a4f      	ldr	r2, [pc, #316]	@ (80017c8 <StartDisplayTask+0x36c>)
 800168a:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800168e:	005b      	lsls	r3, r3, #1
 8001690:	4413      	add	r3, r2
 8001692:	785b      	ldrb	r3, [r3, #1]
 8001694:	015b      	lsls	r3, r3, #5
 8001696:	4a4e      	ldr	r2, [pc, #312]	@ (80017d0 <StartDisplayTask+0x374>)
 8001698:	4619      	mov	r1, r3
 800169a:	f002 fe77 	bl	800438c <BSP_LCD_DrawBitmap>
            break;
 800169e:	e04b      	b.n	8001738 <StartDisplayTask+0x2dc>
          case BottomTop:
            BSP_LCD_DrawBitmap(snakeBodyPosition[i][0]*32, snakeBodyPosition[i][1]*32, (uint8_t*)images_bmp_color_bottom_top_81CD4B_bmp);
 80016a0:	4a49      	ldr	r2, [pc, #292]	@ (80017c8 <StartDisplayTask+0x36c>)
 80016a2:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80016a6:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80016aa:	015b      	lsls	r3, r3, #5
 80016ac:	4618      	mov	r0, r3
 80016ae:	4a46      	ldr	r2, [pc, #280]	@ (80017c8 <StartDisplayTask+0x36c>)
 80016b0:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80016b4:	005b      	lsls	r3, r3, #1
 80016b6:	4413      	add	r3, r2
 80016b8:	785b      	ldrb	r3, [r3, #1]
 80016ba:	015b      	lsls	r3, r3, #5
 80016bc:	4a45      	ldr	r2, [pc, #276]	@ (80017d4 <StartDisplayTask+0x378>)
 80016be:	4619      	mov	r1, r3
 80016c0:	f002 fe64 	bl	800438c <BSP_LCD_DrawBitmap>
            break;
 80016c4:	e038      	b.n	8001738 <StartDisplayTask+0x2dc>
          case LeftRight:
            BSP_LCD_DrawBitmap(snakeBodyPosition[i][0]*32, snakeBodyPosition[i][1]*32, (uint8_t*)images_bmp_color_left_right_81CD4B_bmp);
 80016c6:	4a40      	ldr	r2, [pc, #256]	@ (80017c8 <StartDisplayTask+0x36c>)
 80016c8:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80016cc:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80016d0:	015b      	lsls	r3, r3, #5
 80016d2:	4618      	mov	r0, r3
 80016d4:	4a3c      	ldr	r2, [pc, #240]	@ (80017c8 <StartDisplayTask+0x36c>)
 80016d6:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80016da:	005b      	lsls	r3, r3, #1
 80016dc:	4413      	add	r3, r2
 80016de:	785b      	ldrb	r3, [r3, #1]
 80016e0:	015b      	lsls	r3, r3, #5
 80016e2:	4a3d      	ldr	r2, [pc, #244]	@ (80017d8 <StartDisplayTask+0x37c>)
 80016e4:	4619      	mov	r1, r3
 80016e6:	f002 fe51 	bl	800438c <BSP_LCD_DrawBitmap>
            break;
 80016ea:	e025      	b.n	8001738 <StartDisplayTask+0x2dc>
          case LeftTop:
            BSP_LCD_DrawBitmap(snakeBodyPosition[i][0]*32, snakeBodyPosition[i][1]*32, (uint8_t*)images_bmp_color_left_top_81CD4B_bmp);
 80016ec:	4a36      	ldr	r2, [pc, #216]	@ (80017c8 <StartDisplayTask+0x36c>)
 80016ee:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80016f2:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80016f6:	015b      	lsls	r3, r3, #5
 80016f8:	4618      	mov	r0, r3
 80016fa:	4a33      	ldr	r2, [pc, #204]	@ (80017c8 <StartDisplayTask+0x36c>)
 80016fc:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001700:	005b      	lsls	r3, r3, #1
 8001702:	4413      	add	r3, r2
 8001704:	785b      	ldrb	r3, [r3, #1]
 8001706:	015b      	lsls	r3, r3, #5
 8001708:	4a34      	ldr	r2, [pc, #208]	@ (80017dc <StartDisplayTask+0x380>)
 800170a:	4619      	mov	r1, r3
 800170c:	f002 fe3e 	bl	800438c <BSP_LCD_DrawBitmap>
            break;
 8001710:	e012      	b.n	8001738 <StartDisplayTask+0x2dc>
          case RightTop:
            BSP_LCD_DrawBitmap(snakeBodyPosition[i][0]*32, snakeBodyPosition[i][1]*32, (uint8_t*)images_bmp_color_right_top_81CD4B_bmp);
 8001712:	4a2d      	ldr	r2, [pc, #180]	@ (80017c8 <StartDisplayTask+0x36c>)
 8001714:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001718:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 800171c:	015b      	lsls	r3, r3, #5
 800171e:	4618      	mov	r0, r3
 8001720:	4a29      	ldr	r2, [pc, #164]	@ (80017c8 <StartDisplayTask+0x36c>)
 8001722:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8001726:	005b      	lsls	r3, r3, #1
 8001728:	4413      	add	r3, r2
 800172a:	785b      	ldrb	r3, [r3, #1]
 800172c:	015b      	lsls	r3, r3, #5
 800172e:	4a2c      	ldr	r2, [pc, #176]	@ (80017e0 <StartDisplayTask+0x384>)
 8001730:	4619      	mov	r1, r3
 8001732:	f002 fe2b 	bl	800438c <BSP_LCD_DrawBitmap>
            break;
 8001736:	bf00      	nop
      for (int i = 0; i < snakeSize; i++) {
 8001738:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800173c:	3301      	adds	r3, #1
 800173e:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8001742:	4b15      	ldr	r3, [pc, #84]	@ (8001798 <StartDisplayTask+0x33c>)
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	461a      	mov	r2, r3
 8001748:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800174c:	4293      	cmp	r3, r2
 800174e:	f6ff af69 	blt.w	8001624 <StartDisplayTask+0x1c8>
        }
      }

      // On affiche la queue du snake
      switch (tailPart) {
 8001752:	4b24      	ldr	r3, [pc, #144]	@ (80017e4 <StartDisplayTask+0x388>)
 8001754:	781b      	ldrb	r3, [r3, #0]
 8001756:	2b03      	cmp	r3, #3
 8001758:	d876      	bhi.n	8001848 <StartDisplayTask+0x3ec>
 800175a:	a201      	add	r2, pc, #4	@ (adr r2, 8001760 <StartDisplayTask+0x304>)
 800175c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001760:	080017e9 	.word	0x080017e9
 8001764:	08001801 	.word	0x08001801
 8001768:	08001819 	.word	0x08001819
 800176c:	08001831 	.word	0x08001831
 8001770:	200002b0 	.word	0x200002b0
 8001774:	200002ac 	.word	0x200002ac
 8001778:	200002a8 	.word	0x200002a8
 800177c:	200002b4 	.word	0x200002b4
 8001780:	200003c8 	.word	0x200003c8
 8001784:	20000224 	.word	0x20000224
 8001788:	0800f970 	.word	0x0800f970
 800178c:	0800f984 	.word	0x0800f984
 8001790:	0800f998 	.word	0x0800f998
 8001794:	0800f9ac 	.word	0x0800f9ac
 8001798:	200002a0 	.word	0x200002a0
 800179c:	0800f9c0 	.word	0x0800f9c0
 80017a0:	20000000 	.word	0x20000000
 80017a4:	0800f9cc 	.word	0x0800f9cc
 80017a8:	ffa52a2a 	.word	0xffa52a2a
 80017ac:	20000225 	.word	0x20000225
 80017b0:	20000004 	.word	0x20000004
 80017b4:	08012c8c 	.word	0x08012c8c
 80017b8:	08013918 	.word	0x08013918
 80017bc:	080145a4 	.word	0x080145a4
 80017c0:	08015230 	.word	0x08015230
 80017c4:	20000228 	.word	0x20000228
 80017c8:	200002b8 	.word	0x200002b8
 80017cc:	080106e8 	.word	0x080106e8
 80017d0:	08011374 	.word	0x08011374
 80017d4:	08012000 	.word	0x08012000
 80017d8:	08015ebc 	.word	0x08015ebc
 80017dc:	08016b48 	.word	0x08016b48
 80017e0:	080177d4 	.word	0x080177d4
 80017e4:	20000001 	.word	0x20000001
        case TailBottom:
          BSP_LCD_DrawBitmap(snakeTailPosition[0]*32, snakeTailPosition[1]*32, (uint8_t*)images_bmp_color_tail_bottom_81CD4B_bmp);
 80017e8:	4b45      	ldr	r3, [pc, #276]	@ (8001900 <StartDisplayTask+0x4a4>)
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	015b      	lsls	r3, r3, #5
 80017ee:	4618      	mov	r0, r3
 80017f0:	4b43      	ldr	r3, [pc, #268]	@ (8001900 <StartDisplayTask+0x4a4>)
 80017f2:	785b      	ldrb	r3, [r3, #1]
 80017f4:	015b      	lsls	r3, r3, #5
 80017f6:	4a43      	ldr	r2, [pc, #268]	@ (8001904 <StartDisplayTask+0x4a8>)
 80017f8:	4619      	mov	r1, r3
 80017fa:	f002 fdc7 	bl	800438c <BSP_LCD_DrawBitmap>
          break;
 80017fe:	e023      	b.n	8001848 <StartDisplayTask+0x3ec>
        case TailTop:
          BSP_LCD_DrawBitmap(snakeTailPosition[0]*32, snakeTailPosition[1]*32, (uint8_t*)images_bmp_color_tail_top_81CD4B_bmp);
 8001800:	4b3f      	ldr	r3, [pc, #252]	@ (8001900 <StartDisplayTask+0x4a4>)
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	015b      	lsls	r3, r3, #5
 8001806:	4618      	mov	r0, r3
 8001808:	4b3d      	ldr	r3, [pc, #244]	@ (8001900 <StartDisplayTask+0x4a4>)
 800180a:	785b      	ldrb	r3, [r3, #1]
 800180c:	015b      	lsls	r3, r3, #5
 800180e:	4a3e      	ldr	r2, [pc, #248]	@ (8001908 <StartDisplayTask+0x4ac>)
 8001810:	4619      	mov	r1, r3
 8001812:	f002 fdbb 	bl	800438c <BSP_LCD_DrawBitmap>
          break;
 8001816:	e017      	b.n	8001848 <StartDisplayTask+0x3ec>
        case TailLeft:
          BSP_LCD_DrawBitmap(snakeTailPosition[0]*32, snakeTailPosition[1]*32, (uint8_t*)images_bmp_color_tail_left_81CD4B_bmp);
 8001818:	4b39      	ldr	r3, [pc, #228]	@ (8001900 <StartDisplayTask+0x4a4>)
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	015b      	lsls	r3, r3, #5
 800181e:	4618      	mov	r0, r3
 8001820:	4b37      	ldr	r3, [pc, #220]	@ (8001900 <StartDisplayTask+0x4a4>)
 8001822:	785b      	ldrb	r3, [r3, #1]
 8001824:	015b      	lsls	r3, r3, #5
 8001826:	4a39      	ldr	r2, [pc, #228]	@ (800190c <StartDisplayTask+0x4b0>)
 8001828:	4619      	mov	r1, r3
 800182a:	f002 fdaf 	bl	800438c <BSP_LCD_DrawBitmap>
          break;
 800182e:	e00b      	b.n	8001848 <StartDisplayTask+0x3ec>
        case TailRight:
          BSP_LCD_DrawBitmap(snakeTailPosition[0]*32, snakeTailPosition[1]*32, (uint8_t*)images_bmp_color_tail_right_81CD4B_bmp);
 8001830:	4b33      	ldr	r3, [pc, #204]	@ (8001900 <StartDisplayTask+0x4a4>)
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	015b      	lsls	r3, r3, #5
 8001836:	4618      	mov	r0, r3
 8001838:	4b31      	ldr	r3, [pc, #196]	@ (8001900 <StartDisplayTask+0x4a4>)
 800183a:	785b      	ldrb	r3, [r3, #1]
 800183c:	015b      	lsls	r3, r3, #5
 800183e:	4a34      	ldr	r2, [pc, #208]	@ (8001910 <StartDisplayTask+0x4b4>)
 8001840:	4619      	mov	r1, r3
 8001842:	f002 fda3 	bl	800438c <BSP_LCD_DrawBitmap>
          break;
 8001846:	bf00      	nop
      }

      // On efface l'ancienne queue avec un carré vert
      if (!appleEaten && (snakeHeadPosition[0] != oldTailPosition[0] || snakeHeadPosition[1] != oldTailPosition[1])) {
 8001848:	4b32      	ldr	r3, [pc, #200]	@ (8001914 <StartDisplayTask+0x4b8>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d11a      	bne.n	8001886 <StartDisplayTask+0x42a>
 8001850:	4b31      	ldr	r3, [pc, #196]	@ (8001918 <StartDisplayTask+0x4bc>)
 8001852:	781a      	ldrb	r2, [r3, #0]
 8001854:	4b31      	ldr	r3, [pc, #196]	@ (800191c <StartDisplayTask+0x4c0>)
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	429a      	cmp	r2, r3
 800185a:	d105      	bne.n	8001868 <StartDisplayTask+0x40c>
 800185c:	4b2e      	ldr	r3, [pc, #184]	@ (8001918 <StartDisplayTask+0x4bc>)
 800185e:	785a      	ldrb	r2, [r3, #1]
 8001860:	4b2e      	ldr	r3, [pc, #184]	@ (800191c <StartDisplayTask+0x4c0>)
 8001862:	785b      	ldrb	r3, [r3, #1]
 8001864:	429a      	cmp	r2, r3
 8001866:	d00e      	beq.n	8001886 <StartDisplayTask+0x42a>
        // On efface l'ancienne queue si:
        //    - le snake a avancé (la queue n'est pas restée à la même position)
        // ou
        //    - la tête n'est pas à la position de l'ancienne queue (le snake suit sa queue)
        BSP_LCD_SetTextColor((uint32_t)0xFF81CD4B); // 0xFF81CD4B
 8001868:	482d      	ldr	r0, [pc, #180]	@ (8001920 <StartDisplayTask+0x4c4>)
 800186a:	f002 fb69 	bl	8003f40 <BSP_LCD_SetTextColor>
        BSP_LCD_FillRect(oldTailPosition[0]*32, oldTailPosition[1]*32, 32, 32);
 800186e:	4b2b      	ldr	r3, [pc, #172]	@ (800191c <StartDisplayTask+0x4c0>)
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	015b      	lsls	r3, r3, #5
 8001874:	b298      	uxth	r0, r3
 8001876:	4b29      	ldr	r3, [pc, #164]	@ (800191c <StartDisplayTask+0x4c0>)
 8001878:	785b      	ldrb	r3, [r3, #1]
 800187a:	015b      	lsls	r3, r3, #5
 800187c:	b299      	uxth	r1, r3
 800187e:	2320      	movs	r3, #32
 8001880:	2220      	movs	r2, #32
 8001882:	f002 fe35 	bl	80044f0 <BSP_LCD_FillRect>
      }

      // On affiche les pommes
      for (int i = 0; i < NBApple; i++)
 8001886:	2300      	movs	r3, #0
 8001888:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 800188c:	e01f      	b.n	80018ce <StartDisplayTask+0x472>
        if (applePosition[i][0] != -1)
 800188e:	4a25      	ldr	r2, [pc, #148]	@ (8001924 <StartDisplayTask+0x4c8>)
 8001890:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001894:	f912 3013 	ldrsb.w	r3, [r2, r3, lsl #1]
 8001898:	f1b3 3fff 	cmp.w	r3, #4294967295
 800189c:	d012      	beq.n	80018c4 <StartDisplayTask+0x468>
          BSP_LCD_DrawBitmap(applePosition[i][0]*32, applePosition[i][1]*32, (uint8_t*)images_bmp_color_apple_81CD4B_bmp);
 800189e:	4a21      	ldr	r2, [pc, #132]	@ (8001924 <StartDisplayTask+0x4c8>)
 80018a0:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80018a4:	f912 3013 	ldrsb.w	r3, [r2, r3, lsl #1]
 80018a8:	015b      	lsls	r3, r3, #5
 80018aa:	4618      	mov	r0, r3
 80018ac:	4a1d      	ldr	r2, [pc, #116]	@ (8001924 <StartDisplayTask+0x4c8>)
 80018ae:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80018b2:	005b      	lsls	r3, r3, #1
 80018b4:	4413      	add	r3, r2
 80018b6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80018ba:	015b      	lsls	r3, r3, #5
 80018bc:	4a1a      	ldr	r2, [pc, #104]	@ (8001928 <StartDisplayTask+0x4cc>)
 80018be:	4619      	mov	r1, r3
 80018c0:	f002 fd64 	bl	800438c <BSP_LCD_DrawBitmap>
      for (int i = 0; i < NBApple; i++)
 80018c4:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80018c8:	3301      	adds	r3, #1
 80018ca:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 80018ce:	2304      	movs	r3, #4
 80018d0:	461a      	mov	r2, r3
 80018d2:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80018d6:	4293      	cmp	r3, r2
 80018d8:	dbd9      	blt.n	800188e <StartDisplayTask+0x432>
      xSemaphoreGive(displayMutexHandle);
 80018da:	4b14      	ldr	r3, [pc, #80]	@ (800192c <StartDisplayTask+0x4d0>)
 80018dc:	6818      	ldr	r0, [r3, #0]
 80018de:	2300      	movs	r3, #0
 80018e0:	2200      	movs	r2, #0
 80018e2:	2100      	movs	r1, #0
 80018e4:	f00a fdc0 	bl	800c468 <xQueueGenericSend>

      if (lastMove)
 80018e8:	4b11      	ldr	r3, [pc, #68]	@ (8001930 <StartDisplayTask+0x4d4>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d002      	beq.n	80018f6 <StartDisplayTask+0x49a>
        lastMove = 0;
 80018f0:	4b0f      	ldr	r3, [pc, #60]	@ (8001930 <StartDisplayTask+0x4d4>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	601a      	str	r2, [r3, #0]
    }

    osDelay(100);
 80018f6:	2064      	movs	r0, #100	@ 0x64
 80018f8:	f00a fb33 	bl	800bf62 <osDelay>
    if ((gameOver || gamePaused || !gameStarted) && !lastMove) {
 80018fc:	e5b6      	b.n	800146c <StartDisplayTask+0x10>
 80018fe:	bf00      	nop
 8001900:	20000008 	.word	0x20000008
 8001904:	08018460 	.word	0x08018460
 8001908:	080190ec 	.word	0x080190ec
 800190c:	08019d78 	.word	0x08019d78
 8001910:	0801aa04 	.word	0x0801aa04
 8001914:	200002a4 	.word	0x200002a4
 8001918:	20000004 	.word	0x20000004
 800191c:	200003a8 	.word	0x200003a8
 8001920:	ff81cd4b 	.word	0xff81cd4b
 8001924:	200003ac 	.word	0x200003ac
 8001928:	0800fa5c 	.word	0x0800fa5c
 800192c:	200003c8 	.word	0x200003c8
 8001930:	200002b4 	.word	0x200002b4

08001934 <StartJoystickTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartJoystickTask */
void StartJoystickTask(void const * argument)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartJoystickTask */
  /* Infinite loop */
  for(;;)
  {
    sConfig.Channel = ADC_CHANNEL_8;
 800193c:	4b30      	ldr	r3, [pc, #192]	@ (8001a00 <StartJoystickTask+0xcc>)
 800193e:	2208      	movs	r2, #8
 8001940:	601a      	str	r2, [r3, #0]
	HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 8001942:	492f      	ldr	r1, [pc, #188]	@ (8001a00 <StartJoystickTask+0xcc>)
 8001944:	482f      	ldr	r0, [pc, #188]	@ (8001a04 <StartJoystickTask+0xd0>)
 8001946:	f004 fc83 	bl	8006250 <HAL_ADC_ConfigChannel>
	HAL_ADC_Start(&hadc3);
 800194a:	482e      	ldr	r0, [pc, #184]	@ (8001a04 <StartJoystickTask+0xd0>)
 800194c:	f004 fb1a 	bl	8005f84 <HAL_ADC_Start>
	while(HAL_ADC_PollForConversion(&hadc3, 100)!=HAL_OK);
 8001950:	bf00      	nop
 8001952:	2164      	movs	r1, #100	@ 0x64
 8001954:	482b      	ldr	r0, [pc, #172]	@ (8001a04 <StartJoystickTask+0xd0>)
 8001956:	f004 fbe3 	bl	8006120 <HAL_ADC_PollForConversion>
 800195a:	4603      	mov	r3, r0
 800195c:	2b00      	cmp	r3, #0
 800195e:	d1f8      	bne.n	8001952 <StartJoystickTask+0x1e>
	joystick_v = HAL_ADC_GetValue(&hadc3);
 8001960:	4828      	ldr	r0, [pc, #160]	@ (8001a04 <StartJoystickTask+0xd0>)
 8001962:	f004 fc68 	bl	8006236 <HAL_ADC_GetValue>
 8001966:	4603      	mov	r3, r0
 8001968:	4a27      	ldr	r2, [pc, #156]	@ (8001a08 <StartJoystickTask+0xd4>)
 800196a:	6013      	str	r3, [r2, #0]

	HAL_ADC_Start(&hadc1);
 800196c:	4827      	ldr	r0, [pc, #156]	@ (8001a0c <StartJoystickTask+0xd8>)
 800196e:	f004 fb09 	bl	8005f84 <HAL_ADC_Start>
	while(HAL_ADC_PollForConversion(&hadc1, 100)!=HAL_OK);
 8001972:	bf00      	nop
 8001974:	2164      	movs	r1, #100	@ 0x64
 8001976:	4825      	ldr	r0, [pc, #148]	@ (8001a0c <StartJoystickTask+0xd8>)
 8001978:	f004 fbd2 	bl	8006120 <HAL_ADC_PollForConversion>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d1f8      	bne.n	8001974 <StartJoystickTask+0x40>
	joystick_h = HAL_ADC_GetValue(&hadc1);
 8001982:	4822      	ldr	r0, [pc, #136]	@ (8001a0c <StartJoystickTask+0xd8>)
 8001984:	f004 fc57 	bl	8006236 <HAL_ADC_GetValue>
 8001988:	4603      	mov	r3, r0
 800198a:	4a21      	ldr	r2, [pc, #132]	@ (8001a10 <StartJoystickTask+0xdc>)
 800198c:	6013      	str	r3, [r2, #0]

    // max range of joystick is 0 to 4095

    if (joystick_v < 1000 && headPart != HeadTop) {
 800198e:	4b1e      	ldr	r3, [pc, #120]	@ (8001a08 <StartJoystickTask+0xd4>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001996:	d207      	bcs.n	80019a8 <StartJoystickTask+0x74>
 8001998:	4b1e      	ldr	r3, [pc, #120]	@ (8001a14 <StartJoystickTask+0xe0>)
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d003      	beq.n	80019a8 <StartJoystickTask+0x74>
      direction = Down;
 80019a0:	4b1d      	ldr	r3, [pc, #116]	@ (8001a18 <StartJoystickTask+0xe4>)
 80019a2:	2201      	movs	r2, #1
 80019a4:	701a      	strb	r2, [r3, #0]
 80019a6:	e027      	b.n	80019f8 <StartJoystickTask+0xc4>
    } else if (joystick_v > 3000 && headPart != HeadBottom) {
 80019a8:	4b17      	ldr	r3, [pc, #92]	@ (8001a08 <StartJoystickTask+0xd4>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d907      	bls.n	80019c4 <StartJoystickTask+0x90>
 80019b4:	4b17      	ldr	r3, [pc, #92]	@ (8001a14 <StartJoystickTask+0xe0>)
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	2b01      	cmp	r3, #1
 80019ba:	d003      	beq.n	80019c4 <StartJoystickTask+0x90>
      direction = Up;
 80019bc:	4b16      	ldr	r3, [pc, #88]	@ (8001a18 <StartJoystickTask+0xe4>)
 80019be:	2200      	movs	r2, #0
 80019c0:	701a      	strb	r2, [r3, #0]
 80019c2:	e019      	b.n	80019f8 <StartJoystickTask+0xc4>
    } else if (joystick_h < 1000 && headPart != HeadLeft) {
 80019c4:	4b12      	ldr	r3, [pc, #72]	@ (8001a10 <StartJoystickTask+0xdc>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80019cc:	d207      	bcs.n	80019de <StartJoystickTask+0xaa>
 80019ce:	4b11      	ldr	r3, [pc, #68]	@ (8001a14 <StartJoystickTask+0xe0>)
 80019d0:	781b      	ldrb	r3, [r3, #0]
 80019d2:	2b02      	cmp	r3, #2
 80019d4:	d003      	beq.n	80019de <StartJoystickTask+0xaa>
      direction = Right;
 80019d6:	4b10      	ldr	r3, [pc, #64]	@ (8001a18 <StartJoystickTask+0xe4>)
 80019d8:	2203      	movs	r2, #3
 80019da:	701a      	strb	r2, [r3, #0]
 80019dc:	e00c      	b.n	80019f8 <StartJoystickTask+0xc4>
    } else if (joystick_h > 3000 && headPart != HeadRight) {
 80019de:	4b0c      	ldr	r3, [pc, #48]	@ (8001a10 <StartJoystickTask+0xdc>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d906      	bls.n	80019f8 <StartJoystickTask+0xc4>
 80019ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001a14 <StartJoystickTask+0xe0>)
 80019ec:	781b      	ldrb	r3, [r3, #0]
 80019ee:	2b03      	cmp	r3, #3
 80019f0:	d002      	beq.n	80019f8 <StartJoystickTask+0xc4>
      direction = Left;
 80019f2:	4b09      	ldr	r3, [pc, #36]	@ (8001a18 <StartJoystickTask+0xe4>)
 80019f4:	2202      	movs	r2, #2
 80019f6:	701a      	strb	r2, [r3, #0]
    }
    osDelay(10);
 80019f8:	200a      	movs	r0, #10
 80019fa:	f00a fab2 	bl	800bf62 <osDelay>
    sConfig.Channel = ADC_CHANNEL_8;
 80019fe:	e79d      	b.n	800193c <StartJoystickTask+0x8>
 8001a00:	200007c4 	.word	0x200007c4
 8001a04:	20000118 	.word	0x20000118
 8001a08:	2000021c 	.word	0x2000021c
 8001a0c:	200000d0 	.word	0x200000d0
 8001a10:	20000220 	.word	0x20000220
 8001a14:	20000225 	.word	0x20000225
 8001a18:	20000224 	.word	0x20000224

08001a1c <StartManageBodyParts>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartManageBodyParts */
void StartManageBodyParts(void const * argument)
{
 8001a1c:	b5b0      	push	{r4, r5, r7, lr}
 8001a1e:	b08e      	sub	sp, #56	@ 0x38
 8001a20:	af02      	add	r7, sp, #8
 8001a22:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartManageBodyParts */
  TickType_t xLastWakeTime = xTaskGetTickCount();
 8001a24:	f00b fbd6 	bl	800d1d4 <xTaskGetTickCount>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	613b      	str	r3, [r7, #16]
  const TickType_t delay = pdMS_TO_TICKS(1000. / speed);
 8001a2c:	4b7f      	ldr	r3, [pc, #508]	@ (8001c2c <StartManageBodyParts+0x210>)
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	4618      	mov	r0, r3
 8001a32:	f7fe fd8f 	bl	8000554 <__aeabi_i2d>
 8001a36:	4602      	mov	r2, r0
 8001a38:	460b      	mov	r3, r1
 8001a3a:	f04f 0000 	mov.w	r0, #0
 8001a3e:	497c      	ldr	r1, [pc, #496]	@ (8001c30 <StartManageBodyParts+0x214>)
 8001a40:	f7fe ff1c 	bl	800087c <__aeabi_ddiv>
 8001a44:	4602      	mov	r2, r0
 8001a46:	460b      	mov	r3, r1
 8001a48:	4610      	mov	r0, r2
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	f7fe fffe 	bl	8000a4c <__aeabi_d2uiz>
 8001a50:	4603      	mov	r3, r0
 8001a52:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001a56:	fb02 f303 	mul.w	r3, r2, r3
 8001a5a:	4a76      	ldr	r2, [pc, #472]	@ (8001c34 <StartManageBodyParts+0x218>)
 8001a5c:	fba2 2303 	umull	r2, r3, r2, r3
 8001a60:	099b      	lsrs	r3, r3, #6
 8001a62:	61bb      	str	r3, [r7, #24]

  /* Infinite loop */
  for(;;)
  {
    if (!gameOver && !gamePaused && gameStarted) {
 8001a64:	4b74      	ldr	r3, [pc, #464]	@ (8001c38 <StartManageBodyParts+0x21c>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	f040 82ad 	bne.w	8001fc8 <StartManageBodyParts+0x5ac>
 8001a6e:	4b73      	ldr	r3, [pc, #460]	@ (8001c3c <StartManageBodyParts+0x220>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	f040 82a8 	bne.w	8001fc8 <StartManageBodyParts+0x5ac>
 8001a78:	4b71      	ldr	r3, [pc, #452]	@ (8001c40 <StartManageBodyParts+0x224>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	f000 82a3 	beq.w	8001fc8 <StartManageBodyParts+0x5ac>
      // Le jeu est en cours

      // On sauvegarde la position de la queue et de la tête
      oldTailPosition[0] = snakeTailPosition[0];
 8001a82:	4b70      	ldr	r3, [pc, #448]	@ (8001c44 <StartManageBodyParts+0x228>)
 8001a84:	781a      	ldrb	r2, [r3, #0]
 8001a86:	4b70      	ldr	r3, [pc, #448]	@ (8001c48 <StartManageBodyParts+0x22c>)
 8001a88:	701a      	strb	r2, [r3, #0]
      oldTailPosition[1] = snakeTailPosition[1];
 8001a8a:	4b6e      	ldr	r3, [pc, #440]	@ (8001c44 <StartManageBodyParts+0x228>)
 8001a8c:	785a      	ldrb	r2, [r3, #1]
 8001a8e:	4b6e      	ldr	r3, [pc, #440]	@ (8001c48 <StartManageBodyParts+0x22c>)
 8001a90:	705a      	strb	r2, [r3, #1]

      uint8_t oldHeadPosition[2];
      oldHeadPosition[0] = snakeHeadPosition[0];
 8001a92:	4b6e      	ldr	r3, [pc, #440]	@ (8001c4c <StartManageBodyParts+0x230>)
 8001a94:	781b      	ldrb	r3, [r3, #0]
 8001a96:	733b      	strb	r3, [r7, #12]
      oldHeadPosition[1] = snakeHeadPosition[1];
 8001a98:	4b6c      	ldr	r3, [pc, #432]	@ (8001c4c <StartManageBodyParts+0x230>)
 8001a9a:	785b      	ldrb	r3, [r3, #1]
 8001a9c:	737b      	strb	r3, [r7, #13]


      // On met a jour la position de la tête en fonction de la direction
      switch (direction) {
 8001a9e:	4b6c      	ldr	r3, [pc, #432]	@ (8001c50 <StartManageBodyParts+0x234>)
 8001aa0:	781b      	ldrb	r3, [r3, #0]
 8001aa2:	2b03      	cmp	r3, #3
 8001aa4:	d832      	bhi.n	8001b0c <StartManageBodyParts+0xf0>
 8001aa6:	a201      	add	r2, pc, #4	@ (adr r2, 8001aac <StartManageBodyParts+0x90>)
 8001aa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001aac:	08001abd 	.word	0x08001abd
 8001ab0:	08001ad1 	.word	0x08001ad1
 8001ab4:	08001ae5 	.word	0x08001ae5
 8001ab8:	08001af9 	.word	0x08001af9
        case Up:
          headPart = HeadTop;
 8001abc:	4b65      	ldr	r3, [pc, #404]	@ (8001c54 <StartManageBodyParts+0x238>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	701a      	strb	r2, [r3, #0]
          snakeHeadPosition[1]--;
 8001ac2:	4b62      	ldr	r3, [pc, #392]	@ (8001c4c <StartManageBodyParts+0x230>)
 8001ac4:	785b      	ldrb	r3, [r3, #1]
 8001ac6:	3b01      	subs	r3, #1
 8001ac8:	b2da      	uxtb	r2, r3
 8001aca:	4b60      	ldr	r3, [pc, #384]	@ (8001c4c <StartManageBodyParts+0x230>)
 8001acc:	705a      	strb	r2, [r3, #1]
          break;
 8001ace:	e01d      	b.n	8001b0c <StartManageBodyParts+0xf0>
        case Down:
          headPart = HeadBottom;
 8001ad0:	4b60      	ldr	r3, [pc, #384]	@ (8001c54 <StartManageBodyParts+0x238>)
 8001ad2:	2201      	movs	r2, #1
 8001ad4:	701a      	strb	r2, [r3, #0]
          snakeHeadPosition[1]++;
 8001ad6:	4b5d      	ldr	r3, [pc, #372]	@ (8001c4c <StartManageBodyParts+0x230>)
 8001ad8:	785b      	ldrb	r3, [r3, #1]
 8001ada:	3301      	adds	r3, #1
 8001adc:	b2da      	uxtb	r2, r3
 8001ade:	4b5b      	ldr	r3, [pc, #364]	@ (8001c4c <StartManageBodyParts+0x230>)
 8001ae0:	705a      	strb	r2, [r3, #1]
          break;
 8001ae2:	e013      	b.n	8001b0c <StartManageBodyParts+0xf0>
        case Left:
          headPart = HeadLeft;
 8001ae4:	4b5b      	ldr	r3, [pc, #364]	@ (8001c54 <StartManageBodyParts+0x238>)
 8001ae6:	2202      	movs	r2, #2
 8001ae8:	701a      	strb	r2, [r3, #0]
          snakeHeadPosition[0]--;
 8001aea:	4b58      	ldr	r3, [pc, #352]	@ (8001c4c <StartManageBodyParts+0x230>)
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	3b01      	subs	r3, #1
 8001af0:	b2da      	uxtb	r2, r3
 8001af2:	4b56      	ldr	r3, [pc, #344]	@ (8001c4c <StartManageBodyParts+0x230>)
 8001af4:	701a      	strb	r2, [r3, #0]
          break;
 8001af6:	e009      	b.n	8001b0c <StartManageBodyParts+0xf0>
        case Right:
          headPart = HeadRight;
 8001af8:	4b56      	ldr	r3, [pc, #344]	@ (8001c54 <StartManageBodyParts+0x238>)
 8001afa:	2203      	movs	r2, #3
 8001afc:	701a      	strb	r2, [r3, #0]
          snakeHeadPosition[0]++;
 8001afe:	4b53      	ldr	r3, [pc, #332]	@ (8001c4c <StartManageBodyParts+0x230>)
 8001b00:	781b      	ldrb	r3, [r3, #0]
 8001b02:	3301      	adds	r3, #1
 8001b04:	b2da      	uxtb	r2, r3
 8001b06:	4b51      	ldr	r3, [pc, #324]	@ (8001c4c <StartManageBodyParts+0x230>)
 8001b08:	701a      	strb	r2, [r3, #0]
          break;
 8001b0a:	bf00      	nop
      }

      // on vérifie si on est mort
      if (snakeHeadPosition[0] >= gridSizeX || snakeHeadPosition[1] >= gridSizeY || snakeHeadPosition[0] < 0 || snakeHeadPosition[1] < 0) {
 8001b0c:	4b4f      	ldr	r3, [pc, #316]	@ (8001c4c <StartManageBodyParts+0x230>)
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	220f      	movs	r2, #15
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d204      	bcs.n	8001b20 <StartManageBodyParts+0x104>
 8001b16:	4b4d      	ldr	r3, [pc, #308]	@ (8001c4c <StartManageBodyParts+0x230>)
 8001b18:	785b      	ldrb	r3, [r3, #1]
 8001b1a:	2208      	movs	r2, #8
 8001b1c:	4293      	cmp	r3, r2
 8001b1e:	d306      	bcc.n	8001b2e <StartManageBodyParts+0x112>
        // On a touché un mur
        gameOver = 1;
 8001b20:	4b45      	ldr	r3, [pc, #276]	@ (8001c38 <StartManageBodyParts+0x21c>)
 8001b22:	2201      	movs	r2, #1
 8001b24:	601a      	str	r2, [r3, #0]
        lastMove = 1;
 8001b26:	4b4c      	ldr	r3, [pc, #304]	@ (8001c58 <StartManageBodyParts+0x23c>)
 8001b28:	2201      	movs	r2, #1
 8001b2a:	601a      	str	r2, [r3, #0]
 8001b2c:	e022      	b.n	8001b74 <StartManageBodyParts+0x158>
      }
      else  {
        for (int i = 0; i < snakeSize; i++) {
 8001b2e:	2300      	movs	r3, #0
 8001b30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001b32:	e019      	b.n	8001b68 <StartManageBodyParts+0x14c>
          if (snakeHeadPosition[0] == snakeBodyPosition[i][0] && snakeHeadPosition[1] == snakeBodyPosition[i][1]) {
 8001b34:	4b45      	ldr	r3, [pc, #276]	@ (8001c4c <StartManageBodyParts+0x230>)
 8001b36:	781a      	ldrb	r2, [r3, #0]
 8001b38:	4948      	ldr	r1, [pc, #288]	@ (8001c5c <StartManageBodyParts+0x240>)
 8001b3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b3c:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 8001b40:	429a      	cmp	r2, r3
 8001b42:	d10e      	bne.n	8001b62 <StartManageBodyParts+0x146>
 8001b44:	4b41      	ldr	r3, [pc, #260]	@ (8001c4c <StartManageBodyParts+0x230>)
 8001b46:	785a      	ldrb	r2, [r3, #1]
 8001b48:	4944      	ldr	r1, [pc, #272]	@ (8001c5c <StartManageBodyParts+0x240>)
 8001b4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b4c:	005b      	lsls	r3, r3, #1
 8001b4e:	440b      	add	r3, r1
 8001b50:	785b      	ldrb	r3, [r3, #1]
 8001b52:	429a      	cmp	r2, r3
 8001b54:	d105      	bne.n	8001b62 <StartManageBodyParts+0x146>
            // On a touché notre corps
            gameOver = 1;
 8001b56:	4b38      	ldr	r3, [pc, #224]	@ (8001c38 <StartManageBodyParts+0x21c>)
 8001b58:	2201      	movs	r2, #1
 8001b5a:	601a      	str	r2, [r3, #0]
            lastMove = 1;
 8001b5c:	4b3e      	ldr	r3, [pc, #248]	@ (8001c58 <StartManageBodyParts+0x23c>)
 8001b5e:	2201      	movs	r2, #1
 8001b60:	601a      	str	r2, [r3, #0]
        for (int i = 0; i < snakeSize; i++) {
 8001b62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b64:	3301      	adds	r3, #1
 8001b66:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001b68:	4b3d      	ldr	r3, [pc, #244]	@ (8001c60 <StartManageBodyParts+0x244>)
 8001b6a:	781b      	ldrb	r3, [r3, #0]
 8001b6c:	461a      	mov	r2, r3
 8001b6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b70:	4293      	cmp	r3, r2
 8001b72:	dbdf      	blt.n	8001b34 <StartManageBodyParts+0x118>
      }
      // Note: Inutile de vérifier si on a touché la queue. Celle ci n'a pas encore avancé.

      
      // On vérifie si on a mangé la pomme avant de bouger le corps et la queue
      appleEaten = 0;
 8001b74:	4b3b      	ldr	r3, [pc, #236]	@ (8001c64 <StartManageBodyParts+0x248>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	601a      	str	r2, [r3, #0]
      for (int i = 0; i < NBApple; i++) {
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001b7e:	e0fc      	b.n	8001d7a <StartManageBodyParts+0x35e>
        if (snakeHeadPosition[0] == applePosition[i][0] && snakeHeadPosition[1] == applePosition[i][1]) {
 8001b80:	4b32      	ldr	r3, [pc, #200]	@ (8001c4c <StartManageBodyParts+0x230>)
 8001b82:	781b      	ldrb	r3, [r3, #0]
 8001b84:	4619      	mov	r1, r3
 8001b86:	4a38      	ldr	r2, [pc, #224]	@ (8001c68 <StartManageBodyParts+0x24c>)
 8001b88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b8a:	f912 3013 	ldrsb.w	r3, [r2, r3, lsl #1]
 8001b8e:	4299      	cmp	r1, r3
 8001b90:	f040 80f0 	bne.w	8001d74 <StartManageBodyParts+0x358>
 8001b94:	4b2d      	ldr	r3, [pc, #180]	@ (8001c4c <StartManageBodyParts+0x230>)
 8001b96:	785b      	ldrb	r3, [r3, #1]
 8001b98:	4619      	mov	r1, r3
 8001b9a:	4a33      	ldr	r2, [pc, #204]	@ (8001c68 <StartManageBodyParts+0x24c>)
 8001b9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b9e:	005b      	lsls	r3, r3, #1
 8001ba0:	4413      	add	r3, r2
 8001ba2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001ba6:	4299      	cmp	r1, r3
 8001ba8:	f040 80e4 	bne.w	8001d74 <StartManageBodyParts+0x358>
          snakeSize++;
 8001bac:	4b2c      	ldr	r3, [pc, #176]	@ (8001c60 <StartManageBodyParts+0x244>)
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	3301      	adds	r3, #1
 8001bb2:	b2da      	uxtb	r2, r3
 8001bb4:	4b2a      	ldr	r3, [pc, #168]	@ (8001c60 <StartManageBodyParts+0x244>)
 8001bb6:	701a      	strb	r2, [r3, #0]
          appleEaten = 1;
 8001bb8:	4b2a      	ldr	r3, [pc, #168]	@ (8001c64 <StartManageBodyParts+0x248>)
 8001bba:	2201      	movs	r2, #1
 8001bbc:	601a      	str	r2, [r3, #0]

          // On ajoute un bodyPart à la queue
          for (int i = snakeSize - 1; i > 0; i--) {
 8001bbe:	4b28      	ldr	r3, [pc, #160]	@ (8001c60 <StartManageBodyParts+0x244>)
 8001bc0:	781b      	ldrb	r3, [r3, #0]
 8001bc2:	3b01      	subs	r3, #1
 8001bc4:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bc6:	e020      	b.n	8001c0a <StartManageBodyParts+0x1ee>
            snakeBodyParts[i] = snakeBodyParts[i - 1];
 8001bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bca:	3b01      	subs	r3, #1
 8001bcc:	4a27      	ldr	r2, [pc, #156]	@ (8001c6c <StartManageBodyParts+0x250>)
 8001bce:	5cd1      	ldrb	r1, [r2, r3]
 8001bd0:	4a26      	ldr	r2, [pc, #152]	@ (8001c6c <StartManageBodyParts+0x250>)
 8001bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bd4:	4413      	add	r3, r2
 8001bd6:	460a      	mov	r2, r1
 8001bd8:	701a      	strb	r2, [r3, #0]
            snakeBodyPosition[i][0] = snakeBodyPosition[i - 1][0];
 8001bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bdc:	3b01      	subs	r3, #1
 8001bde:	4a1f      	ldr	r2, [pc, #124]	@ (8001c5c <StartManageBodyParts+0x240>)
 8001be0:	f812 1013 	ldrb.w	r1, [r2, r3, lsl #1]
 8001be4:	4a1d      	ldr	r2, [pc, #116]	@ (8001c5c <StartManageBodyParts+0x240>)
 8001be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001be8:	f802 1013 	strb.w	r1, [r2, r3, lsl #1]
            snakeBodyPosition[i][1] = snakeBodyPosition[i - 1][1];
 8001bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bee:	3b01      	subs	r3, #1
 8001bf0:	4a1a      	ldr	r2, [pc, #104]	@ (8001c5c <StartManageBodyParts+0x240>)
 8001bf2:	005b      	lsls	r3, r3, #1
 8001bf4:	4413      	add	r3, r2
 8001bf6:	7859      	ldrb	r1, [r3, #1]
 8001bf8:	4a18      	ldr	r2, [pc, #96]	@ (8001c5c <StartManageBodyParts+0x240>)
 8001bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bfc:	005b      	lsls	r3, r3, #1
 8001bfe:	4413      	add	r3, r2
 8001c00:	460a      	mov	r2, r1
 8001c02:	705a      	strb	r2, [r3, #1]
          for (int i = snakeSize - 1; i > 0; i--) {
 8001c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c06:	3b01      	subs	r3, #1
 8001c08:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	dcdb      	bgt.n	8001bc8 <StartManageBodyParts+0x1ac>

          // On met a jour le premier bodyPart
          uint8_t backX;
          uint8_t backY;

          if (snakeSize > 1) {
 8001c10:	4b13      	ldr	r3, [pc, #76]	@ (8001c60 <StartManageBodyParts+0x244>)
 8001c12:	781b      	ldrb	r3, [r3, #0]
 8001c14:	2b01      	cmp	r3, #1
 8001c16:	d92b      	bls.n	8001c70 <StartManageBodyParts+0x254>
            backX = snakeBodyPosition[0][0];
 8001c18:	4b10      	ldr	r3, [pc, #64]	@ (8001c5c <StartManageBodyParts+0x240>)
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            backY = snakeBodyPosition[0][1];
 8001c20:	4b0e      	ldr	r3, [pc, #56]	@ (8001c5c <StartManageBodyParts+0x240>)
 8001c22:	785b      	ldrb	r3, [r3, #1]
 8001c24:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001c28:	e02a      	b.n	8001c80 <StartManageBodyParts+0x264>
 8001c2a:	bf00      	nop
 8001c2c:	20000000 	.word	0x20000000
 8001c30:	408f4000 	.word	0x408f4000
 8001c34:	10624dd3 	.word	0x10624dd3
 8001c38:	200002b0 	.word	0x200002b0
 8001c3c:	200002ac 	.word	0x200002ac
 8001c40:	200002a8 	.word	0x200002a8
 8001c44:	20000008 	.word	0x20000008
 8001c48:	200003a8 	.word	0x200003a8
 8001c4c:	20000004 	.word	0x20000004
 8001c50:	20000224 	.word	0x20000224
 8001c54:	20000225 	.word	0x20000225
 8001c58:	200002b4 	.word	0x200002b4
 8001c5c:	200002b8 	.word	0x200002b8
 8001c60:	200002a0 	.word	0x200002a0
 8001c64:	200002a4 	.word	0x200002a4
 8001c68:	200003ac 	.word	0x200003ac
 8001c6c:	20000228 	.word	0x20000228
          }
          else {
            backX = snakeTailPosition[0];
 8001c70:	4ba8      	ldr	r3, [pc, #672]	@ (8001f14 <StartManageBodyParts+0x4f8>)
 8001c72:	781b      	ldrb	r3, [r3, #0]
 8001c74:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
            backY = snakeTailPosition[1];
 8001c78:	4ba6      	ldr	r3, [pc, #664]	@ (8001f14 <StartManageBodyParts+0x4f8>)
 8001c7a:	785b      	ldrb	r3, [r3, #1]
 8001c7c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
          }

          // Trouve le type de bodyPart à mettre
          snakeBodyParts[0] = whatBodyPart(snakeHeadPosition[0], snakeHeadPosition[1], backX, backY, oldHeadPosition[0], oldHeadPosition[1]);
 8001c80:	4ba5      	ldr	r3, [pc, #660]	@ (8001f18 <StartManageBodyParts+0x4fc>)
 8001c82:	7818      	ldrb	r0, [r3, #0]
 8001c84:	4ba4      	ldr	r3, [pc, #656]	@ (8001f18 <StartManageBodyParts+0x4fc>)
 8001c86:	7859      	ldrb	r1, [r3, #1]
 8001c88:	7b3b      	ldrb	r3, [r7, #12]
 8001c8a:	7b7a      	ldrb	r2, [r7, #13]
 8001c8c:	f897 5022 	ldrb.w	r5, [r7, #34]	@ 0x22
 8001c90:	f897 4023 	ldrb.w	r4, [r7, #35]	@ 0x23
 8001c94:	9201      	str	r2, [sp, #4]
 8001c96:	9300      	str	r3, [sp, #0]
 8001c98:	462b      	mov	r3, r5
 8001c9a:	4622      	mov	r2, r4
 8001c9c:	f000 fa0c 	bl	80020b8 <whatBodyPart>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	461a      	mov	r2, r3
 8001ca4:	4b9d      	ldr	r3, [pc, #628]	@ (8001f1c <StartManageBodyParts+0x500>)
 8001ca6:	701a      	strb	r2, [r3, #0]
          snakeBodyPosition[0][0] = oldHeadPosition[0];
 8001ca8:	7b3a      	ldrb	r2, [r7, #12]
 8001caa:	4b9d      	ldr	r3, [pc, #628]	@ (8001f20 <StartManageBodyParts+0x504>)
 8001cac:	701a      	strb	r2, [r3, #0]
          snakeBodyPosition[0][1] = oldHeadPosition[1];
 8001cae:	7b7a      	ldrb	r2, [r7, #13]
 8001cb0:	4b9b      	ldr	r3, [pc, #620]	@ (8001f20 <StartManageBodyParts+0x504>)
 8001cb2:	705a      	strb	r2, [r3, #1]

          // Si on a de la place pour une nouvelle pomme
          uint8_t NBFreeCells = gridSizeX * gridSizeY - snakeSize - 1;
 8001cb4:	220f      	movs	r2, #15
 8001cb6:	2308      	movs	r3, #8
 8001cb8:	fb12 f303 	smulbb	r3, r2, r3
 8001cbc:	b2da      	uxtb	r2, r3
 8001cbe:	4b99      	ldr	r3, [pc, #612]	@ (8001f24 <StartManageBodyParts+0x508>)
 8001cc0:	781b      	ldrb	r3, [r3, #0]
 8001cc2:	1ad3      	subs	r3, r2, r3
 8001cc4:	b2db      	uxtb	r3, r3
 8001cc6:	3b01      	subs	r3, #1
 8001cc8:	75fb      	strb	r3, [r7, #23]
          if (NBFreeCells > NBApple) {
 8001cca:	2204      	movs	r2, #4
 8001ccc:	7dfb      	ldrb	r3, [r7, #23]
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d945      	bls.n	8001d5e <StartManageBodyParts+0x342>
            // On génère une nouvelle pomme à une position aléatoire qui n'est pas sur le snake ou une autre pomme
            do {
              applePosition[i][0] = rand() % gridSizeX;
 8001cd2:	f00c fbcd 	bl	800e470 <rand>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	220f      	movs	r2, #15
 8001cda:	fb93 f1f2 	sdiv	r1, r3, r2
 8001cde:	fb01 f202 	mul.w	r2, r1, r2
 8001ce2:	1a9b      	subs	r3, r3, r2
 8001ce4:	b259      	sxtb	r1, r3
 8001ce6:	4a90      	ldr	r2, [pc, #576]	@ (8001f28 <StartManageBodyParts+0x50c>)
 8001ce8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cea:	f802 1013 	strb.w	r1, [r2, r3, lsl #1]
              applePosition[i][1] = rand() % gridSizeY;
 8001cee:	f00c fbbf 	bl	800e470 <rand>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2208      	movs	r2, #8
 8001cf6:	fb93 f1f2 	sdiv	r1, r3, r2
 8001cfa:	fb01 f202 	mul.w	r2, r1, r2
 8001cfe:	1a9b      	subs	r3, r3, r2
 8001d00:	b259      	sxtb	r1, r3
 8001d02:	4a89      	ldr	r2, [pc, #548]	@ (8001f28 <StartManageBodyParts+0x50c>)
 8001d04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d06:	005b      	lsls	r3, r3, #1
 8001d08:	4413      	add	r3, r2
 8001d0a:	460a      	mov	r2, r1
 8001d0c:	705a      	strb	r2, [r3, #1]
            } while (isSnakePosition(applePosition[i][0], applePosition[i][1]) 
 8001d0e:	4a86      	ldr	r2, [pc, #536]	@ (8001f28 <StartManageBodyParts+0x50c>)
 8001d10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d12:	f912 3013 	ldrsb.w	r3, [r2, r3, lsl #1]
 8001d16:	b2da      	uxtb	r2, r3
 8001d18:	4983      	ldr	r1, [pc, #524]	@ (8001f28 <StartManageBodyParts+0x50c>)
 8001d1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d1c:	005b      	lsls	r3, r3, #1
 8001d1e:	440b      	add	r3, r1
 8001d20:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	4619      	mov	r1, r3
 8001d28:	4610      	mov	r0, r2
 8001d2a:	f000 fa27 	bl	800217c <isSnakePosition>
 8001d2e:	4603      	mov	r3, r0
                  || isApplePosition(applePosition[i][0], applePosition[i][1], i));
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d1ce      	bne.n	8001cd2 <StartManageBodyParts+0x2b6>
 8001d34:	4a7c      	ldr	r2, [pc, #496]	@ (8001f28 <StartManageBodyParts+0x50c>)
 8001d36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d38:	f912 3013 	ldrsb.w	r3, [r2, r3, lsl #1]
 8001d3c:	b2d8      	uxtb	r0, r3
 8001d3e:	4a7a      	ldr	r2, [pc, #488]	@ (8001f28 <StartManageBodyParts+0x50c>)
 8001d40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d42:	005b      	lsls	r3, r3, #1
 8001d44:	4413      	add	r3, r2
 8001d46:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001d4a:	b2db      	uxtb	r3, r3
 8001d4c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001d4e:	b2d2      	uxtb	r2, r2
 8001d50:	4619      	mov	r1, r3
 8001d52:	f000 fa5f 	bl	8002214 <isApplePosition>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d1ba      	bne.n	8001cd2 <StartManageBodyParts+0x2b6>
 8001d5c:	e00a      	b.n	8001d74 <StartManageBodyParts+0x358>
          }
          else {
            applePosition[i][0] = -1;
 8001d5e:	4a72      	ldr	r2, [pc, #456]	@ (8001f28 <StartManageBodyParts+0x50c>)
 8001d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d62:	21ff      	movs	r1, #255	@ 0xff
 8001d64:	f802 1013 	strb.w	r1, [r2, r3, lsl #1]
            applePosition[i][1] = -1;
 8001d68:	4a6f      	ldr	r2, [pc, #444]	@ (8001f28 <StartManageBodyParts+0x50c>)
 8001d6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d6c:	005b      	lsls	r3, r3, #1
 8001d6e:	4413      	add	r3, r2
 8001d70:	22ff      	movs	r2, #255	@ 0xff
 8001d72:	705a      	strb	r2, [r3, #1]
      for (int i = 0; i < NBApple; i++) {
 8001d74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d76:	3301      	adds	r3, #1
 8001d78:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001d7a:	2304      	movs	r3, #4
 8001d7c:	461a      	mov	r2, r3
 8001d7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d80:	4293      	cmp	r3, r2
 8001d82:	f6ff aefd 	blt.w	8001b80 <StartManageBodyParts+0x164>
        }
      }


      // On n'a pas mangé de pomme on avance le corps et la queue sans ajouter de bodyPart
      if (!appleEaten) {
 8001d86:	4b69      	ldr	r3, [pc, #420]	@ (8001f2c <StartManageBodyParts+0x510>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	f040 811c 	bne.w	8001fc8 <StartManageBodyParts+0x5ac>
        // on met a jour la position de la queue
        if (snakeSize > 0) {
 8001d90:	4b64      	ldr	r3, [pc, #400]	@ (8001f24 <StartManageBodyParts+0x508>)
 8001d92:	781b      	ldrb	r3, [r3, #0]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d011      	beq.n	8001dbc <StartManageBodyParts+0x3a0>
          snakeTailPosition[0] = snakeBodyPosition[snakeSize - 1][0];
 8001d98:	4b62      	ldr	r3, [pc, #392]	@ (8001f24 <StartManageBodyParts+0x508>)
 8001d9a:	781b      	ldrb	r3, [r3, #0]
 8001d9c:	3b01      	subs	r3, #1
 8001d9e:	4a60      	ldr	r2, [pc, #384]	@ (8001f20 <StartManageBodyParts+0x504>)
 8001da0:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 8001da4:	4b5b      	ldr	r3, [pc, #364]	@ (8001f14 <StartManageBodyParts+0x4f8>)
 8001da6:	701a      	strb	r2, [r3, #0]
          snakeTailPosition[1] = snakeBodyPosition[snakeSize - 1][1];
 8001da8:	4b5e      	ldr	r3, [pc, #376]	@ (8001f24 <StartManageBodyParts+0x508>)
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	3b01      	subs	r3, #1
 8001dae:	4a5c      	ldr	r2, [pc, #368]	@ (8001f20 <StartManageBodyParts+0x504>)
 8001db0:	005b      	lsls	r3, r3, #1
 8001db2:	4413      	add	r3, r2
 8001db4:	785a      	ldrb	r2, [r3, #1]
 8001db6:	4b57      	ldr	r3, [pc, #348]	@ (8001f14 <StartManageBodyParts+0x4f8>)
 8001db8:	705a      	strb	r2, [r3, #1]
 8001dba:	e005      	b.n	8001dc8 <StartManageBodyParts+0x3ac>
        }
        else {
          snakeTailPosition[0] = oldHeadPosition[0];
 8001dbc:	7b3a      	ldrb	r2, [r7, #12]
 8001dbe:	4b55      	ldr	r3, [pc, #340]	@ (8001f14 <StartManageBodyParts+0x4f8>)
 8001dc0:	701a      	strb	r2, [r3, #0]
          snakeTailPosition[1] = oldHeadPosition[1];
 8001dc2:	7b7a      	ldrb	r2, [r7, #13]
 8001dc4:	4b53      	ldr	r3, [pc, #332]	@ (8001f14 <StartManageBodyParts+0x4f8>)
 8001dc6:	705a      	strb	r2, [r3, #1]
        }


        // On avance le corps
        for (int i = snakeSize - 1; i > 0; i--) {
 8001dc8:	4b56      	ldr	r3, [pc, #344]	@ (8001f24 <StartManageBodyParts+0x508>)
 8001dca:	781b      	ldrb	r3, [r3, #0]
 8001dcc:	3b01      	subs	r3, #1
 8001dce:	61fb      	str	r3, [r7, #28]
 8001dd0:	e020      	b.n	8001e14 <StartManageBodyParts+0x3f8>
          snakeBodyParts[i] = snakeBodyParts[i - 1];
 8001dd2:	69fb      	ldr	r3, [r7, #28]
 8001dd4:	3b01      	subs	r3, #1
 8001dd6:	4a51      	ldr	r2, [pc, #324]	@ (8001f1c <StartManageBodyParts+0x500>)
 8001dd8:	5cd1      	ldrb	r1, [r2, r3]
 8001dda:	4a50      	ldr	r2, [pc, #320]	@ (8001f1c <StartManageBodyParts+0x500>)
 8001ddc:	69fb      	ldr	r3, [r7, #28]
 8001dde:	4413      	add	r3, r2
 8001de0:	460a      	mov	r2, r1
 8001de2:	701a      	strb	r2, [r3, #0]
          snakeBodyPosition[i][0] = snakeBodyPosition[i - 1][0];
 8001de4:	69fb      	ldr	r3, [r7, #28]
 8001de6:	3b01      	subs	r3, #1
 8001de8:	4a4d      	ldr	r2, [pc, #308]	@ (8001f20 <StartManageBodyParts+0x504>)
 8001dea:	f812 1013 	ldrb.w	r1, [r2, r3, lsl #1]
 8001dee:	4a4c      	ldr	r2, [pc, #304]	@ (8001f20 <StartManageBodyParts+0x504>)
 8001df0:	69fb      	ldr	r3, [r7, #28]
 8001df2:	f802 1013 	strb.w	r1, [r2, r3, lsl #1]
          snakeBodyPosition[i][1] = snakeBodyPosition[i - 1][1];
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	3b01      	subs	r3, #1
 8001dfa:	4a49      	ldr	r2, [pc, #292]	@ (8001f20 <StartManageBodyParts+0x504>)
 8001dfc:	005b      	lsls	r3, r3, #1
 8001dfe:	4413      	add	r3, r2
 8001e00:	7859      	ldrb	r1, [r3, #1]
 8001e02:	4a47      	ldr	r2, [pc, #284]	@ (8001f20 <StartManageBodyParts+0x504>)
 8001e04:	69fb      	ldr	r3, [r7, #28]
 8001e06:	005b      	lsls	r3, r3, #1
 8001e08:	4413      	add	r3, r2
 8001e0a:	460a      	mov	r2, r1
 8001e0c:	705a      	strb	r2, [r3, #1]
        for (int i = snakeSize - 1; i > 0; i--) {
 8001e0e:	69fb      	ldr	r3, [r7, #28]
 8001e10:	3b01      	subs	r3, #1
 8001e12:	61fb      	str	r3, [r7, #28]
 8001e14:	69fb      	ldr	r3, [r7, #28]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	dcdb      	bgt.n	8001dd2 <StartManageBodyParts+0x3b6>
        }


        // On met a jour le corps
        if (snakeSize > 0) {
 8001e1a:	4b42      	ldr	r3, [pc, #264]	@ (8001f24 <StartManageBodyParts+0x508>)
 8001e1c:	781b      	ldrb	r3, [r3, #0]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	f000 80b2 	beq.w	8001f88 <StartManageBodyParts+0x56c>
          // On trouve le type de bodyPart à mettre juste derrière la tête
          snakeBodyParts[0] = whatBodyPart(snakeHeadPosition[0], snakeHeadPosition[1], snakeBodyPosition[0][0], snakeBodyPosition[0][1], oldHeadPosition[0], oldHeadPosition[1]);
 8001e24:	4b3c      	ldr	r3, [pc, #240]	@ (8001f18 <StartManageBodyParts+0x4fc>)
 8001e26:	7818      	ldrb	r0, [r3, #0]
 8001e28:	4b3b      	ldr	r3, [pc, #236]	@ (8001f18 <StartManageBodyParts+0x4fc>)
 8001e2a:	7859      	ldrb	r1, [r3, #1]
 8001e2c:	4b3c      	ldr	r3, [pc, #240]	@ (8001f20 <StartManageBodyParts+0x504>)
 8001e2e:	781c      	ldrb	r4, [r3, #0]
 8001e30:	4b3b      	ldr	r3, [pc, #236]	@ (8001f20 <StartManageBodyParts+0x504>)
 8001e32:	785d      	ldrb	r5, [r3, #1]
 8001e34:	7b3b      	ldrb	r3, [r7, #12]
 8001e36:	7b7a      	ldrb	r2, [r7, #13]
 8001e38:	9201      	str	r2, [sp, #4]
 8001e3a:	9300      	str	r3, [sp, #0]
 8001e3c:	462b      	mov	r3, r5
 8001e3e:	4622      	mov	r2, r4
 8001e40:	f000 f93a 	bl	80020b8 <whatBodyPart>
 8001e44:	4603      	mov	r3, r0
 8001e46:	461a      	mov	r2, r3
 8001e48:	4b34      	ldr	r3, [pc, #208]	@ (8001f1c <StartManageBodyParts+0x500>)
 8001e4a:	701a      	strb	r2, [r3, #0]
          snakeBodyPosition[0][0] = oldHeadPosition[0];
 8001e4c:	7b3a      	ldrb	r2, [r7, #12]
 8001e4e:	4b34      	ldr	r3, [pc, #208]	@ (8001f20 <StartManageBodyParts+0x504>)
 8001e50:	701a      	strb	r2, [r3, #0]
          snakeBodyPosition[0][1] = oldHeadPosition[1];
 8001e52:	7b7a      	ldrb	r2, [r7, #13]
 8001e54:	4b32      	ldr	r3, [pc, #200]	@ (8001f20 <StartManageBodyParts+0x504>)
 8001e56:	705a      	strb	r2, [r3, #1]

          // On met a jour le l'orientation de la queue
          switch (snakeBodyParts[snakeSize - 1]) {
 8001e58:	4b32      	ldr	r3, [pc, #200]	@ (8001f24 <StartManageBodyParts+0x508>)
 8001e5a:	781b      	ldrb	r3, [r3, #0]
 8001e5c:	3b01      	subs	r3, #1
 8001e5e:	4a2f      	ldr	r2, [pc, #188]	@ (8001f1c <StartManageBodyParts+0x500>)
 8001e60:	5cd3      	ldrb	r3, [r2, r3]
 8001e62:	2b05      	cmp	r3, #5
 8001e64:	f200 80b0 	bhi.w	8001fc8 <StartManageBodyParts+0x5ac>
 8001e68:	a201      	add	r2, pc, #4	@ (adr r2, 8001e70 <StartManageBodyParts+0x454>)
 8001e6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e6e:	bf00      	nop
 8001e70:	08001e89 	.word	0x08001e89
 8001e74:	08001ead 	.word	0x08001ead
 8001e78:	08001ed1 	.word	0x08001ed1
 8001e7c:	08001ef7 	.word	0x08001ef7
 8001e80:	08001f3d 	.word	0x08001f3d
 8001e84:	08001f63 	.word	0x08001f63
            case BottomLeft:
              // TailTop ou TailRight
              if (snakeBodyPosition[snakeSize - 1][0] == snakeTailPosition[0]) {
 8001e88:	4b26      	ldr	r3, [pc, #152]	@ (8001f24 <StartManageBodyParts+0x508>)
 8001e8a:	781b      	ldrb	r3, [r3, #0]
 8001e8c:	3b01      	subs	r3, #1
 8001e8e:	4a24      	ldr	r2, [pc, #144]	@ (8001f20 <StartManageBodyParts+0x504>)
 8001e90:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 8001e94:	4b1f      	ldr	r3, [pc, #124]	@ (8001f14 <StartManageBodyParts+0x4f8>)
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	d103      	bne.n	8001ea4 <StartManageBodyParts+0x488>
                tailPart = TailTop;
 8001e9c:	4b24      	ldr	r3, [pc, #144]	@ (8001f30 <StartManageBodyParts+0x514>)
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	701a      	strb	r2, [r3, #0]
              }
              else {
                tailPart = TailRight;
              }
              break;
 8001ea2:	e091      	b.n	8001fc8 <StartManageBodyParts+0x5ac>
                tailPart = TailRight;
 8001ea4:	4b22      	ldr	r3, [pc, #136]	@ (8001f30 <StartManageBodyParts+0x514>)
 8001ea6:	2203      	movs	r2, #3
 8001ea8:	701a      	strb	r2, [r3, #0]
              break;
 8001eaa:	e08d      	b.n	8001fc8 <StartManageBodyParts+0x5ac>
            case BottomRight:
              // TailBottom ou TailLeft
              if (snakeBodyPosition[snakeSize - 1][0] == snakeTailPosition[0]) {
 8001eac:	4b1d      	ldr	r3, [pc, #116]	@ (8001f24 <StartManageBodyParts+0x508>)
 8001eae:	781b      	ldrb	r3, [r3, #0]
 8001eb0:	3b01      	subs	r3, #1
 8001eb2:	4a1b      	ldr	r2, [pc, #108]	@ (8001f20 <StartManageBodyParts+0x504>)
 8001eb4:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 8001eb8:	4b16      	ldr	r3, [pc, #88]	@ (8001f14 <StartManageBodyParts+0x4f8>)
 8001eba:	781b      	ldrb	r3, [r3, #0]
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	d103      	bne.n	8001ec8 <StartManageBodyParts+0x4ac>
                tailPart = TailTop;
 8001ec0:	4b1b      	ldr	r3, [pc, #108]	@ (8001f30 <StartManageBodyParts+0x514>)
 8001ec2:	2201      	movs	r2, #1
 8001ec4:	701a      	strb	r2, [r3, #0]
              }
              else {
                tailPart = TailLeft;
              }
              break;
 8001ec6:	e07f      	b.n	8001fc8 <StartManageBodyParts+0x5ac>
                tailPart = TailLeft;
 8001ec8:	4b19      	ldr	r3, [pc, #100]	@ (8001f30 <StartManageBodyParts+0x514>)
 8001eca:	2202      	movs	r2, #2
 8001ecc:	701a      	strb	r2, [r3, #0]
              break;
 8001ece:	e07b      	b.n	8001fc8 <StartManageBodyParts+0x5ac>
            case BottomTop:
              // TailTop ou TailBottom
              if (snakeBodyPosition[snakeSize - 1][1] < snakeTailPosition[1]) {
 8001ed0:	4b14      	ldr	r3, [pc, #80]	@ (8001f24 <StartManageBodyParts+0x508>)
 8001ed2:	781b      	ldrb	r3, [r3, #0]
 8001ed4:	3b01      	subs	r3, #1
 8001ed6:	4a12      	ldr	r2, [pc, #72]	@ (8001f20 <StartManageBodyParts+0x504>)
 8001ed8:	005b      	lsls	r3, r3, #1
 8001eda:	4413      	add	r3, r2
 8001edc:	785a      	ldrb	r2, [r3, #1]
 8001ede:	4b0d      	ldr	r3, [pc, #52]	@ (8001f14 <StartManageBodyParts+0x4f8>)
 8001ee0:	785b      	ldrb	r3, [r3, #1]
 8001ee2:	429a      	cmp	r2, r3
 8001ee4:	d203      	bcs.n	8001eee <StartManageBodyParts+0x4d2>
                tailPart = TailTop;
 8001ee6:	4b12      	ldr	r3, [pc, #72]	@ (8001f30 <StartManageBodyParts+0x514>)
 8001ee8:	2201      	movs	r2, #1
 8001eea:	701a      	strb	r2, [r3, #0]
              }
              else {
                tailPart = TailBottom;
              }
              break;
 8001eec:	e06c      	b.n	8001fc8 <StartManageBodyParts+0x5ac>
                tailPart = TailBottom;
 8001eee:	4b10      	ldr	r3, [pc, #64]	@ (8001f30 <StartManageBodyParts+0x514>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	701a      	strb	r2, [r3, #0]
              break;
 8001ef4:	e068      	b.n	8001fc8 <StartManageBodyParts+0x5ac>
            case LeftRight:
              // TailRight ou TailLeft
              if (snakeBodyPosition[snakeSize - 1][0] < snakeTailPosition[0]) {
 8001ef6:	4b0b      	ldr	r3, [pc, #44]	@ (8001f24 <StartManageBodyParts+0x508>)
 8001ef8:	781b      	ldrb	r3, [r3, #0]
 8001efa:	3b01      	subs	r3, #1
 8001efc:	4a08      	ldr	r2, [pc, #32]	@ (8001f20 <StartManageBodyParts+0x504>)
 8001efe:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 8001f02:	4b04      	ldr	r3, [pc, #16]	@ (8001f14 <StartManageBodyParts+0x4f8>)
 8001f04:	781b      	ldrb	r3, [r3, #0]
 8001f06:	429a      	cmp	r2, r3
 8001f08:	d214      	bcs.n	8001f34 <StartManageBodyParts+0x518>
                tailPart = TailLeft;
 8001f0a:	4b09      	ldr	r3, [pc, #36]	@ (8001f30 <StartManageBodyParts+0x514>)
 8001f0c:	2202      	movs	r2, #2
 8001f0e:	701a      	strb	r2, [r3, #0]
              }
              else {
                tailPart = TailRight;
              }
              break;
 8001f10:	e05a      	b.n	8001fc8 <StartManageBodyParts+0x5ac>
 8001f12:	bf00      	nop
 8001f14:	20000008 	.word	0x20000008
 8001f18:	20000004 	.word	0x20000004
 8001f1c:	20000228 	.word	0x20000228
 8001f20:	200002b8 	.word	0x200002b8
 8001f24:	200002a0 	.word	0x200002a0
 8001f28:	200003ac 	.word	0x200003ac
 8001f2c:	200002a4 	.word	0x200002a4
 8001f30:	20000001 	.word	0x20000001
                tailPart = TailRight;
 8001f34:	4b28      	ldr	r3, [pc, #160]	@ (8001fd8 <StartManageBodyParts+0x5bc>)
 8001f36:	2203      	movs	r2, #3
 8001f38:	701a      	strb	r2, [r3, #0]
              break;
 8001f3a:	e045      	b.n	8001fc8 <StartManageBodyParts+0x5ac>
            case LeftTop:
              // TailRight ou TailBottom
              if (snakeBodyPosition[snakeSize - 1][1] == snakeTailPosition[1]) {
 8001f3c:	4b27      	ldr	r3, [pc, #156]	@ (8001fdc <StartManageBodyParts+0x5c0>)
 8001f3e:	781b      	ldrb	r3, [r3, #0]
 8001f40:	3b01      	subs	r3, #1
 8001f42:	4a27      	ldr	r2, [pc, #156]	@ (8001fe0 <StartManageBodyParts+0x5c4>)
 8001f44:	005b      	lsls	r3, r3, #1
 8001f46:	4413      	add	r3, r2
 8001f48:	785a      	ldrb	r2, [r3, #1]
 8001f4a:	4b26      	ldr	r3, [pc, #152]	@ (8001fe4 <StartManageBodyParts+0x5c8>)
 8001f4c:	785b      	ldrb	r3, [r3, #1]
 8001f4e:	429a      	cmp	r2, r3
 8001f50:	d103      	bne.n	8001f5a <StartManageBodyParts+0x53e>
                tailPart = TailRight;
 8001f52:	4b21      	ldr	r3, [pc, #132]	@ (8001fd8 <StartManageBodyParts+0x5bc>)
 8001f54:	2203      	movs	r2, #3
 8001f56:	701a      	strb	r2, [r3, #0]
              }
              else {
                tailPart = TailBottom;
              }
              break;
 8001f58:	e036      	b.n	8001fc8 <StartManageBodyParts+0x5ac>
                tailPart = TailBottom;
 8001f5a:	4b1f      	ldr	r3, [pc, #124]	@ (8001fd8 <StartManageBodyParts+0x5bc>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	701a      	strb	r2, [r3, #0]
              break;
 8001f60:	e032      	b.n	8001fc8 <StartManageBodyParts+0x5ac>
            case RightTop:
              // TailLeft ou TailBottom
              if (snakeBodyPosition[snakeSize - 1][1] == snakeTailPosition[1]) {
 8001f62:	4b1e      	ldr	r3, [pc, #120]	@ (8001fdc <StartManageBodyParts+0x5c0>)
 8001f64:	781b      	ldrb	r3, [r3, #0]
 8001f66:	3b01      	subs	r3, #1
 8001f68:	4a1d      	ldr	r2, [pc, #116]	@ (8001fe0 <StartManageBodyParts+0x5c4>)
 8001f6a:	005b      	lsls	r3, r3, #1
 8001f6c:	4413      	add	r3, r2
 8001f6e:	785a      	ldrb	r2, [r3, #1]
 8001f70:	4b1c      	ldr	r3, [pc, #112]	@ (8001fe4 <StartManageBodyParts+0x5c8>)
 8001f72:	785b      	ldrb	r3, [r3, #1]
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d103      	bne.n	8001f80 <StartManageBodyParts+0x564>
                tailPart = TailLeft;
 8001f78:	4b17      	ldr	r3, [pc, #92]	@ (8001fd8 <StartManageBodyParts+0x5bc>)
 8001f7a:	2202      	movs	r2, #2
 8001f7c:	701a      	strb	r2, [r3, #0]
              }
              else {
                tailPart = TailBottom;
              }
              break;
 8001f7e:	e023      	b.n	8001fc8 <StartManageBodyParts+0x5ac>
                tailPart = TailBottom;
 8001f80:	4b15      	ldr	r3, [pc, #84]	@ (8001fd8 <StartManageBodyParts+0x5bc>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	701a      	strb	r2, [r3, #0]
              break;
 8001f86:	e01f      	b.n	8001fc8 <StartManageBodyParts+0x5ac>
          }
        }
        else {
          switch (headPart) {
 8001f88:	4b17      	ldr	r3, [pc, #92]	@ (8001fe8 <StartManageBodyParts+0x5cc>)
 8001f8a:	781b      	ldrb	r3, [r3, #0]
 8001f8c:	2b03      	cmp	r3, #3
 8001f8e:	d81b      	bhi.n	8001fc8 <StartManageBodyParts+0x5ac>
 8001f90:	a201      	add	r2, pc, #4	@ (adr r2, 8001f98 <StartManageBodyParts+0x57c>)
 8001f92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f96:	bf00      	nop
 8001f98:	08001fa9 	.word	0x08001fa9
 8001f9c:	08001fb1 	.word	0x08001fb1
 8001fa0:	08001fb9 	.word	0x08001fb9
 8001fa4:	08001fc1 	.word	0x08001fc1
            case HeadTop:
              tailPart = TailTop;
 8001fa8:	4b0b      	ldr	r3, [pc, #44]	@ (8001fd8 <StartManageBodyParts+0x5bc>)
 8001faa:	2201      	movs	r2, #1
 8001fac:	701a      	strb	r2, [r3, #0]
              break;
 8001fae:	e00b      	b.n	8001fc8 <StartManageBodyParts+0x5ac>
            case HeadBottom:
              tailPart = TailBottom;
 8001fb0:	4b09      	ldr	r3, [pc, #36]	@ (8001fd8 <StartManageBodyParts+0x5bc>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	701a      	strb	r2, [r3, #0]
              break;
 8001fb6:	e007      	b.n	8001fc8 <StartManageBodyParts+0x5ac>
            case HeadLeft:
              tailPart = TailLeft;
 8001fb8:	4b07      	ldr	r3, [pc, #28]	@ (8001fd8 <StartManageBodyParts+0x5bc>)
 8001fba:	2202      	movs	r2, #2
 8001fbc:	701a      	strb	r2, [r3, #0]
              break;
 8001fbe:	e003      	b.n	8001fc8 <StartManageBodyParts+0x5ac>
            case HeadRight:
              tailPart = TailRight;
 8001fc0:	4b05      	ldr	r3, [pc, #20]	@ (8001fd8 <StartManageBodyParts+0x5bc>)
 8001fc2:	2203      	movs	r2, #3
 8001fc4:	701a      	strb	r2, [r3, #0]
              break;
 8001fc6:	bf00      	nop
          }
        }
      }
    }

    vTaskDelayUntil(&xLastWakeTime, delay);
 8001fc8:	f107 0310 	add.w	r3, r7, #16
 8001fcc:	69b9      	ldr	r1, [r7, #24]
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f00a ff26 	bl	800ce20 <vTaskDelayUntil>
    if (!gameOver && !gamePaused && gameStarted) {
 8001fd4:	e546      	b.n	8001a64 <StartManageBodyParts+0x48>
 8001fd6:	bf00      	nop
 8001fd8:	20000001 	.word	0x20000001
 8001fdc:	200002a0 	.word	0x200002a0
 8001fe0:	200002b8 	.word	0x200002b8
 8001fe4:	20000008 	.word	0x20000008
 8001fe8:	20000225 	.word	0x20000225

08001fec <StartTsHandlerTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTsHandlerTask */
void StartTsHandlerTask(void const * argument)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b082      	sub	sp, #8
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTsHandlerTask */
  /* Infinite loop */
  for(;;)
  {
    if (!gameStarted)
 8001ff4:	4b29      	ldr	r3, [pc, #164]	@ (800209c <StartTsHandlerTask+0xb0>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d101      	bne.n	8002000 <StartTsHandlerTask+0x14>
      rand();
 8001ffc:	f00c fa38 	bl	800e470 <rand>
    

    BSP_TS_GetState(&TS_State);
 8002000:	4827      	ldr	r0, [pc, #156]	@ (80020a0 <StartTsHandlerTask+0xb4>)
 8002002:	f002 ff41 	bl	8004e88 <BSP_TS_GetState>

    if (!TS_State.touchDetected && screenPressed) {
 8002006:	4b26      	ldr	r3, [pc, #152]	@ (80020a0 <StartTsHandlerTask+0xb4>)
 8002008:	781b      	ldrb	r3, [r3, #0]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d136      	bne.n	800207c <StartTsHandlerTask+0x90>
 800200e:	4b25      	ldr	r3, [pc, #148]	@ (80020a4 <StartTsHandlerTask+0xb8>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d032      	beq.n	800207c <StartTsHandlerTask+0x90>
      if (gameOver) {
 8002016:	4b24      	ldr	r3, [pc, #144]	@ (80020a8 <StartTsHandlerTask+0xbc>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d005      	beq.n	800202a <StartTsHandlerTask+0x3e>
        BSP_LCD_Clear((uint32_t)0xFF81CD4B);
 800201e:	4823      	ldr	r0, [pc, #140]	@ (80020ac <StartTsHandlerTask+0xc0>)
 8002020:	f001 ffda 	bl	8003fd8 <BSP_LCD_Clear>
        restartGame();
 8002024:	f000 f92a 	bl	800227c <restartGame>
 8002028:	e028      	b.n	800207c <StartTsHandlerTask+0x90>
      }
      else if (gamePaused) {
 800202a:	4b21      	ldr	r3, [pc, #132]	@ (80020b0 <StartTsHandlerTask+0xc4>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d014      	beq.n	800205c <StartTsHandlerTask+0x70>
        xSemaphoreTake(displayMutexHandle, portMAX_DELAY);
 8002032:	4b20      	ldr	r3, [pc, #128]	@ (80020b4 <StartTsHandlerTask+0xc8>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f04f 31ff 	mov.w	r1, #4294967295
 800203a:	4618      	mov	r0, r3
 800203c:	f00a fb1e 	bl	800c67c <xQueueSemaphoreTake>
        BSP_LCD_Clear((uint32_t)0xFF81CD4B);
 8002040:	481a      	ldr	r0, [pc, #104]	@ (80020ac <StartTsHandlerTask+0xc0>)
 8002042:	f001 ffc9 	bl	8003fd8 <BSP_LCD_Clear>
        xSemaphoreGive(displayMutexHandle);
 8002046:	4b1b      	ldr	r3, [pc, #108]	@ (80020b4 <StartTsHandlerTask+0xc8>)
 8002048:	6818      	ldr	r0, [r3, #0]
 800204a:	2300      	movs	r3, #0
 800204c:	2200      	movs	r2, #0
 800204e:	2100      	movs	r1, #0
 8002050:	f00a fa0a 	bl	800c468 <xQueueGenericSend>
        gamePaused = 0;
 8002054:	4b16      	ldr	r3, [pc, #88]	@ (80020b0 <StartTsHandlerTask+0xc4>)
 8002056:	2200      	movs	r2, #0
 8002058:	601a      	str	r2, [r3, #0]
 800205a:	e00f      	b.n	800207c <StartTsHandlerTask+0x90>
      }
      else if (!gameStarted) {
 800205c:	4b0f      	ldr	r3, [pc, #60]	@ (800209c <StartTsHandlerTask+0xb0>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d108      	bne.n	8002076 <StartTsHandlerTask+0x8a>
        BSP_LCD_Clear((uint32_t)0xFF81CD4B);
 8002064:	4811      	ldr	r0, [pc, #68]	@ (80020ac <StartTsHandlerTask+0xc0>)
 8002066:	f001 ffb7 	bl	8003fd8 <BSP_LCD_Clear>
        restartGame();
 800206a:	f000 f907 	bl	800227c <restartGame>
        gameStarted = 1;
 800206e:	4b0b      	ldr	r3, [pc, #44]	@ (800209c <StartTsHandlerTask+0xb0>)
 8002070:	2201      	movs	r2, #1
 8002072:	601a      	str	r2, [r3, #0]
 8002074:	e002      	b.n	800207c <StartTsHandlerTask+0x90>
      }
      else {
        gamePaused = 1;
 8002076:	4b0e      	ldr	r3, [pc, #56]	@ (80020b0 <StartTsHandlerTask+0xc4>)
 8002078:	2201      	movs	r2, #1
 800207a:	601a      	str	r2, [r3, #0]
      }
    }

    if (TS_State.touchDetected) {
 800207c:	4b08      	ldr	r3, [pc, #32]	@ (80020a0 <StartTsHandlerTask+0xb4>)
 800207e:	781b      	ldrb	r3, [r3, #0]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d003      	beq.n	800208c <StartTsHandlerTask+0xa0>
      screenPressed = 1;
 8002084:	4b07      	ldr	r3, [pc, #28]	@ (80020a4 <StartTsHandlerTask+0xb8>)
 8002086:	2201      	movs	r2, #1
 8002088:	601a      	str	r2, [r3, #0]
 800208a:	e002      	b.n	8002092 <StartTsHandlerTask+0xa6>
    }
    else {
      screenPressed = 0;
 800208c:	4b05      	ldr	r3, [pc, #20]	@ (80020a4 <StartTsHandlerTask+0xb8>)
 800208e:	2200      	movs	r2, #0
 8002090:	601a      	str	r2, [r3, #0]
    }

    osDelay(10);
 8002092:	200a      	movs	r0, #10
 8002094:	f009 ff65 	bl	800bf62 <osDelay>
    if (!gameStarted)
 8002098:	e7ac      	b.n	8001ff4 <StartTsHandlerTask+0x8>
 800209a:	bf00      	nop
 800209c:	200002a8 	.word	0x200002a8
 80020a0:	200001ec 	.word	0x200001ec
 80020a4:	20000218 	.word	0x20000218
 80020a8:	200002b0 	.word	0x200002b0
 80020ac:	ff81cd4b 	.word	0xff81cd4b
 80020b0:	200002ac 	.word	0x200002ac
 80020b4:	200003c8 	.word	0x200003c8

080020b8 <whatBodyPart>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
enum BodyPart whatBodyPart(uint8_t frontX, uint8_t frontY, uint8_t backX, uint8_t backY, uint8_t missingX, uint8_t missingY)
{
 80020b8:	b490      	push	{r4, r7}
 80020ba:	b082      	sub	sp, #8
 80020bc:	af00      	add	r7, sp, #0
 80020be:	4604      	mov	r4, r0
 80020c0:	4608      	mov	r0, r1
 80020c2:	4611      	mov	r1, r2
 80020c4:	461a      	mov	r2, r3
 80020c6:	4623      	mov	r3, r4
 80020c8:	71fb      	strb	r3, [r7, #7]
 80020ca:	4603      	mov	r3, r0
 80020cc:	71bb      	strb	r3, [r7, #6]
 80020ce:	460b      	mov	r3, r1
 80020d0:	717b      	strb	r3, [r7, #5]
 80020d2:	4613      	mov	r3, r2
 80020d4:	713b      	strb	r3, [r7, #4]
  /*
    . F .
    . X .
    . B .
  */
  if (frontX == backX)
 80020d6:	79fa      	ldrb	r2, [r7, #7]
 80020d8:	797b      	ldrb	r3, [r7, #5]
 80020da:	429a      	cmp	r2, r3
 80020dc:	d101      	bne.n	80020e2 <whatBodyPart+0x2a>
    return BottomTop;
 80020de:	2302      	movs	r3, #2
 80020e0:	e046      	b.n	8002170 <whatBodyPart+0xb8>
  /*
    . . .
    F X B
    . . .
  */
  if (frontY == backY)
 80020e2:	79ba      	ldrb	r2, [r7, #6]
 80020e4:	793b      	ldrb	r3, [r7, #4]
 80020e6:	429a      	cmp	r2, r3
 80020e8:	d101      	bne.n	80020ee <whatBodyPart+0x36>
    return LeftRight;
 80020ea:	2303      	movs	r3, #3
 80020ec:	e040      	b.n	8002170 <whatBodyPart+0xb8>
  /*
    . B .       . . .
    F X .       . X B
    . . .       . F .
  */
  if (frontX < backX && frontY > backY) {
 80020ee:	79fa      	ldrb	r2, [r7, #7]
 80020f0:	797b      	ldrb	r3, [r7, #5]
 80020f2:	429a      	cmp	r2, r3
 80020f4:	d20b      	bcs.n	800210e <whatBodyPart+0x56>
 80020f6:	79ba      	ldrb	r2, [r7, #6]
 80020f8:	793b      	ldrb	r3, [r7, #4]
 80020fa:	429a      	cmp	r2, r3
 80020fc:	d907      	bls.n	800210e <whatBodyPart+0x56>
    if (missingX == frontX)
 80020fe:	7c3a      	ldrb	r2, [r7, #16]
 8002100:	79fb      	ldrb	r3, [r7, #7]
 8002102:	429a      	cmp	r2, r3
 8002104:	d101      	bne.n	800210a <whatBodyPart+0x52>
      return BottomRight;
 8002106:	2301      	movs	r3, #1
 8002108:	e032      	b.n	8002170 <whatBodyPart+0xb8>
    else
      return LeftTop;
 800210a:	2304      	movs	r3, #4
 800210c:	e030      	b.n	8002170 <whatBodyPart+0xb8>
  /*
    . . .       . F .
    F X .       . X B
    . B .       . . .
  */
  if (frontX < backX && frontY < backY) {
 800210e:	79fa      	ldrb	r2, [r7, #7]
 8002110:	797b      	ldrb	r3, [r7, #5]
 8002112:	429a      	cmp	r2, r3
 8002114:	d20b      	bcs.n	800212e <whatBodyPart+0x76>
 8002116:	79ba      	ldrb	r2, [r7, #6]
 8002118:	793b      	ldrb	r3, [r7, #4]
 800211a:	429a      	cmp	r2, r3
 800211c:	d207      	bcs.n	800212e <whatBodyPart+0x76>
    if (missingX == frontX)
 800211e:	7c3a      	ldrb	r2, [r7, #16]
 8002120:	79fb      	ldrb	r3, [r7, #7]
 8002122:	429a      	cmp	r2, r3
 8002124:	d101      	bne.n	800212a <whatBodyPart+0x72>
      return RightTop;
 8002126:	2305      	movs	r3, #5
 8002128:	e022      	b.n	8002170 <whatBodyPart+0xb8>
    else
      return BottomLeft;
 800212a:	2300      	movs	r3, #0
 800212c:	e020      	b.n	8002170 <whatBodyPart+0xb8>
  /*
    . . .       . F .
    . X F       B X .
    . B .       . . .
  */
  if (frontX > backX && frontY < backY) {
 800212e:	79fa      	ldrb	r2, [r7, #7]
 8002130:	797b      	ldrb	r3, [r7, #5]
 8002132:	429a      	cmp	r2, r3
 8002134:	d90b      	bls.n	800214e <whatBodyPart+0x96>
 8002136:	79ba      	ldrb	r2, [r7, #6]
 8002138:	793b      	ldrb	r3, [r7, #4]
 800213a:	429a      	cmp	r2, r3
 800213c:	d207      	bcs.n	800214e <whatBodyPart+0x96>
    if (missingX == frontX)
 800213e:	7c3a      	ldrb	r2, [r7, #16]
 8002140:	79fb      	ldrb	r3, [r7, #7]
 8002142:	429a      	cmp	r2, r3
 8002144:	d101      	bne.n	800214a <whatBodyPart+0x92>
      return LeftTop;
 8002146:	2304      	movs	r3, #4
 8002148:	e012      	b.n	8002170 <whatBodyPart+0xb8>
    else
      return BottomRight;
 800214a:	2301      	movs	r3, #1
 800214c:	e010      	b.n	8002170 <whatBodyPart+0xb8>
  /*
    . B .       . . .
    . X F       B X .
    . . .       . F .
  */
  if (frontX > backX && frontY > backY) {
 800214e:	79fa      	ldrb	r2, [r7, #7]
 8002150:	797b      	ldrb	r3, [r7, #5]
 8002152:	429a      	cmp	r2, r3
 8002154:	d90b      	bls.n	800216e <whatBodyPart+0xb6>
 8002156:	79ba      	ldrb	r2, [r7, #6]
 8002158:	793b      	ldrb	r3, [r7, #4]
 800215a:	429a      	cmp	r2, r3
 800215c:	d907      	bls.n	800216e <whatBodyPart+0xb6>
    if (missingX == frontX)
 800215e:	7c3a      	ldrb	r2, [r7, #16]
 8002160:	79fb      	ldrb	r3, [r7, #7]
 8002162:	429a      	cmp	r2, r3
 8002164:	d101      	bne.n	800216a <whatBodyPart+0xb2>
      return BottomLeft;
 8002166:	2300      	movs	r3, #0
 8002168:	e002      	b.n	8002170 <whatBodyPart+0xb8>
    else
      return RightTop;
 800216a:	2305      	movs	r3, #5
 800216c:	e000      	b.n	8002170 <whatBodyPart+0xb8>
  }

  return BottomTop; // should never happen
 800216e:	2302      	movs	r3, #2
}
 8002170:	4618      	mov	r0, r3
 8002172:	3708      	adds	r7, #8
 8002174:	46bd      	mov	sp, r7
 8002176:	bc90      	pop	{r4, r7}
 8002178:	4770      	bx	lr
	...

0800217c <isSnakePosition>:


uint8_t isSnakePosition(uint8_t x, uint8_t y)
{
 800217c:	b480      	push	{r7}
 800217e:	b085      	sub	sp, #20
 8002180:	af00      	add	r7, sp, #0
 8002182:	4603      	mov	r3, r0
 8002184:	460a      	mov	r2, r1
 8002186:	71fb      	strb	r3, [r7, #7]
 8002188:	4613      	mov	r3, r2
 800218a:	71bb      	strb	r3, [r7, #6]
  if (x == snakeHeadPosition[0] && y == snakeHeadPosition[1])
 800218c:	4b1d      	ldr	r3, [pc, #116]	@ (8002204 <isSnakePosition+0x88>)
 800218e:	781b      	ldrb	r3, [r3, #0]
 8002190:	79fa      	ldrb	r2, [r7, #7]
 8002192:	429a      	cmp	r2, r3
 8002194:	d106      	bne.n	80021a4 <isSnakePosition+0x28>
 8002196:	4b1b      	ldr	r3, [pc, #108]	@ (8002204 <isSnakePosition+0x88>)
 8002198:	785b      	ldrb	r3, [r3, #1]
 800219a:	79ba      	ldrb	r2, [r7, #6]
 800219c:	429a      	cmp	r2, r3
 800219e:	d101      	bne.n	80021a4 <isSnakePosition+0x28>
    return 1;
 80021a0:	2301      	movs	r3, #1
 80021a2:	e029      	b.n	80021f8 <isSnakePosition+0x7c>

  for (int i = 0; i < snakeSize; i++) {
 80021a4:	2300      	movs	r3, #0
 80021a6:	60fb      	str	r3, [r7, #12]
 80021a8:	e013      	b.n	80021d2 <isSnakePosition+0x56>
    if (x == snakeBodyPosition[i][0] && y == snakeBodyPosition[i][1])
 80021aa:	4a17      	ldr	r2, [pc, #92]	@ (8002208 <isSnakePosition+0x8c>)
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80021b2:	79fa      	ldrb	r2, [r7, #7]
 80021b4:	429a      	cmp	r2, r3
 80021b6:	d109      	bne.n	80021cc <isSnakePosition+0x50>
 80021b8:	4a13      	ldr	r2, [pc, #76]	@ (8002208 <isSnakePosition+0x8c>)
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	005b      	lsls	r3, r3, #1
 80021be:	4413      	add	r3, r2
 80021c0:	785b      	ldrb	r3, [r3, #1]
 80021c2:	79ba      	ldrb	r2, [r7, #6]
 80021c4:	429a      	cmp	r2, r3
 80021c6:	d101      	bne.n	80021cc <isSnakePosition+0x50>
      return 1;
 80021c8:	2301      	movs	r3, #1
 80021ca:	e015      	b.n	80021f8 <isSnakePosition+0x7c>
  for (int i = 0; i < snakeSize; i++) {
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	3301      	adds	r3, #1
 80021d0:	60fb      	str	r3, [r7, #12]
 80021d2:	4b0e      	ldr	r3, [pc, #56]	@ (800220c <isSnakePosition+0x90>)
 80021d4:	781b      	ldrb	r3, [r3, #0]
 80021d6:	461a      	mov	r2, r3
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	4293      	cmp	r3, r2
 80021dc:	dbe5      	blt.n	80021aa <isSnakePosition+0x2e>
  }

  if (x == snakeTailPosition[0] && y == snakeTailPosition[1])
 80021de:	4b0c      	ldr	r3, [pc, #48]	@ (8002210 <isSnakePosition+0x94>)
 80021e0:	781b      	ldrb	r3, [r3, #0]
 80021e2:	79fa      	ldrb	r2, [r7, #7]
 80021e4:	429a      	cmp	r2, r3
 80021e6:	d106      	bne.n	80021f6 <isSnakePosition+0x7a>
 80021e8:	4b09      	ldr	r3, [pc, #36]	@ (8002210 <isSnakePosition+0x94>)
 80021ea:	785b      	ldrb	r3, [r3, #1]
 80021ec:	79ba      	ldrb	r2, [r7, #6]
 80021ee:	429a      	cmp	r2, r3
 80021f0:	d101      	bne.n	80021f6 <isSnakePosition+0x7a>
    return 1;
 80021f2:	2301      	movs	r3, #1
 80021f4:	e000      	b.n	80021f8 <isSnakePosition+0x7c>

  return 0;
 80021f6:	2300      	movs	r3, #0
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	3714      	adds	r7, #20
 80021fc:	46bd      	mov	sp, r7
 80021fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002202:	4770      	bx	lr
 8002204:	20000004 	.word	0x20000004
 8002208:	200002b8 	.word	0x200002b8
 800220c:	200002a0 	.word	0x200002a0
 8002210:	20000008 	.word	0x20000008

08002214 <isApplePosition>:

uint8_t isApplePosition(uint8_t x, uint8_t y, uint8_t appleIndex)
{
 8002214:	b480      	push	{r7}
 8002216:	b085      	sub	sp, #20
 8002218:	af00      	add	r7, sp, #0
 800221a:	4603      	mov	r3, r0
 800221c:	71fb      	strb	r3, [r7, #7]
 800221e:	460b      	mov	r3, r1
 8002220:	71bb      	strb	r3, [r7, #6]
 8002222:	4613      	mov	r3, r2
 8002224:	717b      	strb	r3, [r7, #5]
  for (int i = 0; i < NBApple; i++) {
 8002226:	2300      	movs	r3, #0
 8002228:	60fb      	str	r3, [r7, #12]
 800222a:	e019      	b.n	8002260 <isApplePosition+0x4c>
    if (i == appleIndex)
 800222c:	797b      	ldrb	r3, [r7, #5]
 800222e:	68fa      	ldr	r2, [r7, #12]
 8002230:	429a      	cmp	r2, r3
 8002232:	d011      	beq.n	8002258 <isApplePosition+0x44>
      continue;

    if (x == applePosition[i][0] && y == applePosition[i][1])
 8002234:	79fb      	ldrb	r3, [r7, #7]
 8002236:	4910      	ldr	r1, [pc, #64]	@ (8002278 <isApplePosition+0x64>)
 8002238:	68fa      	ldr	r2, [r7, #12]
 800223a:	f911 2012 	ldrsb.w	r2, [r1, r2, lsl #1]
 800223e:	4293      	cmp	r3, r2
 8002240:	d10b      	bne.n	800225a <isApplePosition+0x46>
 8002242:	79ba      	ldrb	r2, [r7, #6]
 8002244:	490c      	ldr	r1, [pc, #48]	@ (8002278 <isApplePosition+0x64>)
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	005b      	lsls	r3, r3, #1
 800224a:	440b      	add	r3, r1
 800224c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8002250:	429a      	cmp	r2, r3
 8002252:	d102      	bne.n	800225a <isApplePosition+0x46>
      return 1;
 8002254:	2301      	movs	r3, #1
 8002256:	e009      	b.n	800226c <isApplePosition+0x58>
      continue;
 8002258:	bf00      	nop
  for (int i = 0; i < NBApple; i++) {
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	3301      	adds	r3, #1
 800225e:	60fb      	str	r3, [r7, #12]
 8002260:	2304      	movs	r3, #4
 8002262:	461a      	mov	r2, r3
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	4293      	cmp	r3, r2
 8002268:	dbe0      	blt.n	800222c <isApplePosition+0x18>
  }

  return 0;
 800226a:	2300      	movs	r3, #0
}
 800226c:	4618      	mov	r0, r3
 800226e:	3714      	adds	r7, #20
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr
 8002278:	200003ac 	.word	0x200003ac

0800227c <restartGame>:

void restartGame()
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b082      	sub	sp, #8
 8002280:	af00      	add	r7, sp, #0
  gameOver = 0;
 8002282:	4b3a      	ldr	r3, [pc, #232]	@ (800236c <restartGame+0xf0>)
 8002284:	2200      	movs	r2, #0
 8002286:	601a      	str	r2, [r3, #0]
  lastMove = 0;
 8002288:	4b39      	ldr	r3, [pc, #228]	@ (8002370 <restartGame+0xf4>)
 800228a:	2200      	movs	r2, #0
 800228c:	601a      	str	r2, [r3, #0]
  snakeSize = 0;
 800228e:	4b39      	ldr	r3, [pc, #228]	@ (8002374 <restartGame+0xf8>)
 8002290:	2200      	movs	r2, #0
 8002292:	701a      	strb	r2, [r3, #0]
  snakeHeadPosition[0] = 7;
 8002294:	4b38      	ldr	r3, [pc, #224]	@ (8002378 <restartGame+0xfc>)
 8002296:	2207      	movs	r2, #7
 8002298:	701a      	strb	r2, [r3, #0]
  snakeHeadPosition[1] = 6;
 800229a:	4b37      	ldr	r3, [pc, #220]	@ (8002378 <restartGame+0xfc>)
 800229c:	2206      	movs	r2, #6
 800229e:	705a      	strb	r2, [r3, #1]
  snakeTailPosition[0] = 7;
 80022a0:	4b36      	ldr	r3, [pc, #216]	@ (800237c <restartGame+0x100>)
 80022a2:	2207      	movs	r2, #7
 80022a4:	701a      	strb	r2, [r3, #0]
  snakeTailPosition[1] = 7;
 80022a6:	4b35      	ldr	r3, [pc, #212]	@ (800237c <restartGame+0x100>)
 80022a8:	2207      	movs	r2, #7
 80022aa:	705a      	strb	r2, [r3, #1]
  direction = Up;
 80022ac:	4b34      	ldr	r3, [pc, #208]	@ (8002380 <restartGame+0x104>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	701a      	strb	r2, [r3, #0]
  headPart = HeadTop;
 80022b2:	4b34      	ldr	r3, [pc, #208]	@ (8002384 <restartGame+0x108>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	701a      	strb	r2, [r3, #0]
  tailPart = TailTop;
 80022b8:	4b33      	ldr	r3, [pc, #204]	@ (8002388 <restartGame+0x10c>)
 80022ba:	2201      	movs	r2, #1
 80022bc:	701a      	strb	r2, [r3, #0]

  for (int i = 0; i < NBApple; i++) {
 80022be:	2300      	movs	r3, #0
 80022c0:	607b      	str	r3, [r7, #4]
 80022c2:	e047      	b.n	8002354 <restartGame+0xd8>
    do {
      applePosition[i][0] = rand() % gridSizeX;
 80022c4:	f00c f8d4 	bl	800e470 <rand>
 80022c8:	4603      	mov	r3, r0
 80022ca:	220f      	movs	r2, #15
 80022cc:	fb93 f1f2 	sdiv	r1, r3, r2
 80022d0:	fb01 f202 	mul.w	r2, r1, r2
 80022d4:	1a9b      	subs	r3, r3, r2
 80022d6:	b259      	sxtb	r1, r3
 80022d8:	4a2c      	ldr	r2, [pc, #176]	@ (800238c <restartGame+0x110>)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	f802 1013 	strb.w	r1, [r2, r3, lsl #1]
      applePosition[i][1] = rand() % gridSizeY;
 80022e0:	f00c f8c6 	bl	800e470 <rand>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2208      	movs	r2, #8
 80022e8:	fb93 f1f2 	sdiv	r1, r3, r2
 80022ec:	fb01 f202 	mul.w	r2, r1, r2
 80022f0:	1a9b      	subs	r3, r3, r2
 80022f2:	b259      	sxtb	r1, r3
 80022f4:	4a25      	ldr	r2, [pc, #148]	@ (800238c <restartGame+0x110>)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	005b      	lsls	r3, r3, #1
 80022fa:	4413      	add	r3, r2
 80022fc:	460a      	mov	r2, r1
 80022fe:	705a      	strb	r2, [r3, #1]
    } while (isSnakePosition(applePosition[i][0], applePosition[i][1]) || isApplePosition(applePosition[i][0], applePosition[i][1], i));
 8002300:	4a22      	ldr	r2, [pc, #136]	@ (800238c <restartGame+0x110>)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	f912 3013 	ldrsb.w	r3, [r2, r3, lsl #1]
 8002308:	b2da      	uxtb	r2, r3
 800230a:	4920      	ldr	r1, [pc, #128]	@ (800238c <restartGame+0x110>)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	005b      	lsls	r3, r3, #1
 8002310:	440b      	add	r3, r1
 8002312:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8002316:	b2db      	uxtb	r3, r3
 8002318:	4619      	mov	r1, r3
 800231a:	4610      	mov	r0, r2
 800231c:	f7ff ff2e 	bl	800217c <isSnakePosition>
 8002320:	4603      	mov	r3, r0
 8002322:	2b00      	cmp	r3, #0
 8002324:	d1ce      	bne.n	80022c4 <restartGame+0x48>
 8002326:	4a19      	ldr	r2, [pc, #100]	@ (800238c <restartGame+0x110>)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	f912 3013 	ldrsb.w	r3, [r2, r3, lsl #1]
 800232e:	b2d8      	uxtb	r0, r3
 8002330:	4a16      	ldr	r2, [pc, #88]	@ (800238c <restartGame+0x110>)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	005b      	lsls	r3, r3, #1
 8002336:	4413      	add	r3, r2
 8002338:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800233c:	b2db      	uxtb	r3, r3
 800233e:	687a      	ldr	r2, [r7, #4]
 8002340:	b2d2      	uxtb	r2, r2
 8002342:	4619      	mov	r1, r3
 8002344:	f7ff ff66 	bl	8002214 <isApplePosition>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d1ba      	bne.n	80022c4 <restartGame+0x48>
  for (int i = 0; i < NBApple; i++) {
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	3301      	adds	r3, #1
 8002352:	607b      	str	r3, [r7, #4]
 8002354:	2304      	movs	r3, #4
 8002356:	461a      	mov	r2, r3
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	4293      	cmp	r3, r2
 800235c:	dbb2      	blt.n	80022c4 <restartGame+0x48>
  }

  BSP_LCD_Clear((uint32_t)0xFF81CD4B);
 800235e:	480c      	ldr	r0, [pc, #48]	@ (8002390 <restartGame+0x114>)
 8002360:	f001 fe3a 	bl	8003fd8 <BSP_LCD_Clear>
}
 8002364:	bf00      	nop
 8002366:	3708      	adds	r7, #8
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}
 800236c:	200002b0 	.word	0x200002b0
 8002370:	200002b4 	.word	0x200002b4
 8002374:	200002a0 	.word	0x200002a0
 8002378:	20000004 	.word	0x20000004
 800237c:	20000008 	.word	0x20000008
 8002380:	20000224 	.word	0x20000224
 8002384:	20000225 	.word	0x20000225
 8002388:	20000001 	.word	0x20000001
 800238c:	200003ac 	.word	0x200003ac
 8002390:	ff81cd4b 	.word	0xff81cd4b

08002394 <displayGameStatus>:

void displayGameStatus()
{
 8002394:	b580      	push	{r7, lr}
 8002396:	af00      	add	r7, sp, #0
  if (gameOver) {
 8002398:	4b27      	ldr	r3, [pc, #156]	@ (8002438 <displayGameStatus+0xa4>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d015      	beq.n	80023cc <displayGameStatus+0x38>
    BSP_LCD_SetTextColor(LCD_COLOR_BROWN);
 80023a0:	4826      	ldr	r0, [pc, #152]	@ (800243c <displayGameStatus+0xa8>)
 80023a2:	f001 fdcd 	bl	8003f40 <BSP_LCD_SetTextColor>
    BSP_LCD_SetFont(&Font24);
 80023a6:	4826      	ldr	r0, [pc, #152]	@ (8002440 <displayGameStatus+0xac>)
 80023a8:	f001 fdfc 	bl	8003fa4 <BSP_LCD_SetFont>
    BSP_LCD_DisplayStringAt(0, 100, (uint8_t *)"Game Over", CENTER_MODE);
 80023ac:	2301      	movs	r3, #1
 80023ae:	4a25      	ldr	r2, [pc, #148]	@ (8002444 <displayGameStatus+0xb0>)
 80023b0:	2164      	movs	r1, #100	@ 0x64
 80023b2:	2000      	movs	r0, #0
 80023b4:	f001 fe7c 	bl	80040b0 <BSP_LCD_DisplayStringAt>
    BSP_LCD_SetFont(&Font16);
 80023b8:	4823      	ldr	r0, [pc, #140]	@ (8002448 <displayGameStatus+0xb4>)
 80023ba:	f001 fdf3 	bl	8003fa4 <BSP_LCD_SetFont>
    BSP_LCD_DisplayStringAt(0, 130, (uint8_t *)"Touch the screen to restart", CENTER_MODE);
 80023be:	2301      	movs	r3, #1
 80023c0:	4a22      	ldr	r2, [pc, #136]	@ (800244c <displayGameStatus+0xb8>)
 80023c2:	2182      	movs	r1, #130	@ 0x82
 80023c4:	2000      	movs	r0, #0
 80023c6:	f001 fe73 	bl	80040b0 <BSP_LCD_DisplayStringAt>
    BSP_LCD_SetFont(&Font24);
    BSP_LCD_DisplayStringAt(0, 100, (uint8_t *)"Snake Game", CENTER_MODE);
    BSP_LCD_SetFont(&Font16);
    BSP_LCD_DisplayStringAt(0, 130, (uint8_t *)"Touch the screen to start", CENTER_MODE);
  }
}
 80023ca:	e032      	b.n	8002432 <displayGameStatus+0x9e>
  else if (gamePaused) {
 80023cc:	4b20      	ldr	r3, [pc, #128]	@ (8002450 <displayGameStatus+0xbc>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d015      	beq.n	8002400 <displayGameStatus+0x6c>
    BSP_LCD_SetTextColor(LCD_COLOR_BROWN);
 80023d4:	4819      	ldr	r0, [pc, #100]	@ (800243c <displayGameStatus+0xa8>)
 80023d6:	f001 fdb3 	bl	8003f40 <BSP_LCD_SetTextColor>
    BSP_LCD_SetFont(&Font24);
 80023da:	4819      	ldr	r0, [pc, #100]	@ (8002440 <displayGameStatus+0xac>)
 80023dc:	f001 fde2 	bl	8003fa4 <BSP_LCD_SetFont>
    BSP_LCD_DisplayStringAt(0, 100, (uint8_t *)"Game Paused", CENTER_MODE);
 80023e0:	2301      	movs	r3, #1
 80023e2:	4a1c      	ldr	r2, [pc, #112]	@ (8002454 <displayGameStatus+0xc0>)
 80023e4:	2164      	movs	r1, #100	@ 0x64
 80023e6:	2000      	movs	r0, #0
 80023e8:	f001 fe62 	bl	80040b0 <BSP_LCD_DisplayStringAt>
    BSP_LCD_SetFont(&Font16);
 80023ec:	4816      	ldr	r0, [pc, #88]	@ (8002448 <displayGameStatus+0xb4>)
 80023ee:	f001 fdd9 	bl	8003fa4 <BSP_LCD_SetFont>
    BSP_LCD_DisplayStringAt(0, 130, (uint8_t *)"Touch the screen to resume", CENTER_MODE);
 80023f2:	2301      	movs	r3, #1
 80023f4:	4a18      	ldr	r2, [pc, #96]	@ (8002458 <displayGameStatus+0xc4>)
 80023f6:	2182      	movs	r1, #130	@ 0x82
 80023f8:	2000      	movs	r0, #0
 80023fa:	f001 fe59 	bl	80040b0 <BSP_LCD_DisplayStringAt>
}
 80023fe:	e018      	b.n	8002432 <displayGameStatus+0x9e>
  else if (!gameStarted) {
 8002400:	4b16      	ldr	r3, [pc, #88]	@ (800245c <displayGameStatus+0xc8>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d114      	bne.n	8002432 <displayGameStatus+0x9e>
    BSP_LCD_SetTextColor(LCD_COLOR_BROWN);
 8002408:	480c      	ldr	r0, [pc, #48]	@ (800243c <displayGameStatus+0xa8>)
 800240a:	f001 fd99 	bl	8003f40 <BSP_LCD_SetTextColor>
    BSP_LCD_SetFont(&Font24);
 800240e:	480c      	ldr	r0, [pc, #48]	@ (8002440 <displayGameStatus+0xac>)
 8002410:	f001 fdc8 	bl	8003fa4 <BSP_LCD_SetFont>
    BSP_LCD_DisplayStringAt(0, 100, (uint8_t *)"Snake Game", CENTER_MODE);
 8002414:	2301      	movs	r3, #1
 8002416:	4a12      	ldr	r2, [pc, #72]	@ (8002460 <displayGameStatus+0xcc>)
 8002418:	2164      	movs	r1, #100	@ 0x64
 800241a:	2000      	movs	r0, #0
 800241c:	f001 fe48 	bl	80040b0 <BSP_LCD_DisplayStringAt>
    BSP_LCD_SetFont(&Font16);
 8002420:	4809      	ldr	r0, [pc, #36]	@ (8002448 <displayGameStatus+0xb4>)
 8002422:	f001 fdbf 	bl	8003fa4 <BSP_LCD_SetFont>
    BSP_LCD_DisplayStringAt(0, 130, (uint8_t *)"Touch the screen to start", CENTER_MODE);
 8002426:	2301      	movs	r3, #1
 8002428:	4a0e      	ldr	r2, [pc, #56]	@ (8002464 <displayGameStatus+0xd0>)
 800242a:	2182      	movs	r1, #130	@ 0x82
 800242c:	2000      	movs	r0, #0
 800242e:	f001 fe3f 	bl	80040b0 <BSP_LCD_DisplayStringAt>
}
 8002432:	bf00      	nop
 8002434:	bd80      	pop	{r7, pc}
 8002436:	bf00      	nop
 8002438:	200002b0 	.word	0x200002b0
 800243c:	ffa52a2a 	.word	0xffa52a2a
 8002440:	20000034 	.word	0x20000034
 8002444:	0800f9dc 	.word	0x0800f9dc
 8002448:	2000003c 	.word	0x2000003c
 800244c:	0800f9e8 	.word	0x0800f9e8
 8002450:	200002ac 	.word	0x200002ac
 8002454:	0800fa04 	.word	0x0800fa04
 8002458:	0800fa10 	.word	0x0800fa10
 800245c:	200002a8 	.word	0x200002a8
 8002460:	0800fa2c 	.word	0x0800fa2c
 8002464:	0800fa38 	.word	0x0800fa38

08002468 <ft5336_Init>:
  *         from MCU to FT5336 : ie I2C channel initialization (if required).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Init(uint16_t DeviceAddr)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b082      	sub	sp, #8
 800246c:	af00      	add	r7, sp, #0
 800246e:	4603      	mov	r3, r0
 8002470:	80fb      	strh	r3, [r7, #6]
  /* Wait at least 200ms after power up before accessing registers
   * Trsi timing (Time of starting to report point after resetting) from FT5336GQQ datasheet */
  TS_IO_Delay(200);
 8002472:	20c8      	movs	r0, #200	@ 0xc8
 8002474:	f001 fc50 	bl	8003d18 <TS_IO_Delay>

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 8002478:	f000 fa7a 	bl	8002970 <ft5336_I2C_InitializeIfRequired>
}
 800247c:	bf00      	nop
 800247e:	3708      	adds	r7, #8
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}

08002484 <ft5336_Reset>:
  *         @note : Not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Reset(uint16_t DeviceAddr)
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	4603      	mov	r3, r0
 800248c:	80fb      	strh	r3, [r7, #6]
  /* Do nothing */
  /* No software reset sequence available in FT5336 IC */
}
 800248e:	bf00      	nop
 8002490:	370c      	adds	r7, #12
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr

0800249a <ft5336_ReadID>:
  *         able to read the FT5336 device ID, and verify this is a FT5336.
  * @param  DeviceAddr: I2C FT5336 Slave address.
  * @retval The Device ID (two bytes).
  */
uint16_t ft5336_ReadID(uint16_t DeviceAddr)
{
 800249a:	b580      	push	{r7, lr}
 800249c:	b084      	sub	sp, #16
 800249e:	af00      	add	r7, sp, #0
 80024a0:	4603      	mov	r3, r0
 80024a2:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadId = 0;
 80024a4:	2300      	movs	r3, #0
 80024a6:	737b      	strb	r3, [r7, #13]
  uint8_t nbReadAttempts = 0;
 80024a8:	2300      	movs	r3, #0
 80024aa:	73fb      	strb	r3, [r7, #15]
  uint8_t bFoundDevice = 0; /* Device not found by default */
 80024ac:	2300      	movs	r3, #0
 80024ae:	73bb      	strb	r3, [r7, #14]

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 80024b0:	f000 fa5e 	bl	8002970 <ft5336_I2C_InitializeIfRequired>

  /* At maximum 4 attempts to read ID : exit at first finding of the searched device ID */
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 80024b4:	2300      	movs	r3, #0
 80024b6:	73fb      	strb	r3, [r7, #15]
 80024b8:	e010      	b.n	80024dc <ft5336_ReadID+0x42>
  {
    /* Read register FT5336_CHIP_ID_REG as DeviceID detection */
    ucReadId = TS_IO_Read(DeviceAddr, FT5336_CHIP_ID_REG);
 80024ba:	88fb      	ldrh	r3, [r7, #6]
 80024bc:	b2db      	uxtb	r3, r3
 80024be:	21a8      	movs	r1, #168	@ 0xa8
 80024c0:	4618      	mov	r0, r3
 80024c2:	f001 fc0b 	bl	8003cdc <TS_IO_Read>
 80024c6:	4603      	mov	r3, r0
 80024c8:	737b      	strb	r3, [r7, #13]

    /* Found the searched device ID ? */
    if(ucReadId == FT5336_ID_VALUE)
 80024ca:	7b7b      	ldrb	r3, [r7, #13]
 80024cc:	b2db      	uxtb	r3, r3
 80024ce:	2b51      	cmp	r3, #81	@ 0x51
 80024d0:	d101      	bne.n	80024d6 <ft5336_ReadID+0x3c>
    {
      /* Set device as found */
      bFoundDevice = 1;
 80024d2:	2301      	movs	r3, #1
 80024d4:	73bb      	strb	r3, [r7, #14]
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 80024d6:	7bfb      	ldrb	r3, [r7, #15]
 80024d8:	3301      	adds	r3, #1
 80024da:	73fb      	strb	r3, [r7, #15]
 80024dc:	7bfb      	ldrb	r3, [r7, #15]
 80024de:	2b02      	cmp	r3, #2
 80024e0:	d802      	bhi.n	80024e8 <ft5336_ReadID+0x4e>
 80024e2:	7bbb      	ldrb	r3, [r7, #14]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d0e8      	beq.n	80024ba <ft5336_ReadID+0x20>
    }
  }

  /* Return the device ID value */
  return (ucReadId);
 80024e8:	7b7b      	ldrb	r3, [r7, #13]
 80024ea:	b2db      	uxtb	r3, r3
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	3710      	adds	r7, #16
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}

080024f4 <ft5336_TS_Start>:
  * @brief  Configures the touch Screen IC device to start detecting touches
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address).
  * @retval None.
  */
void ft5336_TS_Start(uint16_t DeviceAddr)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b082      	sub	sp, #8
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	4603      	mov	r3, r0
 80024fc:	80fb      	strh	r3, [r7, #6]
  /* Minimum static configuration of FT5336 */
  FT5336_ASSERT(ft5336_TS_Configure(DeviceAddr));
 80024fe:	88fb      	ldrh	r3, [r7, #6]
 8002500:	4618      	mov	r0, r3
 8002502:	f000 fa45 	bl	8002990 <ft5336_TS_Configure>

  /* By default set FT5336 IC in Polling mode : no INT generation on FT5336 for new touch available */
  /* Note TS_INT is active low                                                                      */
  ft5336_TS_DisableIT(DeviceAddr);
 8002506:	88fb      	ldrh	r3, [r7, #6]
 8002508:	4618      	mov	r0, r3
 800250a:	f000 f933 	bl	8002774 <ft5336_TS_DisableIT>
}
 800250e:	bf00      	nop
 8002510:	3708      	adds	r7, #8
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
	...

08002518 <ft5336_TS_DetectTouch>:
  *         variables).
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval : Number of active touches detected (can be 0, 1 or 2).
  */
uint8_t ft5336_TS_DetectTouch(uint16_t DeviceAddr)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b084      	sub	sp, #16
 800251c:	af00      	add	r7, sp, #0
 800251e:	4603      	mov	r3, r0
 8002520:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t nbTouch = 0;
 8002522:	2300      	movs	r3, #0
 8002524:	73fb      	strb	r3, [r7, #15]

  /* Read register FT5336_TD_STAT_REG to check number of touches detection */
  nbTouch = TS_IO_Read(DeviceAddr, FT5336_TD_STAT_REG);
 8002526:	88fb      	ldrh	r3, [r7, #6]
 8002528:	b2db      	uxtb	r3, r3
 800252a:	2102      	movs	r1, #2
 800252c:	4618      	mov	r0, r3
 800252e:	f001 fbd5 	bl	8003cdc <TS_IO_Read>
 8002532:	4603      	mov	r3, r0
 8002534:	73fb      	strb	r3, [r7, #15]
  nbTouch &= FT5336_TD_STAT_MASK;
 8002536:	7bfb      	ldrb	r3, [r7, #15]
 8002538:	b2db      	uxtb	r3, r3
 800253a:	f003 030f 	and.w	r3, r3, #15
 800253e:	b2db      	uxtb	r3, r3
 8002540:	73fb      	strb	r3, [r7, #15]

  if(nbTouch > FT5336_MAX_DETECTABLE_TOUCH)
 8002542:	7bfb      	ldrb	r3, [r7, #15]
 8002544:	b2db      	uxtb	r3, r3
 8002546:	2b05      	cmp	r3, #5
 8002548:	d901      	bls.n	800254e <ft5336_TS_DetectTouch+0x36>
  {
    /* If invalid number of touch detected, set it to zero */
    nbTouch = 0;
 800254a:	2300      	movs	r3, #0
 800254c:	73fb      	strb	r3, [r7, #15]
  }

  /* Update ft5336 driver internal global : current number of active touches */
  ft5336_handle.currActiveTouchNb = nbTouch;
 800254e:	7bfb      	ldrb	r3, [r7, #15]
 8002550:	b2da      	uxtb	r2, r3
 8002552:	4b05      	ldr	r3, [pc, #20]	@ (8002568 <ft5336_TS_DetectTouch+0x50>)
 8002554:	705a      	strb	r2, [r3, #1]

  /* Reset current active touch index on which to work on */
  ft5336_handle.currActiveTouchIdx = 0;
 8002556:	4b04      	ldr	r3, [pc, #16]	@ (8002568 <ft5336_TS_DetectTouch+0x50>)
 8002558:	2200      	movs	r2, #0
 800255a:	709a      	strb	r2, [r3, #2]

  return(nbTouch);
 800255c:	7bfb      	ldrb	r3, [r7, #15]
 800255e:	b2db      	uxtb	r3, r3
}
 8002560:	4618      	mov	r0, r3
 8002562:	3710      	adds	r7, #16
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}
 8002568:	2000066c 	.word	0x2000066c

0800256c <ft5336_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value
  * @retval None.
  */
void ft5336_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b086      	sub	sp, #24
 8002570:	af00      	add	r7, sp, #0
 8002572:	4603      	mov	r3, r0
 8002574:	60b9      	str	r1, [r7, #8]
 8002576:	607a      	str	r2, [r7, #4]
 8002578:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 800257a:	2300      	movs	r3, #0
 800257c:	74fb      	strb	r3, [r7, #19]
  static uint16_t coord;
  uint8_t regAddressXLow = 0;
 800257e:	2300      	movs	r3, #0
 8002580:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressXHigh = 0;
 8002582:	2300      	movs	r3, #0
 8002584:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressYLow = 0;
 8002586:	2300      	movs	r3, #0
 8002588:	757b      	strb	r3, [r7, #21]
  uint8_t regAddressYHigh = 0;
 800258a:	2300      	movs	r3, #0
 800258c:	753b      	strb	r3, [r7, #20]

  if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb)
 800258e:	4b6d      	ldr	r3, [pc, #436]	@ (8002744 <ft5336_TS_GetXY+0x1d8>)
 8002590:	789a      	ldrb	r2, [r3, #2]
 8002592:	4b6c      	ldr	r3, [pc, #432]	@ (8002744 <ft5336_TS_GetXY+0x1d8>)
 8002594:	785b      	ldrb	r3, [r3, #1]
 8002596:	429a      	cmp	r2, r3
 8002598:	f080 80cf 	bcs.w	800273a <ft5336_TS_GetXY+0x1ce>
  {
    switch(ft5336_handle.currActiveTouchIdx)
 800259c:	4b69      	ldr	r3, [pc, #420]	@ (8002744 <ft5336_TS_GetXY+0x1d8>)
 800259e:	789b      	ldrb	r3, [r3, #2]
 80025a0:	2b09      	cmp	r3, #9
 80025a2:	d871      	bhi.n	8002688 <ft5336_TS_GetXY+0x11c>
 80025a4:	a201      	add	r2, pc, #4	@ (adr r2, 80025ac <ft5336_TS_GetXY+0x40>)
 80025a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025aa:	bf00      	nop
 80025ac:	080025d5 	.word	0x080025d5
 80025b0:	080025e7 	.word	0x080025e7
 80025b4:	080025f9 	.word	0x080025f9
 80025b8:	0800260b 	.word	0x0800260b
 80025bc:	0800261d 	.word	0x0800261d
 80025c0:	0800262f 	.word	0x0800262f
 80025c4:	08002641 	.word	0x08002641
 80025c8:	08002653 	.word	0x08002653
 80025cc:	08002665 	.word	0x08002665
 80025d0:	08002677 	.word	0x08002677
    {
    case 0 :
      regAddressXLow  = FT5336_P1_XL_REG;
 80025d4:	2304      	movs	r3, #4
 80025d6:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P1_XH_REG;
 80025d8:	2303      	movs	r3, #3
 80025da:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P1_YL_REG;
 80025dc:	2306      	movs	r3, #6
 80025de:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P1_YH_REG;
 80025e0:	2305      	movs	r3, #5
 80025e2:	753b      	strb	r3, [r7, #20]
      break;
 80025e4:	e051      	b.n	800268a <ft5336_TS_GetXY+0x11e>

    case 1 :
      regAddressXLow  = FT5336_P2_XL_REG;
 80025e6:	230a      	movs	r3, #10
 80025e8:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P2_XH_REG;
 80025ea:	2309      	movs	r3, #9
 80025ec:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P2_YL_REG;
 80025ee:	230c      	movs	r3, #12
 80025f0:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P2_YH_REG;
 80025f2:	230b      	movs	r3, #11
 80025f4:	753b      	strb	r3, [r7, #20]
      break;
 80025f6:	e048      	b.n	800268a <ft5336_TS_GetXY+0x11e>

    case 2 :
      regAddressXLow  = FT5336_P3_XL_REG;
 80025f8:	2310      	movs	r3, #16
 80025fa:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P3_XH_REG;
 80025fc:	230f      	movs	r3, #15
 80025fe:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P3_YL_REG;
 8002600:	2312      	movs	r3, #18
 8002602:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P3_YH_REG;
 8002604:	2311      	movs	r3, #17
 8002606:	753b      	strb	r3, [r7, #20]
      break;
 8002608:	e03f      	b.n	800268a <ft5336_TS_GetXY+0x11e>

    case 3 :
      regAddressXLow  = FT5336_P4_XL_REG;
 800260a:	2316      	movs	r3, #22
 800260c:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P4_XH_REG;
 800260e:	2315      	movs	r3, #21
 8002610:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P4_YL_REG;
 8002612:	2318      	movs	r3, #24
 8002614:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P4_YH_REG;
 8002616:	2317      	movs	r3, #23
 8002618:	753b      	strb	r3, [r7, #20]
      break;
 800261a:	e036      	b.n	800268a <ft5336_TS_GetXY+0x11e>

    case 4 :
      regAddressXLow  = FT5336_P5_XL_REG;
 800261c:	231c      	movs	r3, #28
 800261e:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P5_XH_REG;
 8002620:	231b      	movs	r3, #27
 8002622:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P5_YL_REG;
 8002624:	231e      	movs	r3, #30
 8002626:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P5_YH_REG;
 8002628:	231d      	movs	r3, #29
 800262a:	753b      	strb	r3, [r7, #20]
      break;
 800262c:	e02d      	b.n	800268a <ft5336_TS_GetXY+0x11e>

    case 5 :
      regAddressXLow  = FT5336_P6_XL_REG;
 800262e:	2322      	movs	r3, #34	@ 0x22
 8002630:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P6_XH_REG;
 8002632:	2321      	movs	r3, #33	@ 0x21
 8002634:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P6_YL_REG;
 8002636:	2324      	movs	r3, #36	@ 0x24
 8002638:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P6_YH_REG;
 800263a:	2323      	movs	r3, #35	@ 0x23
 800263c:	753b      	strb	r3, [r7, #20]
      break;
 800263e:	e024      	b.n	800268a <ft5336_TS_GetXY+0x11e>

    case 6 :
      regAddressXLow  = FT5336_P7_XL_REG;
 8002640:	2328      	movs	r3, #40	@ 0x28
 8002642:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P7_XH_REG;
 8002644:	2327      	movs	r3, #39	@ 0x27
 8002646:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P7_YL_REG;
 8002648:	232a      	movs	r3, #42	@ 0x2a
 800264a:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P7_YH_REG;
 800264c:	2329      	movs	r3, #41	@ 0x29
 800264e:	753b      	strb	r3, [r7, #20]
      break;
 8002650:	e01b      	b.n	800268a <ft5336_TS_GetXY+0x11e>

    case 7 :
      regAddressXLow  = FT5336_P8_XL_REG;
 8002652:	232e      	movs	r3, #46	@ 0x2e
 8002654:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P8_XH_REG;
 8002656:	232d      	movs	r3, #45	@ 0x2d
 8002658:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P8_YL_REG;
 800265a:	2330      	movs	r3, #48	@ 0x30
 800265c:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P8_YH_REG;
 800265e:	232f      	movs	r3, #47	@ 0x2f
 8002660:	753b      	strb	r3, [r7, #20]
      break;
 8002662:	e012      	b.n	800268a <ft5336_TS_GetXY+0x11e>

    case 8 :
      regAddressXLow  = FT5336_P9_XL_REG;
 8002664:	2334      	movs	r3, #52	@ 0x34
 8002666:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P9_XH_REG;
 8002668:	2333      	movs	r3, #51	@ 0x33
 800266a:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P9_YL_REG;
 800266c:	2336      	movs	r3, #54	@ 0x36
 800266e:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P9_YH_REG;
 8002670:	2335      	movs	r3, #53	@ 0x35
 8002672:	753b      	strb	r3, [r7, #20]
      break;
 8002674:	e009      	b.n	800268a <ft5336_TS_GetXY+0x11e>

    case 9 :
      regAddressXLow  = FT5336_P10_XL_REG;
 8002676:	233a      	movs	r3, #58	@ 0x3a
 8002678:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P10_XH_REG;
 800267a:	2339      	movs	r3, #57	@ 0x39
 800267c:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P10_YL_REG;
 800267e:	233c      	movs	r3, #60	@ 0x3c
 8002680:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P10_YH_REG;
 8002682:	233b      	movs	r3, #59	@ 0x3b
 8002684:	753b      	strb	r3, [r7, #20]
      break;
 8002686:	e000      	b.n	800268a <ft5336_TS_GetXY+0x11e>

    default :
      break;
 8002688:	bf00      	nop

    } /* end switch(ft5336_handle.currActiveTouchIdx) */

    /* Read low part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXLow);
 800268a:	89fb      	ldrh	r3, [r7, #14]
 800268c:	b2db      	uxtb	r3, r3
 800268e:	7dfa      	ldrb	r2, [r7, #23]
 8002690:	4611      	mov	r1, r2
 8002692:	4618      	mov	r0, r3
 8002694:	f001 fb22 	bl	8003cdc <TS_IO_Read>
 8002698:	4603      	mov	r3, r0
 800269a:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 800269c:	7cfb      	ldrb	r3, [r7, #19]
 800269e:	b2db      	uxtb	r3, r3
 80026a0:	461a      	mov	r2, r3
 80026a2:	4b29      	ldr	r3, [pc, #164]	@ (8002748 <ft5336_TS_GetXY+0x1dc>)
 80026a4:	801a      	strh	r2, [r3, #0]

    /* Read high part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 80026a6:	89fb      	ldrh	r3, [r7, #14]
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	7dba      	ldrb	r2, [r7, #22]
 80026ac:	4611      	mov	r1, r2
 80026ae:	4618      	mov	r0, r3
 80026b0:	f001 fb14 	bl	8003cdc <TS_IO_Read>
 80026b4:	4603      	mov	r3, r0
 80026b6:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 80026b8:	7cfb      	ldrb	r3, [r7, #19]
 80026ba:	b2db      	uxtb	r3, r3
 80026bc:	021b      	lsls	r3, r3, #8
 80026be:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80026c2:	b21a      	sxth	r2, r3
 80026c4:	4b20      	ldr	r3, [pc, #128]	@ (8002748 <ft5336_TS_GetXY+0x1dc>)
 80026c6:	881b      	ldrh	r3, [r3, #0]
 80026c8:	b21b      	sxth	r3, r3
 80026ca:	4313      	orrs	r3, r2
 80026cc:	b21b      	sxth	r3, r3
 80026ce:	b29a      	uxth	r2, r3
 80026d0:	4b1d      	ldr	r3, [pc, #116]	@ (8002748 <ft5336_TS_GetXY+0x1dc>)
 80026d2:	801a      	strh	r2, [r3, #0]

    /* Send back ready X position to caller */
    *X = coord;
 80026d4:	4b1c      	ldr	r3, [pc, #112]	@ (8002748 <ft5336_TS_GetXY+0x1dc>)
 80026d6:	881a      	ldrh	r2, [r3, #0]
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	801a      	strh	r2, [r3, #0]

    /* Read low part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYLow);
 80026dc:	89fb      	ldrh	r3, [r7, #14]
 80026de:	b2db      	uxtb	r3, r3
 80026e0:	7d7a      	ldrb	r2, [r7, #21]
 80026e2:	4611      	mov	r1, r2
 80026e4:	4618      	mov	r0, r3
 80026e6:	f001 faf9 	bl	8003cdc <TS_IO_Read>
 80026ea:	4603      	mov	r3, r0
 80026ec:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 80026ee:	7cfb      	ldrb	r3, [r7, #19]
 80026f0:	b2db      	uxtb	r3, r3
 80026f2:	461a      	mov	r2, r3
 80026f4:	4b14      	ldr	r3, [pc, #80]	@ (8002748 <ft5336_TS_GetXY+0x1dc>)
 80026f6:	801a      	strh	r2, [r3, #0]

    /* Read high part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYHigh);
 80026f8:	89fb      	ldrh	r3, [r7, #14]
 80026fa:	b2db      	uxtb	r3, r3
 80026fc:	7d3a      	ldrb	r2, [r7, #20]
 80026fe:	4611      	mov	r1, r2
 8002700:	4618      	mov	r0, r3
 8002702:	f001 faeb 	bl	8003cdc <TS_IO_Read>
 8002706:	4603      	mov	r3, r0
 8002708:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 800270a:	7cfb      	ldrb	r3, [r7, #19]
 800270c:	b2db      	uxtb	r3, r3
 800270e:	021b      	lsls	r3, r3, #8
 8002710:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8002714:	b21a      	sxth	r2, r3
 8002716:	4b0c      	ldr	r3, [pc, #48]	@ (8002748 <ft5336_TS_GetXY+0x1dc>)
 8002718:	881b      	ldrh	r3, [r3, #0]
 800271a:	b21b      	sxth	r3, r3
 800271c:	4313      	orrs	r3, r2
 800271e:	b21b      	sxth	r3, r3
 8002720:	b29a      	uxth	r2, r3
 8002722:	4b09      	ldr	r3, [pc, #36]	@ (8002748 <ft5336_TS_GetXY+0x1dc>)
 8002724:	801a      	strh	r2, [r3, #0]

    /* Send back ready Y position to caller */
    *Y = coord;
 8002726:	4b08      	ldr	r3, [pc, #32]	@ (8002748 <ft5336_TS_GetXY+0x1dc>)
 8002728:	881a      	ldrh	r2, [r3, #0]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	801a      	strh	r2, [r3, #0]

    ft5336_handle.currActiveTouchIdx++; /* next call will work on next touch */
 800272e:	4b05      	ldr	r3, [pc, #20]	@ (8002744 <ft5336_TS_GetXY+0x1d8>)
 8002730:	789b      	ldrb	r3, [r3, #2]
 8002732:	3301      	adds	r3, #1
 8002734:	b2da      	uxtb	r2, r3
 8002736:	4b03      	ldr	r3, [pc, #12]	@ (8002744 <ft5336_TS_GetXY+0x1d8>)
 8002738:	709a      	strb	r2, [r3, #2]

  } /* of if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb) */
}
 800273a:	bf00      	nop
 800273c:	3718      	adds	r7, #24
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	2000066c 	.word	0x2000066c
 8002748:	20000670 	.word	0x20000670

0800274c <ft5336_TS_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_EnableIT(uint16_t DeviceAddr)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b084      	sub	sp, #16
 8002750:	af00      	add	r7, sp, #0
 8002752:	4603      	mov	r3, r0
 8002754:	80fb      	strh	r3, [r7, #6]
   uint8_t regValue = 0;
 8002756:	2300      	movs	r3, #0
 8002758:	73fb      	strb	r3, [r7, #15]
   regValue = (FT5336_G_MODE_INTERRUPT_TRIGGER & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 800275a:	2301      	movs	r3, #1
 800275c:	73fb      	strb	r3, [r7, #15]

   /* Set interrupt trigger mode in FT5336_GMODE_REG */
   TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 800275e:	88fb      	ldrh	r3, [r7, #6]
 8002760:	b2db      	uxtb	r3, r3
 8002762:	7bfa      	ldrb	r2, [r7, #15]
 8002764:	21a4      	movs	r1, #164	@ 0xa4
 8002766:	4618      	mov	r0, r3
 8002768:	f001 fa9e 	bl	8003ca8 <TS_IO_Write>
}
 800276c:	bf00      	nop
 800276e:	3710      	adds	r7, #16
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}

08002774 <ft5336_TS_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_DisableIT(uint16_t DeviceAddr)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b084      	sub	sp, #16
 8002778:	af00      	add	r7, sp, #0
 800277a:	4603      	mov	r3, r0
 800277c:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 800277e:	2300      	movs	r3, #0
 8002780:	73fb      	strb	r3, [r7, #15]
  regValue = (FT5336_G_MODE_INTERRUPT_POLLING & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 8002782:	2300      	movs	r3, #0
 8002784:	73fb      	strb	r3, [r7, #15]

  /* Set interrupt polling mode in FT5336_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 8002786:	88fb      	ldrh	r3, [r7, #6]
 8002788:	b2db      	uxtb	r3, r3
 800278a:	7bfa      	ldrb	r2, [r7, #15]
 800278c:	21a4      	movs	r1, #164	@ 0xa4
 800278e:	4618      	mov	r0, r3
 8002790:	f001 fa8a 	bl	8003ca8 <TS_IO_Write>
}
 8002794:	bf00      	nop
 8002796:	3710      	adds	r7, #16
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}

0800279c <ft5336_TS_ITStatus>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval TS interrupts status : always return 0 here
  */
uint8_t ft5336_TS_ITStatus(uint16_t DeviceAddr)
{
 800279c:	b480      	push	{r7}
 800279e:	b083      	sub	sp, #12
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	4603      	mov	r3, r0
 80027a4:	80fb      	strh	r3, [r7, #6]
  /* Always return 0 as feature not applicable to FT5336 */
  return 0;
 80027a6:	2300      	movs	r3, #0
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	370c      	adds	r7, #12
 80027ac:	46bd      	mov	sp, r7
 80027ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b2:	4770      	bx	lr

080027b4 <ft5336_TS_ClearIT>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_TS_ClearIT(uint16_t DeviceAddr)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	4603      	mov	r3, r0
 80027bc:	80fb      	strh	r3, [r7, #6]
  /* Nothing to be done here for FT5336 */
}
 80027be:	bf00      	nop
 80027c0:	370c      	adds	r7, #12
 80027c2:	46bd      	mov	sp, r7
 80027c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c8:	4770      	bx	lr

080027ca <ft5336_TS_GetGestureID>:
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @param  pGestureId : Pointer to get last touch gesture Identification.
  * @retval None.
  */
void ft5336_TS_GetGestureID(uint16_t DeviceAddr, uint32_t * pGestureId)
{
 80027ca:	b580      	push	{r7, lr}
 80027cc:	b084      	sub	sp, #16
 80027ce:	af00      	add	r7, sp, #0
 80027d0:	4603      	mov	r3, r0
 80027d2:	6039      	str	r1, [r7, #0]
 80027d4:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadData = 0;
 80027d6:	2300      	movs	r3, #0
 80027d8:	73fb      	strb	r3, [r7, #15]

  ucReadData = TS_IO_Read(DeviceAddr, FT5336_GEST_ID_REG);
 80027da:	88fb      	ldrh	r3, [r7, #6]
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	2101      	movs	r1, #1
 80027e0:	4618      	mov	r0, r3
 80027e2:	f001 fa7b 	bl	8003cdc <TS_IO_Read>
 80027e6:	4603      	mov	r3, r0
 80027e8:	73fb      	strb	r3, [r7, #15]

  * pGestureId = ucReadData;
 80027ea:	7bfb      	ldrb	r3, [r7, #15]
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	461a      	mov	r2, r3
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	601a      	str	r2, [r3, #0]
}
 80027f4:	bf00      	nop
 80027f6:	3710      	adds	r7, #16
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}

080027fc <ft5336_TS_GetTouchInfo>:
void ft5336_TS_GetTouchInfo(uint16_t   DeviceAddr,
                            uint32_t   touchIdx,
                            uint32_t * pWeight,
                            uint32_t * pArea,
                            uint32_t * pEvent)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b086      	sub	sp, #24
 8002800:	af00      	add	r7, sp, #0
 8002802:	60b9      	str	r1, [r7, #8]
 8002804:	607a      	str	r2, [r7, #4]
 8002806:	603b      	str	r3, [r7, #0]
 8002808:	4603      	mov	r3, r0
 800280a:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 800280c:	2300      	movs	r3, #0
 800280e:	753b      	strb	r3, [r7, #20]
  uint8_t regAddressXHigh = 0;
 8002810:	2300      	movs	r3, #0
 8002812:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressPWeight = 0;
 8002814:	2300      	movs	r3, #0
 8002816:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressPMisc = 0;
 8002818:	2300      	movs	r3, #0
 800281a:	757b      	strb	r3, [r7, #21]

  if(touchIdx < ft5336_handle.currActiveTouchNb)
 800281c:	4b4d      	ldr	r3, [pc, #308]	@ (8002954 <ft5336_TS_GetTouchInfo+0x158>)
 800281e:	785b      	ldrb	r3, [r3, #1]
 8002820:	461a      	mov	r2, r3
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	4293      	cmp	r3, r2
 8002826:	f080 8090 	bcs.w	800294a <ft5336_TS_GetTouchInfo+0x14e>
  {
    switch(touchIdx)
 800282a:	68bb      	ldr	r3, [r7, #8]
 800282c:	2b09      	cmp	r3, #9
 800282e:	d85d      	bhi.n	80028ec <ft5336_TS_GetTouchInfo+0xf0>
 8002830:	a201      	add	r2, pc, #4	@ (adr r2, 8002838 <ft5336_TS_GetTouchInfo+0x3c>)
 8002832:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002836:	bf00      	nop
 8002838:	08002861 	.word	0x08002861
 800283c:	0800286f 	.word	0x0800286f
 8002840:	0800287d 	.word	0x0800287d
 8002844:	0800288b 	.word	0x0800288b
 8002848:	08002899 	.word	0x08002899
 800284c:	080028a7 	.word	0x080028a7
 8002850:	080028b5 	.word	0x080028b5
 8002854:	080028c3 	.word	0x080028c3
 8002858:	080028d1 	.word	0x080028d1
 800285c:	080028df 	.word	0x080028df
    {
    case 0 :
      regAddressXHigh   = FT5336_P1_XH_REG;
 8002860:	2303      	movs	r3, #3
 8002862:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P1_WEIGHT_REG;
 8002864:	2307      	movs	r3, #7
 8002866:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P1_MISC_REG;
 8002868:	2308      	movs	r3, #8
 800286a:	757b      	strb	r3, [r7, #21]
      break;
 800286c:	e03f      	b.n	80028ee <ft5336_TS_GetTouchInfo+0xf2>

    case 1 :
      regAddressXHigh   = FT5336_P2_XH_REG;
 800286e:	2309      	movs	r3, #9
 8002870:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P2_WEIGHT_REG;
 8002872:	230d      	movs	r3, #13
 8002874:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P2_MISC_REG;
 8002876:	230e      	movs	r3, #14
 8002878:	757b      	strb	r3, [r7, #21]
      break;
 800287a:	e038      	b.n	80028ee <ft5336_TS_GetTouchInfo+0xf2>

    case 2 :
      regAddressXHigh   = FT5336_P3_XH_REG;
 800287c:	230f      	movs	r3, #15
 800287e:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P3_WEIGHT_REG;
 8002880:	2313      	movs	r3, #19
 8002882:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P3_MISC_REG;
 8002884:	2314      	movs	r3, #20
 8002886:	757b      	strb	r3, [r7, #21]
      break;
 8002888:	e031      	b.n	80028ee <ft5336_TS_GetTouchInfo+0xf2>

    case 3 :
      regAddressXHigh   = FT5336_P4_XH_REG;
 800288a:	2315      	movs	r3, #21
 800288c:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P4_WEIGHT_REG;
 800288e:	2319      	movs	r3, #25
 8002890:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P4_MISC_REG;
 8002892:	231a      	movs	r3, #26
 8002894:	757b      	strb	r3, [r7, #21]
      break;
 8002896:	e02a      	b.n	80028ee <ft5336_TS_GetTouchInfo+0xf2>

    case 4 :
      regAddressXHigh   = FT5336_P5_XH_REG;
 8002898:	231b      	movs	r3, #27
 800289a:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P5_WEIGHT_REG;
 800289c:	231f      	movs	r3, #31
 800289e:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P5_MISC_REG;
 80028a0:	2320      	movs	r3, #32
 80028a2:	757b      	strb	r3, [r7, #21]
      break;
 80028a4:	e023      	b.n	80028ee <ft5336_TS_GetTouchInfo+0xf2>

    case 5 :
      regAddressXHigh   = FT5336_P6_XH_REG;
 80028a6:	2321      	movs	r3, #33	@ 0x21
 80028a8:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P6_WEIGHT_REG;
 80028aa:	2325      	movs	r3, #37	@ 0x25
 80028ac:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P6_MISC_REG;
 80028ae:	2326      	movs	r3, #38	@ 0x26
 80028b0:	757b      	strb	r3, [r7, #21]
      break;
 80028b2:	e01c      	b.n	80028ee <ft5336_TS_GetTouchInfo+0xf2>

    case 6 :
      regAddressXHigh   = FT5336_P7_XH_REG;
 80028b4:	2327      	movs	r3, #39	@ 0x27
 80028b6:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P7_WEIGHT_REG;
 80028b8:	232b      	movs	r3, #43	@ 0x2b
 80028ba:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P7_MISC_REG;
 80028bc:	232c      	movs	r3, #44	@ 0x2c
 80028be:	757b      	strb	r3, [r7, #21]
      break;
 80028c0:	e015      	b.n	80028ee <ft5336_TS_GetTouchInfo+0xf2>

    case 7 :
      regAddressXHigh   = FT5336_P8_XH_REG;
 80028c2:	232d      	movs	r3, #45	@ 0x2d
 80028c4:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P8_WEIGHT_REG;
 80028c6:	2331      	movs	r3, #49	@ 0x31
 80028c8:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P8_MISC_REG;
 80028ca:	2332      	movs	r3, #50	@ 0x32
 80028cc:	757b      	strb	r3, [r7, #21]
      break;
 80028ce:	e00e      	b.n	80028ee <ft5336_TS_GetTouchInfo+0xf2>

    case 8 :
      regAddressXHigh   = FT5336_P9_XH_REG;
 80028d0:	2333      	movs	r3, #51	@ 0x33
 80028d2:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P9_WEIGHT_REG;
 80028d4:	2337      	movs	r3, #55	@ 0x37
 80028d6:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P9_MISC_REG;
 80028d8:	2338      	movs	r3, #56	@ 0x38
 80028da:	757b      	strb	r3, [r7, #21]
      break;
 80028dc:	e007      	b.n	80028ee <ft5336_TS_GetTouchInfo+0xf2>

    case 9 :
      regAddressXHigh   = FT5336_P10_XH_REG;
 80028de:	2339      	movs	r3, #57	@ 0x39
 80028e0:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P10_WEIGHT_REG;
 80028e2:	233d      	movs	r3, #61	@ 0x3d
 80028e4:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P10_MISC_REG;
 80028e6:	233e      	movs	r3, #62	@ 0x3e
 80028e8:	757b      	strb	r3, [r7, #21]
      break;
 80028ea:	e000      	b.n	80028ee <ft5336_TS_GetTouchInfo+0xf2>

    default :
      break;
 80028ec:	bf00      	nop

    } /* end switch(touchIdx) */

    /* Read Event Id of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 80028ee:	89fb      	ldrh	r3, [r7, #14]
 80028f0:	b2db      	uxtb	r3, r3
 80028f2:	7dfa      	ldrb	r2, [r7, #23]
 80028f4:	4611      	mov	r1, r2
 80028f6:	4618      	mov	r0, r3
 80028f8:	f001 f9f0 	bl	8003cdc <TS_IO_Read>
 80028fc:	4603      	mov	r3, r0
 80028fe:	753b      	strb	r3, [r7, #20]
    * pEvent = (ucReadData & FT5336_TOUCH_EVT_FLAG_MASK) >> FT5336_TOUCH_EVT_FLAG_SHIFT;
 8002900:	7d3b      	ldrb	r3, [r7, #20]
 8002902:	b2db      	uxtb	r3, r3
 8002904:	119b      	asrs	r3, r3, #6
 8002906:	f003 0203 	and.w	r2, r3, #3
 800290a:	6a3b      	ldr	r3, [r7, #32]
 800290c:	601a      	str	r2, [r3, #0]

    /* Read weight of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPWeight);
 800290e:	89fb      	ldrh	r3, [r7, #14]
 8002910:	b2db      	uxtb	r3, r3
 8002912:	7dba      	ldrb	r2, [r7, #22]
 8002914:	4611      	mov	r1, r2
 8002916:	4618      	mov	r0, r3
 8002918:	f001 f9e0 	bl	8003cdc <TS_IO_Read>
 800291c:	4603      	mov	r3, r0
 800291e:	753b      	strb	r3, [r7, #20]
    * pWeight = (ucReadData & FT5336_TOUCH_WEIGHT_MASK) >> FT5336_TOUCH_WEIGHT_SHIFT;
 8002920:	7d3b      	ldrb	r3, [r7, #20]
 8002922:	b2db      	uxtb	r3, r3
 8002924:	461a      	mov	r2, r3
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	601a      	str	r2, [r3, #0]

    /* Read area of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPMisc);
 800292a:	89fb      	ldrh	r3, [r7, #14]
 800292c:	b2db      	uxtb	r3, r3
 800292e:	7d7a      	ldrb	r2, [r7, #21]
 8002930:	4611      	mov	r1, r2
 8002932:	4618      	mov	r0, r3
 8002934:	f001 f9d2 	bl	8003cdc <TS_IO_Read>
 8002938:	4603      	mov	r3, r0
 800293a:	753b      	strb	r3, [r7, #20]
    * pArea = (ucReadData & FT5336_TOUCH_AREA_MASK) >> FT5336_TOUCH_AREA_SHIFT;
 800293c:	7d3b      	ldrb	r3, [r7, #20]
 800293e:	b2db      	uxtb	r3, r3
 8002940:	111b      	asrs	r3, r3, #4
 8002942:	f003 0204 	and.w	r2, r3, #4
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	601a      	str	r2, [r3, #0]

  } /* of if(touchIdx < ft5336_handle.currActiveTouchNb) */
}
 800294a:	bf00      	nop
 800294c:	3718      	adds	r7, #24
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}
 8002952:	bf00      	nop
 8002954:	2000066c 	.word	0x2000066c

08002958 <ft5336_Get_I2C_InitializedStatus>:
  * @brief  Return the status of I2C was initialized or not.
  * @param  None.
  * @retval : I2C initialization status.
  */
static uint8_t ft5336_Get_I2C_InitializedStatus(void)
{
 8002958:	b480      	push	{r7}
 800295a:	af00      	add	r7, sp, #0
  return(ft5336_handle.i2cInitialized);
 800295c:	4b03      	ldr	r3, [pc, #12]	@ (800296c <ft5336_Get_I2C_InitializedStatus+0x14>)
 800295e:	781b      	ldrb	r3, [r3, #0]
}
 8002960:	4618      	mov	r0, r3
 8002962:	46bd      	mov	sp, r7
 8002964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002968:	4770      	bx	lr
 800296a:	bf00      	nop
 800296c:	2000066c 	.word	0x2000066c

08002970 <ft5336_I2C_InitializeIfRequired>:
  * @brief  I2C initialize if needed.
  * @param  None.
  * @retval : None.
  */
static void ft5336_I2C_InitializeIfRequired(void)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	af00      	add	r7, sp, #0
  if(ft5336_Get_I2C_InitializedStatus() == FT5336_I2C_NOT_INITIALIZED)
 8002974:	f7ff fff0 	bl	8002958 <ft5336_Get_I2C_InitializedStatus>
 8002978:	4603      	mov	r3, r0
 800297a:	2b00      	cmp	r3, #0
 800297c:	d104      	bne.n	8002988 <ft5336_I2C_InitializeIfRequired+0x18>
  {
    /* Initialize TS IO BUS layer (I2C) */
    TS_IO_Init();
 800297e:	f001 f989 	bl	8003c94 <TS_IO_Init>

    /* Set state to initialized */
    ft5336_handle.i2cInitialized = FT5336_I2C_INITIALIZED;
 8002982:	4b02      	ldr	r3, [pc, #8]	@ (800298c <ft5336_I2C_InitializeIfRequired+0x1c>)
 8002984:	2201      	movs	r2, #1
 8002986:	701a      	strb	r2, [r3, #0]
  }
}
 8002988:	bf00      	nop
 800298a:	bd80      	pop	{r7, pc}
 800298c:	2000066c 	.word	0x2000066c

08002990 <ft5336_TS_Configure>:
  * @brief  Basic static configuration of TouchScreen
  * @param  DeviceAddr: FT5336 Device address for communication on I2C Bus.
  * @retval Status FT5336_STATUS_OK or FT5336_STATUS_NOT_OK.
  */
static uint32_t ft5336_TS_Configure(uint16_t DeviceAddr)
{
 8002990:	b480      	push	{r7}
 8002992:	b085      	sub	sp, #20
 8002994:	af00      	add	r7, sp, #0
 8002996:	4603      	mov	r3, r0
 8002998:	80fb      	strh	r3, [r7, #6]
  uint32_t status = FT5336_STATUS_OK;
 800299a:	2300      	movs	r3, #0
 800299c:	60fb      	str	r3, [r7, #12]

  /* Nothing special to be done for FT5336 */

  return(status);
 800299e:	68fb      	ldr	r3, [r7, #12]
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	3714      	adds	r7, #20
 80029a4:	46bd      	mov	sp, r7
 80029a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029aa:	4770      	bx	lr

080029ac <MX_GPIO_Init>:
     PB1   ------> USB_OTG_HS_ULPI_D2
     PB0   ------> USB_OTG_HS_ULPI_D1
     PB11   ------> USB_OTG_HS_ULPI_D4
*/
void MX_GPIO_Init(void)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b090      	sub	sp, #64	@ 0x40
 80029b0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029b2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80029b6:	2200      	movs	r2, #0
 80029b8:	601a      	str	r2, [r3, #0]
 80029ba:	605a      	str	r2, [r3, #4]
 80029bc:	609a      	str	r2, [r3, #8]
 80029be:	60da      	str	r2, [r3, #12]
 80029c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80029c2:	4baf      	ldr	r3, [pc, #700]	@ (8002c80 <MX_GPIO_Init+0x2d4>)
 80029c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029c6:	4aae      	ldr	r2, [pc, #696]	@ (8002c80 <MX_GPIO_Init+0x2d4>)
 80029c8:	f043 0310 	orr.w	r3, r3, #16
 80029cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80029ce:	4bac      	ldr	r3, [pc, #688]	@ (8002c80 <MX_GPIO_Init+0x2d4>)
 80029d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029d2:	f003 0310 	and.w	r3, r3, #16
 80029d6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80029d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80029da:	4ba9      	ldr	r3, [pc, #676]	@ (8002c80 <MX_GPIO_Init+0x2d4>)
 80029dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029de:	4aa8      	ldr	r2, [pc, #672]	@ (8002c80 <MX_GPIO_Init+0x2d4>)
 80029e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80029e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80029e6:	4ba6      	ldr	r3, [pc, #664]	@ (8002c80 <MX_GPIO_Init+0x2d4>)
 80029e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80029f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80029f2:	4ba3      	ldr	r3, [pc, #652]	@ (8002c80 <MX_GPIO_Init+0x2d4>)
 80029f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029f6:	4aa2      	ldr	r2, [pc, #648]	@ (8002c80 <MX_GPIO_Init+0x2d4>)
 80029f8:	f043 0302 	orr.w	r3, r3, #2
 80029fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80029fe:	4ba0      	ldr	r3, [pc, #640]	@ (8002c80 <MX_GPIO_Init+0x2d4>)
 8002a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a02:	f003 0302 	and.w	r3, r3, #2
 8002a06:	623b      	str	r3, [r7, #32]
 8002a08:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a0a:	4b9d      	ldr	r3, [pc, #628]	@ (8002c80 <MX_GPIO_Init+0x2d4>)
 8002a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a0e:	4a9c      	ldr	r2, [pc, #624]	@ (8002c80 <MX_GPIO_Init+0x2d4>)
 8002a10:	f043 0308 	orr.w	r3, r3, #8
 8002a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a16:	4b9a      	ldr	r3, [pc, #616]	@ (8002c80 <MX_GPIO_Init+0x2d4>)
 8002a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a1a:	f003 0308 	and.w	r3, r3, #8
 8002a1e:	61fb      	str	r3, [r7, #28]
 8002a20:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a22:	4b97      	ldr	r3, [pc, #604]	@ (8002c80 <MX_GPIO_Init+0x2d4>)
 8002a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a26:	4a96      	ldr	r2, [pc, #600]	@ (8002c80 <MX_GPIO_Init+0x2d4>)
 8002a28:	f043 0304 	orr.w	r3, r3, #4
 8002a2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a2e:	4b94      	ldr	r3, [pc, #592]	@ (8002c80 <MX_GPIO_Init+0x2d4>)
 8002a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a32:	f003 0304 	and.w	r3, r3, #4
 8002a36:	61bb      	str	r3, [r7, #24]
 8002a38:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a3a:	4b91      	ldr	r3, [pc, #580]	@ (8002c80 <MX_GPIO_Init+0x2d4>)
 8002a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a3e:	4a90      	ldr	r2, [pc, #576]	@ (8002c80 <MX_GPIO_Init+0x2d4>)
 8002a40:	f043 0301 	orr.w	r3, r3, #1
 8002a44:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a46:	4b8e      	ldr	r3, [pc, #568]	@ (8002c80 <MX_GPIO_Init+0x2d4>)
 8002a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a4a:	f003 0301 	and.w	r3, r3, #1
 8002a4e:	617b      	str	r3, [r7, #20]
 8002a50:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8002a52:	4b8b      	ldr	r3, [pc, #556]	@ (8002c80 <MX_GPIO_Init+0x2d4>)
 8002a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a56:	4a8a      	ldr	r2, [pc, #552]	@ (8002c80 <MX_GPIO_Init+0x2d4>)
 8002a58:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002a5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a5e:	4b88      	ldr	r3, [pc, #544]	@ (8002c80 <MX_GPIO_Init+0x2d4>)
 8002a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a62:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a66:	613b      	str	r3, [r7, #16]
 8002a68:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8002a6a:	4b85      	ldr	r3, [pc, #532]	@ (8002c80 <MX_GPIO_Init+0x2d4>)
 8002a6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a6e:	4a84      	ldr	r2, [pc, #528]	@ (8002c80 <MX_GPIO_Init+0x2d4>)
 8002a70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a74:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a76:	4b82      	ldr	r3, [pc, #520]	@ (8002c80 <MX_GPIO_Init+0x2d4>)
 8002a78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a7e:	60fb      	str	r3, [r7, #12]
 8002a80:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8002a82:	4b7f      	ldr	r3, [pc, #508]	@ (8002c80 <MX_GPIO_Init+0x2d4>)
 8002a84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a86:	4a7e      	ldr	r2, [pc, #504]	@ (8002c80 <MX_GPIO_Init+0x2d4>)
 8002a88:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002a8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a8e:	4b7c      	ldr	r3, [pc, #496]	@ (8002c80 <MX_GPIO_Init+0x2d4>)
 8002a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a96:	60bb      	str	r3, [r7, #8]
 8002a98:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002a9a:	4b79      	ldr	r3, [pc, #484]	@ (8002c80 <MX_GPIO_Init+0x2d4>)
 8002a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a9e:	4a78      	ldr	r2, [pc, #480]	@ (8002c80 <MX_GPIO_Init+0x2d4>)
 8002aa0:	f043 0320 	orr.w	r3, r3, #32
 8002aa4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002aa6:	4b76      	ldr	r3, [pc, #472]	@ (8002c80 <MX_GPIO_Init+0x2d4>)
 8002aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aaa:	f003 0320 	and.w	r3, r3, #32
 8002aae:	607b      	str	r3, [r7, #4]
 8002ab0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002ab2:	4b73      	ldr	r3, [pc, #460]	@ (8002c80 <MX_GPIO_Init+0x2d4>)
 8002ab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ab6:	4a72      	ldr	r2, [pc, #456]	@ (8002c80 <MX_GPIO_Init+0x2d4>)
 8002ab8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002abc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002abe:	4b70      	ldr	r3, [pc, #448]	@ (8002c80 <MX_GPIO_Init+0x2d4>)
 8002ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ac2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ac6:	603b      	str	r3, [r7, #0]
 8002ac8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED14_Pin|LED15_Pin, GPIO_PIN_RESET);
 8002aca:	2200      	movs	r2, #0
 8002acc:	2160      	movs	r1, #96	@ 0x60
 8002ace:	486d      	ldr	r0, [pc, #436]	@ (8002c84 <MX_GPIO_Init+0x2d8>)
 8002ad0:	f004 ffe2 	bl	8007a98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	2120      	movs	r1, #32
 8002ad8:	486b      	ldr	r0, [pc, #428]	@ (8002c88 <MX_GPIO_Init+0x2dc>)
 8002ada:	f004 ffdd 	bl	8007a98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED16_GPIO_Port, LED16_Pin, GPIO_PIN_RESET);
 8002ade:	2200      	movs	r2, #0
 8002ae0:	2108      	movs	r1, #8
 8002ae2:	4869      	ldr	r0, [pc, #420]	@ (8002c88 <MX_GPIO_Init+0x2dc>)
 8002ae4:	f004 ffd8 	bl	8007a98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 8002ae8:	2201      	movs	r2, #1
 8002aea:	2108      	movs	r1, #8
 8002aec:	4867      	ldr	r0, [pc, #412]	@ (8002c8c <MX_GPIO_Init+0x2e0>)
 8002aee:	f004 ffd3 	bl	8007a98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 8002af2:	2201      	movs	r2, #1
 8002af4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002af8:	4865      	ldr	r0, [pc, #404]	@ (8002c90 <MX_GPIO_Init+0x2e4>)
 8002afa:	f004 ffcd 	bl	8007a98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED13_Pin|LED17_Pin|LED11_Pin|LED12_Pin
 8002afe:	2200      	movs	r2, #0
 8002b00:	f645 6140 	movw	r1, #24128	@ 0x5e40
 8002b04:	4863      	ldr	r0, [pc, #396]	@ (8002c94 <MX_GPIO_Init+0x2e8>)
 8002b06:	f004 ffc7 	bl	8007a98 <HAL_GPIO_WritePin>
                          |LED2_Pin|LED18_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	21c8      	movs	r1, #200	@ 0xc8
 8002b0e:	4862      	ldr	r0, [pc, #392]	@ (8002c98 <MX_GPIO_Init+0x2ec>)
 8002b10:	f004 ffc2 	bl	8007a98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 8002b14:	2308      	movs	r3, #8
 8002b16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002b20:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002b24:	4619      	mov	r1, r3
 8002b26:	4857      	ldr	r0, [pc, #348]	@ (8002c84 <MX_GPIO_Init+0x2d8>)
 8002b28:	f004 fcfe 	bl	8007528 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = QSPI_D2_Pin;
 8002b2c:	2304      	movs	r3, #4
 8002b2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b30:	2302      	movs	r3, #2
 8002b32:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b34:	2300      	movs	r3, #0
 8002b36:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b38:	2303      	movs	r3, #3
 8002b3a:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002b3c:	2309      	movs	r3, #9
 8002b3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 8002b40:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002b44:	4619      	mov	r1, r3
 8002b46:	484f      	ldr	r0, [pc, #316]	@ (8002c84 <MX_GPIO_Init+0x2d8>)
 8002b48:	f004 fcee 	bl	8007528 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8002b4c:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 8002b50:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b52:	2302      	movs	r3, #2
 8002b54:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b56:	2300      	movs	r3, #0
 8002b58:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b5a:	2303      	movs	r3, #3
 8002b5c:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002b5e:	230b      	movs	r3, #11
 8002b60:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002b62:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002b66:	4619      	mov	r1, r3
 8002b68:	484b      	ldr	r0, [pc, #300]	@ (8002c98 <MX_GPIO_Init+0x2ec>)
 8002b6a:	f004 fcdd 	bl	8007528 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D2_Pin
 8002b6e:	f643 0323 	movw	r3, #14371	@ 0x3823
 8002b72:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b74:	2302      	movs	r3, #2
 8002b76:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b7c:	2303      	movs	r3, #3
 8002b7e:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8002b80:	230a      	movs	r3, #10
 8002b82:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b84:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002b88:	4619      	mov	r1, r3
 8002b8a:	4844      	ldr	r0, [pc, #272]	@ (8002c9c <MX_GPIO_Init+0x2f0>)
 8002b8c:	f004 fccc 	bl	8007528 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 8002b90:	2380      	movs	r3, #128	@ 0x80
 8002b92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b94:	2302      	movs	r3, #2
 8002b96:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 8002ba0:	2308      	movs	r3, #8
 8002ba2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 8002ba4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002ba8:	4619      	mov	r1, r3
 8002baa:	4837      	ldr	r0, [pc, #220]	@ (8002c88 <MX_GPIO_Init+0x2dc>)
 8002bac:	f004 fcbc 	bl	8007528 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PC9
                           PC8 */
  GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 8002bb0:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8002bb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bb6:	2302      	movs	r3, #2
 8002bb8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bbe:	2303      	movs	r3, #3
 8002bc0:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002bc2:	230c      	movs	r3, #12
 8002bc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bc6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002bca:	4619      	mov	r1, r3
 8002bcc:	4834      	ldr	r0, [pc, #208]	@ (8002ca0 <MX_GPIO_Init+0x2f4>)
 8002bce:	f004 fcab 	bl	8007528 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PA6 */
  GPIO_InitStruct.Pin = BP2_Pin|BP1_Pin|GPIO_PIN_6;
 8002bd2:	f248 1340 	movw	r3, #33088	@ 0x8140
 8002bd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002be0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002be4:	4619      	mov	r1, r3
 8002be6:	482f      	ldr	r0, [pc, #188]	@ (8002ca4 <MX_GPIO_Init+0x2f8>)
 8002be8:	f004 fc9e 	bl	8007528 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = LED14_Pin|LED15_Pin;
 8002bec:	2360      	movs	r3, #96	@ 0x60
 8002bee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002bfc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002c00:	4619      	mov	r1, r3
 8002c02:	4820      	ldr	r0, [pc, #128]	@ (8002c84 <MX_GPIO_Init+0x2d8>)
 8002c04:	f004 fc90 	bl	8007528 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 8002c08:	2340      	movs	r3, #64	@ 0x40
 8002c0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c0c:	2302      	movs	r3, #2
 8002c0e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c10:	2300      	movs	r3, #0
 8002c12:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c14:	2303      	movs	r3, #3
 8002c16:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002c18:	230a      	movs	r3, #10
 8002c1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 8002c1c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002c20:	4619      	mov	r1, r3
 8002c22:	481e      	ldr	r0, [pc, #120]	@ (8002c9c <MX_GPIO_Init+0x2f0>)
 8002c24:	f004 fc80 	bl	8007528 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8002c28:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002c2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c32:	2300      	movs	r3, #0
 8002c34:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002c36:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002c3a:	4619      	mov	r1, r3
 8002c3c:	481a      	ldr	r0, [pc, #104]	@ (8002ca8 <MX_GPIO_Init+0x2fc>)
 8002c3e:	f004 fc73 	bl	8007528 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 8002c42:	2340      	movs	r3, #64	@ 0x40
 8002c44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002c46:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8002c4a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8002c50:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002c54:	4619      	mov	r1, r3
 8002c56:	480c      	ldr	r0, [pc, #48]	@ (8002c88 <MX_GPIO_Init+0x2dc>)
 8002c58:	f004 fc66 	bl	8007528 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin;
 8002c5c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002c60:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c62:	2302      	movs	r3, #2
 8002c64:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c66:	2300      	movs	r3, #0
 8002c68:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c6a:	2303      	movs	r3, #3
 8002c6c:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002c6e:	230a      	movs	r3, #10
 8002c70:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c72:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002c76:	4619      	mov	r1, r3
 8002c78:	480a      	ldr	r0, [pc, #40]	@ (8002ca4 <MX_GPIO_Init+0x2f8>)
 8002c7a:	f004 fc55 	bl	8007528 <HAL_GPIO_Init>
 8002c7e:	e015      	b.n	8002cac <MX_GPIO_Init+0x300>
 8002c80:	40023800 	.word	0x40023800
 8002c84:	40021000 	.word	0x40021000
 8002c88:	40020c00 	.word	0x40020c00
 8002c8c:	40022800 	.word	0x40022800
 8002c90:	40022000 	.word	0x40022000
 8002c94:	40021c00 	.word	0x40021c00
 8002c98:	40021800 	.word	0x40021800
 8002c9c:	40020400 	.word	0x40020400
 8002ca0:	40020800 	.word	0x40020800
 8002ca4:	40020000 	.word	0x40020000
 8002ca8:	40022400 	.word	0x40022400

  /*Configure GPIO pins : PIPin PIPin PIPin PIPin */
  GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8002cac:	23f0      	movs	r3, #240	@ 0xf0
 8002cae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cb0:	2302      	movs	r3, #2
 8002cb2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8002cbc:	230a      	movs	r3, #10
 8002cbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002cc0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002cc4:	4619      	mov	r1, r3
 8002cc6:	4891      	ldr	r0, [pc, #580]	@ (8002f0c <MX_GPIO_Init+0x560>)
 8002cc8:	f004 fc2e 	bl	8007528 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8002ccc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002cd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cd2:	2302      	movs	r3, #2
 8002cd4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8002cde:	230a      	movs	r3, #10
 8002ce0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8002ce2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002ce6:	4619      	mov	r1, r3
 8002ce8:	4889      	ldr	r0, [pc, #548]	@ (8002f10 <MX_GPIO_Init+0x564>)
 8002cea:	f004 fc1d 	bl	8007528 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|LED16_Pin;
 8002cee:	2328      	movs	r3, #40	@ 0x28
 8002cf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002cfe:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002d02:	4619      	mov	r1, r3
 8002d04:	4883      	ldr	r0, [pc, #524]	@ (8002f14 <MX_GPIO_Init+0x568>)
 8002d06:	f004 fc0f 	bl	8007528 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8002d0a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002d0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d10:	2300      	movs	r3, #0
 8002d12:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d14:	2300      	movs	r3, #0
 8002d16:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8002d18:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002d1c:	4619      	mov	r1, r3
 8002d1e:	487e      	ldr	r0, [pc, #504]	@ (8002f18 <MX_GPIO_Init+0x56c>)
 8002d20:	f004 fc02 	bl	8007528 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8002d24:	2308      	movs	r3, #8
 8002d26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d30:	2300      	movs	r3, #0
 8002d32:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8002d34:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002d38:	4619      	mov	r1, r3
 8002d3a:	4878      	ldr	r0, [pc, #480]	@ (8002f1c <MX_GPIO_Init+0x570>)
 8002d3c:	f004 fbf4 	bl	8007528 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG9 PGPin */
  GPIO_InitStruct.Pin = GPIO_PIN_9|RMII_RXER_Pin;
 8002d40:	f44f 7301 	mov.w	r3, #516	@ 0x204
 8002d44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d46:	2300      	movs	r3, #0
 8002d48:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002d4e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002d52:	4619      	mov	r1, r3
 8002d54:	486e      	ldr	r0, [pc, #440]	@ (8002f10 <MX_GPIO_Init+0x564>)
 8002d56:	f004 fbe7 	bl	8007528 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8002d5a:	2310      	movs	r3, #16
 8002d5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d62:	2300      	movs	r3, #0
 8002d64:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002d66:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002d6a:	4619      	mov	r1, r3
 8002d6c:	4869      	ldr	r0, [pc, #420]	@ (8002f14 <MX_GPIO_Init+0x568>)
 8002d6e:	f004 fbdb 	bl	8007528 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 8002d72:	2304      	movs	r3, #4
 8002d74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d76:	2302      	movs	r3, #2
 8002d78:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d7e:	2303      	movs	r3, #3
 8002d80:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002d82:	230c      	movs	r3, #12
 8002d84:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 8002d86:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002d8a:	4619      	mov	r1, r3
 8002d8c:	4861      	ldr	r0, [pc, #388]	@ (8002f14 <MX_GPIO_Init+0x568>)
 8002d8e:	f004 fbcb 	bl	8007528 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PH13 PHPin */
  GPIO_InitStruct.Pin = TP3_Pin|GPIO_PIN_13|NC2_Pin;
 8002d92:	f24a 0304 	movw	r3, #40964	@ 0xa004
 8002d96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002da0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002da4:	4619      	mov	r1, r3
 8002da6:	485e      	ldr	r0, [pc, #376]	@ (8002f20 <MX_GPIO_Init+0x574>)
 8002da8:	f004 fbbe 	bl	8007528 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_DISP_Pin;
 8002dac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002db0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002db2:	2301      	movs	r3, #1
 8002db4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db6:	2300      	movs	r3, #0
 8002db8:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_DISP_GPIO_Port, &GPIO_InitStruct);
 8002dbe:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	4851      	ldr	r0, [pc, #324]	@ (8002f0c <MX_GPIO_Init+0x560>)
 8002dc6:	f004 fbaf 	bl	8007528 <HAL_GPIO_Init>

  /*Configure GPIO pins : PHPin PHPin PHPin PHPin
                           PHPin PHPin */
  GPIO_InitStruct.Pin = LED13_Pin|LED17_Pin|LED11_Pin|LED12_Pin
 8002dca:	f645 6340 	movw	r3, #24128	@ 0x5e40
 8002dce:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |LED2_Pin|LED18_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002ddc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002de0:	4619      	mov	r1, r3
 8002de2:	484f      	ldr	r0, [pc, #316]	@ (8002f20 <MX_GPIO_Init+0x574>)
 8002de4:	f004 fba0 	bl	8007528 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8002de8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002dec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002dee:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8002df2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002df4:	2300      	movs	r3, #0
 8002df6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8002df8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	4843      	ldr	r0, [pc, #268]	@ (8002f0c <MX_GPIO_Init+0x560>)
 8002e00:	f004 fb92 	bl	8007528 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8002e04:	2310      	movs	r3, #16
 8002e06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e08:	2302      	movs	r3, #2
 8002e0a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e10:	2303      	movs	r3, #3
 8002e12:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8002e14:	230a      	movs	r3, #10
 8002e16:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8002e18:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002e1c:	4619      	mov	r1, r3
 8002e1e:	4840      	ldr	r0, [pc, #256]	@ (8002f20 <MX_GPIO_Init+0x574>)
 8002e20:	f004 fb82 	bl	8007528 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8002e24:	23c8      	movs	r3, #200	@ 0xc8
 8002e26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e28:	2301      	movs	r3, #1
 8002e2a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e30:	2300      	movs	r3, #0
 8002e32:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002e34:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002e38:	4619      	mov	r1, r3
 8002e3a:	4835      	ldr	r0, [pc, #212]	@ (8002f10 <MX_GPIO_Init+0x564>)
 8002e3c:	f004 fb74 	bl	8007528 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8002e40:	2305      	movs	r3, #5
 8002e42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e44:	2302      	movs	r3, #2
 8002e46:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e4c:	2303      	movs	r3, #3
 8002e4e:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8002e50:	230a      	movs	r3, #10
 8002e52:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e54:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002e58:	4619      	mov	r1, r3
 8002e5a:	482f      	ldr	r0, [pc, #188]	@ (8002f18 <MX_GPIO_Init+0x56c>)
 8002e5c:	f004 fb64 	bl	8007528 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8002e60:	2332      	movs	r3, #50	@ 0x32
 8002e62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e64:	2302      	movs	r3, #2
 8002e66:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e6c:	2303      	movs	r3, #3
 8002e6e:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002e70:	230b      	movs	r3, #11
 8002e72:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e74:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002e78:	4619      	mov	r1, r3
 8002e7a:	4827      	ldr	r0, [pc, #156]	@ (8002f18 <MX_GPIO_Init+0x56c>)
 8002e7c:	f004 fb54 	bl	8007528 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002e80:	2304      	movs	r3, #4
 8002e82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e84:	2302      	movs	r3, #2
 8002e86:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e8c:	2303      	movs	r3, #3
 8002e8e:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002e90:	2309      	movs	r3, #9
 8002e92:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e94:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002e98:	4619      	mov	r1, r3
 8002e9a:	4822      	ldr	r0, [pc, #136]	@ (8002f24 <MX_GPIO_Init+0x578>)
 8002e9c:	f004 fb44 	bl	8007528 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 8002ea0:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8002ea4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ea6:	2302      	movs	r3, #2
 8002ea8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002eae:	2303      	movs	r3, #3
 8002eb0:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002eb2:	2309      	movs	r3, #9
 8002eb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002eb6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002eba:	4619      	mov	r1, r3
 8002ebc:	4815      	ldr	r0, [pc, #84]	@ (8002f14 <MX_GPIO_Init+0x568>)
 8002ebe:	f004 fb33 	bl	8007528 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8002ec2:	2386      	movs	r3, #134	@ 0x86
 8002ec4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ec6:	2302      	movs	r3, #2
 8002ec8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ece:	2303      	movs	r3, #3
 8002ed0:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002ed2:	230b      	movs	r3, #11
 8002ed4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ed6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002eda:	4619      	mov	r1, r3
 8002edc:	4812      	ldr	r0, [pc, #72]	@ (8002f28 <MX_GPIO_Init+0x57c>)
 8002ede:	f004 fb23 	bl	8007528 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8002ee2:	2328      	movs	r3, #40	@ 0x28
 8002ee4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ee6:	2302      	movs	r3, #2
 8002ee8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eea:	2300      	movs	r3, #0
 8002eec:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002eee:	2303      	movs	r3, #3
 8002ef0:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8002ef2:	230a      	movs	r3, #10
 8002ef4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ef6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002efa:	4619      	mov	r1, r3
 8002efc:	480a      	ldr	r0, [pc, #40]	@ (8002f28 <MX_GPIO_Init+0x57c>)
 8002efe:	f004 fb13 	bl	8007528 <HAL_GPIO_Init>

}
 8002f02:	bf00      	nop
 8002f04:	3740      	adds	r7, #64	@ 0x40
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}
 8002f0a:	bf00      	nop
 8002f0c:	40022000 	.word	0x40022000
 8002f10:	40021800 	.word	0x40021800
 8002f14:	40020c00 	.word	0x40020c00
 8002f18:	40020800 	.word	0x40020800
 8002f1c:	40022800 	.word	0x40022800
 8002f20:	40021c00 	.word	0x40021c00
 8002f24:	40020400 	.word	0x40020400
 8002f28:	40020000 	.word	0x40020000

08002f2c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002f30:	4b1b      	ldr	r3, [pc, #108]	@ (8002fa0 <MX_I2C1_Init+0x74>)
 8002f32:	4a1c      	ldr	r2, [pc, #112]	@ (8002fa4 <MX_I2C1_Init+0x78>)
 8002f34:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 8002f36:	4b1a      	ldr	r3, [pc, #104]	@ (8002fa0 <MX_I2C1_Init+0x74>)
 8002f38:	4a1b      	ldr	r2, [pc, #108]	@ (8002fa8 <MX_I2C1_Init+0x7c>)
 8002f3a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002f3c:	4b18      	ldr	r3, [pc, #96]	@ (8002fa0 <MX_I2C1_Init+0x74>)
 8002f3e:	2200      	movs	r2, #0
 8002f40:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002f42:	4b17      	ldr	r3, [pc, #92]	@ (8002fa0 <MX_I2C1_Init+0x74>)
 8002f44:	2201      	movs	r2, #1
 8002f46:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002f48:	4b15      	ldr	r3, [pc, #84]	@ (8002fa0 <MX_I2C1_Init+0x74>)
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002f4e:	4b14      	ldr	r3, [pc, #80]	@ (8002fa0 <MX_I2C1_Init+0x74>)
 8002f50:	2200      	movs	r2, #0
 8002f52:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002f54:	4b12      	ldr	r3, [pc, #72]	@ (8002fa0 <MX_I2C1_Init+0x74>)
 8002f56:	2200      	movs	r2, #0
 8002f58:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002f5a:	4b11      	ldr	r3, [pc, #68]	@ (8002fa0 <MX_I2C1_Init+0x74>)
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002f60:	4b0f      	ldr	r3, [pc, #60]	@ (8002fa0 <MX_I2C1_Init+0x74>)
 8002f62:	2200      	movs	r2, #0
 8002f64:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002f66:	480e      	ldr	r0, [pc, #56]	@ (8002fa0 <MX_I2C1_Init+0x74>)
 8002f68:	f004 fdb0 	bl	8007acc <HAL_I2C_Init>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d001      	beq.n	8002f76 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002f72:	f000 fbc1 	bl	80036f8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002f76:	2100      	movs	r1, #0
 8002f78:	4809      	ldr	r0, [pc, #36]	@ (8002fa0 <MX_I2C1_Init+0x74>)
 8002f7a:	f005 fb3d 	bl	80085f8 <HAL_I2CEx_ConfigAnalogFilter>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d001      	beq.n	8002f88 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002f84:	f000 fbb8 	bl	80036f8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002f88:	2100      	movs	r1, #0
 8002f8a:	4805      	ldr	r0, [pc, #20]	@ (8002fa0 <MX_I2C1_Init+0x74>)
 8002f8c:	f005 fb7f 	bl	800868e <HAL_I2CEx_ConfigDigitalFilter>
 8002f90:	4603      	mov	r3, r0
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d001      	beq.n	8002f9a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002f96:	f000 fbaf 	bl	80036f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002f9a:	bf00      	nop
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	20000674 	.word	0x20000674
 8002fa4:	40005400 	.word	0x40005400
 8002fa8:	00c0eaff 	.word	0x00c0eaff

08002fac <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002fb0:	4b1b      	ldr	r3, [pc, #108]	@ (8003020 <MX_I2C3_Init+0x74>)
 8002fb2:	4a1c      	ldr	r2, [pc, #112]	@ (8003024 <MX_I2C3_Init+0x78>)
 8002fb4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 8002fb6:	4b1a      	ldr	r3, [pc, #104]	@ (8003020 <MX_I2C3_Init+0x74>)
 8002fb8:	4a1b      	ldr	r2, [pc, #108]	@ (8003028 <MX_I2C3_Init+0x7c>)
 8002fba:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8002fbc:	4b18      	ldr	r3, [pc, #96]	@ (8003020 <MX_I2C3_Init+0x74>)
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002fc2:	4b17      	ldr	r3, [pc, #92]	@ (8003020 <MX_I2C3_Init+0x74>)
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002fc8:	4b15      	ldr	r3, [pc, #84]	@ (8003020 <MX_I2C3_Init+0x74>)
 8002fca:	2200      	movs	r2, #0
 8002fcc:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8002fce:	4b14      	ldr	r3, [pc, #80]	@ (8003020 <MX_I2C3_Init+0x74>)
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002fd4:	4b12      	ldr	r3, [pc, #72]	@ (8003020 <MX_I2C3_Init+0x74>)
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002fda:	4b11      	ldr	r3, [pc, #68]	@ (8003020 <MX_I2C3_Init+0x74>)
 8002fdc:	2200      	movs	r2, #0
 8002fde:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002fe0:	4b0f      	ldr	r3, [pc, #60]	@ (8003020 <MX_I2C3_Init+0x74>)
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002fe6:	480e      	ldr	r0, [pc, #56]	@ (8003020 <MX_I2C3_Init+0x74>)
 8002fe8:	f004 fd70 	bl	8007acc <HAL_I2C_Init>
 8002fec:	4603      	mov	r3, r0
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d001      	beq.n	8002ff6 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8002ff2:	f000 fb81 	bl	80036f8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002ff6:	2100      	movs	r1, #0
 8002ff8:	4809      	ldr	r0, [pc, #36]	@ (8003020 <MX_I2C3_Init+0x74>)
 8002ffa:	f005 fafd 	bl	80085f8 <HAL_I2CEx_ConfigAnalogFilter>
 8002ffe:	4603      	mov	r3, r0
 8003000:	2b00      	cmp	r3, #0
 8003002:	d001      	beq.n	8003008 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8003004:	f000 fb78 	bl	80036f8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8003008:	2100      	movs	r1, #0
 800300a:	4805      	ldr	r0, [pc, #20]	@ (8003020 <MX_I2C3_Init+0x74>)
 800300c:	f005 fb3f 	bl	800868e <HAL_I2CEx_ConfigDigitalFilter>
 8003010:	4603      	mov	r3, r0
 8003012:	2b00      	cmp	r3, #0
 8003014:	d001      	beq.n	800301a <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8003016:	f000 fb6f 	bl	80036f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800301a:	bf00      	nop
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	200006c8 	.word	0x200006c8
 8003024:	40005c00 	.word	0x40005c00
 8003028:	00c0eaff 	.word	0x00c0eaff

0800302c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b0ac      	sub	sp, #176	@ 0xb0
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003034:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8003038:	2200      	movs	r2, #0
 800303a:	601a      	str	r2, [r3, #0]
 800303c:	605a      	str	r2, [r3, #4]
 800303e:	609a      	str	r2, [r3, #8]
 8003040:	60da      	str	r2, [r3, #12]
 8003042:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003044:	f107 0318 	add.w	r3, r7, #24
 8003048:	2284      	movs	r2, #132	@ 0x84
 800304a:	2100      	movs	r1, #0
 800304c:	4618      	mov	r0, r3
 800304e:	f00b fb72 	bl	800e736 <memset>
  if(i2cHandle->Instance==I2C1)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4a44      	ldr	r2, [pc, #272]	@ (8003168 <HAL_I2C_MspInit+0x13c>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d13d      	bne.n	80030d8 <HAL_I2C_MspInit+0xac>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800305c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003060:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003062:	2300      	movs	r3, #0
 8003064:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003066:	f107 0318 	add.w	r3, r7, #24
 800306a:	4618      	mov	r0, r3
 800306c:	f006 fbf0 	bl	8009850 <HAL_RCCEx_PeriphCLKConfig>
 8003070:	4603      	mov	r3, r0
 8003072:	2b00      	cmp	r3, #0
 8003074:	d001      	beq.n	800307a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8003076:	f000 fb3f 	bl	80036f8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800307a:	4b3c      	ldr	r3, [pc, #240]	@ (800316c <HAL_I2C_MspInit+0x140>)
 800307c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800307e:	4a3b      	ldr	r2, [pc, #236]	@ (800316c <HAL_I2C_MspInit+0x140>)
 8003080:	f043 0302 	orr.w	r3, r3, #2
 8003084:	6313      	str	r3, [r2, #48]	@ 0x30
 8003086:	4b39      	ldr	r3, [pc, #228]	@ (800316c <HAL_I2C_MspInit+0x140>)
 8003088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800308a:	f003 0302 	and.w	r3, r3, #2
 800308e:	617b      	str	r3, [r7, #20]
 8003090:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003092:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003096:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800309a:	2312      	movs	r3, #18
 800309c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030a0:	2300      	movs	r3, #0
 80030a2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030a6:	2303      	movs	r3, #3
 80030a8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80030ac:	2304      	movs	r3, #4
 80030ae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030b2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80030b6:	4619      	mov	r1, r3
 80030b8:	482d      	ldr	r0, [pc, #180]	@ (8003170 <HAL_I2C_MspInit+0x144>)
 80030ba:	f004 fa35 	bl	8007528 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80030be:	4b2b      	ldr	r3, [pc, #172]	@ (800316c <HAL_I2C_MspInit+0x140>)
 80030c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c2:	4a2a      	ldr	r2, [pc, #168]	@ (800316c <HAL_I2C_MspInit+0x140>)
 80030c4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80030c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80030ca:	4b28      	ldr	r3, [pc, #160]	@ (800316c <HAL_I2C_MspInit+0x140>)
 80030cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80030d2:	613b      	str	r3, [r7, #16]
 80030d4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 80030d6:	e042      	b.n	800315e <HAL_I2C_MspInit+0x132>
  else if(i2cHandle->Instance==I2C3)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a25      	ldr	r2, [pc, #148]	@ (8003174 <HAL_I2C_MspInit+0x148>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d13d      	bne.n	800315e <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80030e2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80030e6:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 80030e8:	2300      	movs	r3, #0
 80030ea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80030ee:	f107 0318 	add.w	r3, r7, #24
 80030f2:	4618      	mov	r0, r3
 80030f4:	f006 fbac 	bl	8009850 <HAL_RCCEx_PeriphCLKConfig>
 80030f8:	4603      	mov	r3, r0
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d001      	beq.n	8003102 <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 80030fe:	f000 fafb 	bl	80036f8 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8003102:	4b1a      	ldr	r3, [pc, #104]	@ (800316c <HAL_I2C_MspInit+0x140>)
 8003104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003106:	4a19      	ldr	r2, [pc, #100]	@ (800316c <HAL_I2C_MspInit+0x140>)
 8003108:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800310c:	6313      	str	r3, [r2, #48]	@ 0x30
 800310e:	4b17      	ldr	r3, [pc, #92]	@ (800316c <HAL_I2C_MspInit+0x140>)
 8003110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003112:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003116:	60fb      	str	r3, [r7, #12]
 8003118:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 800311a:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800311e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003122:	2312      	movs	r3, #18
 8003124:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003128:	2301      	movs	r3, #1
 800312a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800312e:	2303      	movs	r3, #3
 8003130:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003134:	2304      	movs	r3, #4
 8003136:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800313a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800313e:	4619      	mov	r1, r3
 8003140:	480d      	ldr	r0, [pc, #52]	@ (8003178 <HAL_I2C_MspInit+0x14c>)
 8003142:	f004 f9f1 	bl	8007528 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003146:	4b09      	ldr	r3, [pc, #36]	@ (800316c <HAL_I2C_MspInit+0x140>)
 8003148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800314a:	4a08      	ldr	r2, [pc, #32]	@ (800316c <HAL_I2C_MspInit+0x140>)
 800314c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003150:	6413      	str	r3, [r2, #64]	@ 0x40
 8003152:	4b06      	ldr	r3, [pc, #24]	@ (800316c <HAL_I2C_MspInit+0x140>)
 8003154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003156:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800315a:	60bb      	str	r3, [r7, #8]
 800315c:	68bb      	ldr	r3, [r7, #8]
}
 800315e:	bf00      	nop
 8003160:	37b0      	adds	r7, #176	@ 0xb0
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}
 8003166:	bf00      	nop
 8003168:	40005400 	.word	0x40005400
 800316c:	40023800 	.word	0x40023800
 8003170:	40020400 	.word	0x40020400
 8003174:	40005c00 	.word	0x40005c00
 8003178:	40021c00 	.word	0x40021c00

0800317c <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b082      	sub	sp, #8
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C1)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a15      	ldr	r2, [pc, #84]	@ (80031e0 <HAL_I2C_MspDeInit+0x64>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d110      	bne.n	80031b0 <HAL_I2C_MspDeInit+0x34>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800318e:	4b15      	ldr	r3, [pc, #84]	@ (80031e4 <HAL_I2C_MspDeInit+0x68>)
 8003190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003192:	4a14      	ldr	r2, [pc, #80]	@ (80031e4 <HAL_I2C_MspDeInit+0x68>)
 8003194:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003198:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 800319a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800319e:	4812      	ldr	r0, [pc, #72]	@ (80031e8 <HAL_I2C_MspDeInit+0x6c>)
 80031a0:	f004 fb6e 	bl	8007880 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 80031a4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80031a8:	480f      	ldr	r0, [pc, #60]	@ (80031e8 <HAL_I2C_MspDeInit+0x6c>)
 80031aa:	f004 fb69 	bl	8007880 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }
}
 80031ae:	e013      	b.n	80031d8 <HAL_I2C_MspDeInit+0x5c>
  else if(i2cHandle->Instance==I2C3)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4a0d      	ldr	r2, [pc, #52]	@ (80031ec <HAL_I2C_MspDeInit+0x70>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d10e      	bne.n	80031d8 <HAL_I2C_MspDeInit+0x5c>
    __HAL_RCC_I2C3_CLK_DISABLE();
 80031ba:	4b0a      	ldr	r3, [pc, #40]	@ (80031e4 <HAL_I2C_MspDeInit+0x68>)
 80031bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031be:	4a09      	ldr	r2, [pc, #36]	@ (80031e4 <HAL_I2C_MspDeInit+0x68>)
 80031c0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80031c4:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(LCD_SCL_GPIO_Port, LCD_SCL_Pin);
 80031c6:	2180      	movs	r1, #128	@ 0x80
 80031c8:	4809      	ldr	r0, [pc, #36]	@ (80031f0 <HAL_I2C_MspDeInit+0x74>)
 80031ca:	f004 fb59 	bl	8007880 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(LCD_SDA_GPIO_Port, LCD_SDA_Pin);
 80031ce:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80031d2:	4807      	ldr	r0, [pc, #28]	@ (80031f0 <HAL_I2C_MspDeInit+0x74>)
 80031d4:	f004 fb54 	bl	8007880 <HAL_GPIO_DeInit>
}
 80031d8:	bf00      	nop
 80031da:	3708      	adds	r7, #8
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}
 80031e0:	40005400 	.word	0x40005400
 80031e4:	40023800 	.word	0x40023800
 80031e8:	40020400 	.word	0x40020400
 80031ec:	40005c00 	.word	0x40005c00
 80031f0:	40021c00 	.word	0x40021c00

080031f4 <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b08e      	sub	sp, #56	@ 0x38
 80031f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80031fa:	1d3b      	adds	r3, r7, #4
 80031fc:	2234      	movs	r2, #52	@ 0x34
 80031fe:	2100      	movs	r1, #0
 8003200:	4618      	mov	r0, r3
 8003202:	f00b fa98 	bl	800e736 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8003206:	4b3a      	ldr	r3, [pc, #232]	@ (80032f0 <MX_LTDC_Init+0xfc>)
 8003208:	4a3a      	ldr	r2, [pc, #232]	@ (80032f4 <MX_LTDC_Init+0x100>)
 800320a:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800320c:	4b38      	ldr	r3, [pc, #224]	@ (80032f0 <MX_LTDC_Init+0xfc>)
 800320e:	2200      	movs	r2, #0
 8003210:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8003212:	4b37      	ldr	r3, [pc, #220]	@ (80032f0 <MX_LTDC_Init+0xfc>)
 8003214:	2200      	movs	r2, #0
 8003216:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8003218:	4b35      	ldr	r3, [pc, #212]	@ (80032f0 <MX_LTDC_Init+0xfc>)
 800321a:	2200      	movs	r2, #0
 800321c:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800321e:	4b34      	ldr	r3, [pc, #208]	@ (80032f0 <MX_LTDC_Init+0xfc>)
 8003220:	2200      	movs	r2, #0
 8003222:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 8003224:	4b32      	ldr	r3, [pc, #200]	@ (80032f0 <MX_LTDC_Init+0xfc>)
 8003226:	2228      	movs	r2, #40	@ 0x28
 8003228:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 800322a:	4b31      	ldr	r3, [pc, #196]	@ (80032f0 <MX_LTDC_Init+0xfc>)
 800322c:	2209      	movs	r2, #9
 800322e:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 8003230:	4b2f      	ldr	r3, [pc, #188]	@ (80032f0 <MX_LTDC_Init+0xfc>)
 8003232:	2235      	movs	r2, #53	@ 0x35
 8003234:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 8003236:	4b2e      	ldr	r3, [pc, #184]	@ (80032f0 <MX_LTDC_Init+0xfc>)
 8003238:	220b      	movs	r2, #11
 800323a:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 800323c:	4b2c      	ldr	r3, [pc, #176]	@ (80032f0 <MX_LTDC_Init+0xfc>)
 800323e:	f240 2215 	movw	r2, #533	@ 0x215
 8003242:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 8003244:	4b2a      	ldr	r3, [pc, #168]	@ (80032f0 <MX_LTDC_Init+0xfc>)
 8003246:	f240 121b 	movw	r2, #283	@ 0x11b
 800324a:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 565;
 800324c:	4b28      	ldr	r3, [pc, #160]	@ (80032f0 <MX_LTDC_Init+0xfc>)
 800324e:	f240 2235 	movw	r2, #565	@ 0x235
 8003252:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 285;
 8003254:	4b26      	ldr	r3, [pc, #152]	@ (80032f0 <MX_LTDC_Init+0xfc>)
 8003256:	f240 121d 	movw	r2, #285	@ 0x11d
 800325a:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 800325c:	4b24      	ldr	r3, [pc, #144]	@ (80032f0 <MX_LTDC_Init+0xfc>)
 800325e:	2200      	movs	r2, #0
 8003260:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8003264:	4b22      	ldr	r3, [pc, #136]	@ (80032f0 <MX_LTDC_Init+0xfc>)
 8003266:	2200      	movs	r2, #0
 8003268:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 800326c:	4b20      	ldr	r3, [pc, #128]	@ (80032f0 <MX_LTDC_Init+0xfc>)
 800326e:	2200      	movs	r2, #0
 8003270:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8003274:	481e      	ldr	r0, [pc, #120]	@ (80032f0 <MX_LTDC_Init+0xfc>)
 8003276:	f005 fa57 	bl	8008728 <HAL_LTDC_Init>
 800327a:	4603      	mov	r3, r0
 800327c:	2b00      	cmp	r3, #0
 800327e:	d001      	beq.n	8003284 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8003280:	f000 fa3a 	bl	80036f8 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8003284:	2300      	movs	r3, #0
 8003286:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 8003288:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 800328c:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 800328e:	2300      	movs	r3, #0
 8003290:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 8003292:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8003296:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8003298:	2302      	movs	r3, #2
 800329a:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 800329c:	23ff      	movs	r3, #255	@ 0xff
 800329e:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 80032a0:	2300      	movs	r3, #0
 80032a2:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80032a4:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80032a8:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80032aa:	2307      	movs	r3, #7
 80032ac:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 80032ae:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 80032b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 480;
 80032b4:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 80032b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 272;
 80032ba:	f44f 7388 	mov.w	r3, #272	@ 0x110
 80032be:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 80032c0:	2300      	movs	r3, #0
 80032c2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 80032c6:	2300      	movs	r3, #0
 80032c8:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 80032cc:	2300      	movs	r3, #0
 80032ce:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 80032d2:	1d3b      	adds	r3, r7, #4
 80032d4:	2200      	movs	r2, #0
 80032d6:	4619      	mov	r1, r3
 80032d8:	4805      	ldr	r0, [pc, #20]	@ (80032f0 <MX_LTDC_Init+0xfc>)
 80032da:	f005 fbb7 	bl	8008a4c <HAL_LTDC_ConfigLayer>
 80032de:	4603      	mov	r3, r0
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d001      	beq.n	80032e8 <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 80032e4:	f000 fa08 	bl	80036f8 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 80032e8:	bf00      	nop
 80032ea:	3738      	adds	r7, #56	@ 0x38
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}
 80032f0:	2000071c 	.word	0x2000071c
 80032f4:	40016800 	.word	0x40016800

080032f8 <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b0ae      	sub	sp, #184	@ 0xb8
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003300:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8003304:	2200      	movs	r2, #0
 8003306:	601a      	str	r2, [r3, #0]
 8003308:	605a      	str	r2, [r3, #4]
 800330a:	609a      	str	r2, [r3, #8]
 800330c:	60da      	str	r2, [r3, #12]
 800330e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003310:	f107 0320 	add.w	r3, r7, #32
 8003314:	2284      	movs	r2, #132	@ 0x84
 8003316:	2100      	movs	r1, #0
 8003318:	4618      	mov	r0, r3
 800331a:	f00b fa0c 	bl	800e736 <memset>
  if(ltdcHandle->Instance==LTDC)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a6f      	ldr	r2, [pc, #444]	@ (80034e0 <HAL_LTDC_MspInit+0x1e8>)
 8003324:	4293      	cmp	r3, r2
 8003326:	f040 80d6 	bne.w	80034d6 <HAL_LTDC_MspInit+0x1de>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800332a:	2308      	movs	r3, #8
 800332c:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 800332e:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8003332:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 8003334:	2305      	movs	r3, #5
 8003336:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8003338:	2302      	movs	r3, #2
 800333a:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 800333c:	2303      	movs	r3, #3
 800333e:	643b      	str	r3, [r7, #64]	@ 0x40
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 8003340:	2301      	movs	r3, #1
 8003342:	64bb      	str	r3, [r7, #72]	@ 0x48
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8003344:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003348:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800334a:	f107 0320 	add.w	r3, r7, #32
 800334e:	4618      	mov	r0, r3
 8003350:	f006 fa7e 	bl	8009850 <HAL_RCCEx_PeriphCLKConfig>
 8003354:	4603      	mov	r3, r0
 8003356:	2b00      	cmp	r3, #0
 8003358:	d001      	beq.n	800335e <HAL_LTDC_MspInit+0x66>
    {
      Error_Handler();
 800335a:	f000 f9cd 	bl	80036f8 <Error_Handler>
    }

    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 800335e:	4b61      	ldr	r3, [pc, #388]	@ (80034e4 <HAL_LTDC_MspInit+0x1ec>)
 8003360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003362:	4a60      	ldr	r2, [pc, #384]	@ (80034e4 <HAL_LTDC_MspInit+0x1ec>)
 8003364:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003368:	6453      	str	r3, [r2, #68]	@ 0x44
 800336a:	4b5e      	ldr	r3, [pc, #376]	@ (80034e4 <HAL_LTDC_MspInit+0x1ec>)
 800336c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800336e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003372:	61fb      	str	r3, [r7, #28]
 8003374:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003376:	4b5b      	ldr	r3, [pc, #364]	@ (80034e4 <HAL_LTDC_MspInit+0x1ec>)
 8003378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800337a:	4a5a      	ldr	r2, [pc, #360]	@ (80034e4 <HAL_LTDC_MspInit+0x1ec>)
 800337c:	f043 0310 	orr.w	r3, r3, #16
 8003380:	6313      	str	r3, [r2, #48]	@ 0x30
 8003382:	4b58      	ldr	r3, [pc, #352]	@ (80034e4 <HAL_LTDC_MspInit+0x1ec>)
 8003384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003386:	f003 0310 	and.w	r3, r3, #16
 800338a:	61bb      	str	r3, [r7, #24]
 800338c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 800338e:	4b55      	ldr	r3, [pc, #340]	@ (80034e4 <HAL_LTDC_MspInit+0x1ec>)
 8003390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003392:	4a54      	ldr	r2, [pc, #336]	@ (80034e4 <HAL_LTDC_MspInit+0x1ec>)
 8003394:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003398:	6313      	str	r3, [r2, #48]	@ 0x30
 800339a:	4b52      	ldr	r3, [pc, #328]	@ (80034e4 <HAL_LTDC_MspInit+0x1ec>)
 800339c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800339e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80033a2:	617b      	str	r3, [r7, #20]
 80033a4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 80033a6:	4b4f      	ldr	r3, [pc, #316]	@ (80034e4 <HAL_LTDC_MspInit+0x1ec>)
 80033a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033aa:	4a4e      	ldr	r2, [pc, #312]	@ (80034e4 <HAL_LTDC_MspInit+0x1ec>)
 80033ac:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80033b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80033b2:	4b4c      	ldr	r3, [pc, #304]	@ (80034e4 <HAL_LTDC_MspInit+0x1ec>)
 80033b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033ba:	613b      	str	r3, [r7, #16]
 80033bc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80033be:	4b49      	ldr	r3, [pc, #292]	@ (80034e4 <HAL_LTDC_MspInit+0x1ec>)
 80033c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033c2:	4a48      	ldr	r2, [pc, #288]	@ (80034e4 <HAL_LTDC_MspInit+0x1ec>)
 80033c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80033c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80033ca:	4b46      	ldr	r3, [pc, #280]	@ (80034e4 <HAL_LTDC_MspInit+0x1ec>)
 80033cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033d2:	60fb      	str	r3, [r7, #12]
 80033d4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80033d6:	4b43      	ldr	r3, [pc, #268]	@ (80034e4 <HAL_LTDC_MspInit+0x1ec>)
 80033d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033da:	4a42      	ldr	r2, [pc, #264]	@ (80034e4 <HAL_LTDC_MspInit+0x1ec>)
 80033dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80033e2:	4b40      	ldr	r3, [pc, #256]	@ (80034e4 <HAL_LTDC_MspInit+0x1ec>)
 80033e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033ea:	60bb      	str	r3, [r7, #8]
 80033ec:	68bb      	ldr	r3, [r7, #8]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 80033ee:	2310      	movs	r3, #16
 80033f0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033f4:	2302      	movs	r3, #2
 80033f6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033fa:	2300      	movs	r3, #0
 80033fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003400:	2300      	movs	r3, #0
 8003402:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003406:	230e      	movs	r3, #14
 8003408:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 800340c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8003410:	4619      	mov	r1, r3
 8003412:	4835      	ldr	r0, [pc, #212]	@ (80034e8 <HAL_LTDC_MspInit+0x1f0>)
 8003414:	f004 f888 	bl	8007528 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 8003418:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 800341c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003420:	2302      	movs	r3, #2
 8003422:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003426:	2300      	movs	r3, #0
 8003428:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800342c:	2300      	movs	r3, #0
 800342e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003432:	230e      	movs	r3, #14
 8003434:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8003438:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800343c:	4619      	mov	r1, r3
 800343e:	482b      	ldr	r0, [pc, #172]	@ (80034ec <HAL_LTDC_MspInit+0x1f4>)
 8003440:	f004 f872 	bl	8007528 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 8003444:	23f7      	movs	r3, #247	@ 0xf7
 8003446:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800344a:	2302      	movs	r3, #2
 800344c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003450:	2300      	movs	r3, #0
 8003452:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003456:	2300      	movs	r3, #0
 8003458:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800345c:	230e      	movs	r3, #14
 800345e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8003462:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8003466:	4619      	mov	r1, r3
 8003468:	4821      	ldr	r0, [pc, #132]	@ (80034f0 <HAL_LTDC_MspInit+0x1f8>)
 800346a:	f004 f85d 	bl	8007528 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 800346e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003472:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003476:	2302      	movs	r3, #2
 8003478:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800347c:	2300      	movs	r3, #0
 800347e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003482:	2300      	movs	r3, #0
 8003484:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8003488:	2309      	movs	r3, #9
 800348a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 800348e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8003492:	4619      	mov	r1, r3
 8003494:	4817      	ldr	r0, [pc, #92]	@ (80034f4 <HAL_LTDC_MspInit+0x1fc>)
 8003496:	f004 f847 	bl	8007528 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 800349a:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 800349e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034a2:	2302      	movs	r3, #2
 80034a4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034a8:	2300      	movs	r3, #0
 80034aa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034ae:	2300      	movs	r3, #0
 80034b0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80034b4:	230e      	movs	r3, #14
 80034b6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80034ba:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80034be:	4619      	mov	r1, r3
 80034c0:	480d      	ldr	r0, [pc, #52]	@ (80034f8 <HAL_LTDC_MspInit+0x200>)
 80034c2:	f004 f831 	bl	8007528 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 80034c6:	2200      	movs	r2, #0
 80034c8:	2105      	movs	r1, #5
 80034ca:	2058      	movs	r0, #88	@ 0x58
 80034cc:	f003 f9c8 	bl	8006860 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 80034d0:	2058      	movs	r0, #88	@ 0x58
 80034d2:	f003 f9e1 	bl	8006898 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 80034d6:	bf00      	nop
 80034d8:	37b8      	adds	r7, #184	@ 0xb8
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd80      	pop	{r7, pc}
 80034de:	bf00      	nop
 80034e0:	40016800 	.word	0x40016800
 80034e4:	40023800 	.word	0x40023800
 80034e8:	40021000 	.word	0x40021000
 80034ec:	40022400 	.word	0x40022400
 80034f0:	40022800 	.word	0x40022800
 80034f4:	40021800 	.word	0x40021800
 80034f8:	40022000 	.word	0x40022000

080034fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80034fc:	b598      	push	{r3, r4, r7, lr}
 80034fe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003500:	4b37      	ldr	r3, [pc, #220]	@ (80035e0 <main+0xe4>)
 8003502:	2201      	movs	r2, #1
 8003504:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8003506:	4b36      	ldr	r3, [pc, #216]	@ (80035e0 <main+0xe4>)
 8003508:	2200      	movs	r2, #0
 800350a:	609a      	str	r2, [r3, #8]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800350c:	f002 fca5 	bl	8005e5a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003510:	f000 f86e 	bl	80035f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003514:	f7ff fa4a 	bl	80029ac <MX_GPIO_Init>
  MX_ADC3_Init();
 8003518:	f7fd fc82 	bl	8000e20 <MX_ADC3_Init>
  MX_DMA2D_Init();
 800351c:	f7fd fdb2 	bl	8001084 <MX_DMA2D_Init>
  MX_FMC_Init();
 8003520:	f7fd fe08 	bl	8001134 <MX_FMC_Init>
  MX_I2C1_Init();
 8003524:	f7ff fd02 	bl	8002f2c <MX_I2C1_Init>
  MX_I2C3_Init();
 8003528:	f7ff fd40 	bl	8002fac <MX_I2C3_Init>
  MX_LTDC_Init();
 800352c:	f7ff fe62 	bl	80031f4 <MX_LTDC_Init>
  MX_RTC_Init();
 8003530:	f000 f8e8 	bl	8003704 <MX_RTC_Init>
  MX_SPI2_Init();
 8003534:	f000 f9b8 	bl	80038a8 <MX_SPI2_Init>
  MX_TIM1_Init();
 8003538:	f002 f8a2 	bl	8005680 <MX_TIM1_Init>
  MX_TIM2_Init();
 800353c:	f002 f8f4 	bl	8005728 <MX_TIM2_Init>
  MX_TIM3_Init();
 8003540:	f002 f940 	bl	80057c4 <MX_TIM3_Init>
  MX_TIM5_Init();
 8003544:	f002 f98c 	bl	8005860 <MX_TIM5_Init>
  MX_TIM8_Init();
 8003548:	f002 f9d8 	bl	80058fc <MX_TIM8_Init>
  MX_USART1_UART_Init();
 800354c:	f002 faec 	bl	8005b28 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8003550:	f002 fb1a 	bl	8005b88 <MX_USART6_UART_Init>
  MX_ADC1_Init();
 8003554:	f7fd fc12 	bl	8000d7c <MX_ADC1_Init>
  MX_DAC_Init();
 8003558:	f7fd fd22 	bl	8000fa0 <MX_DAC_Init>
  MX_UART7_Init();
 800355c:	f002 fab4 	bl	8005ac8 <MX_UART7_Init>
  /* USER CODE BEGIN 2 */
  BSP_LCD_Init();
 8003560:	f000 fbe6 	bl	8003d30 <BSP_LCD_Init>
  BSP_LCD_LayerDefaultInit(0, LCD_FB_START_ADDRESS);
 8003564:	f04f 4140 	mov.w	r1, #3221225472	@ 0xc0000000
 8003568:	2000      	movs	r0, #0
 800356a:	f000 fc79 	bl	8003e60 <BSP_LCD_LayerDefaultInit>
  BSP_LCD_LayerDefaultInit(1, LCD_FB_START_ADDRESS+ BSP_LCD_GetXSize()*BSP_LCD_GetYSize()*4);
 800356e:	f000 fc4f 	bl	8003e10 <BSP_LCD_GetXSize>
 8003572:	4604      	mov	r4, r0
 8003574:	f000 fc60 	bl	8003e38 <BSP_LCD_GetYSize>
 8003578:	4603      	mov	r3, r0
 800357a:	fb04 f303 	mul.w	r3, r4, r3
 800357e:	f103 5340 	add.w	r3, r3, #805306368	@ 0x30000000
 8003582:	009b      	lsls	r3, r3, #2
 8003584:	4619      	mov	r1, r3
 8003586:	2001      	movs	r0, #1
 8003588:	f000 fc6a 	bl	8003e60 <BSP_LCD_LayerDefaultInit>
  BSP_LCD_DisplayOn();
 800358c:	f001 f82a 	bl	80045e4 <BSP_LCD_DisplayOn>
  BSP_LCD_SelectLayer(0);
 8003590:	2000      	movs	r0, #0
 8003592:	f000 fcc5 	bl	8003f20 <BSP_LCD_SelectLayer>
  BSP_LCD_Clear((uint32_t)0xFF81CD4B);
 8003596:	4813      	ldr	r0, [pc, #76]	@ (80035e4 <main+0xe8>)
 8003598:	f000 fd1e 	bl	8003fd8 <BSP_LCD_Clear>
  BSP_LCD_SelectLayer(1);
 800359c:	2001      	movs	r0, #1
 800359e:	f000 fcbf 	bl	8003f20 <BSP_LCD_SelectLayer>
  BSP_LCD_Clear(00);
 80035a2:	2000      	movs	r0, #0
 80035a4:	f000 fd18 	bl	8003fd8 <BSP_LCD_Clear>
  BSP_LCD_SetFont(&Font16);
 80035a8:	480f      	ldr	r0, [pc, #60]	@ (80035e8 <main+0xec>)
 80035aa:	f000 fcfb 	bl	8003fa4 <BSP_LCD_SetFont>
  BSP_LCD_SetTextColor(LCD_COLOR_BROWN);
 80035ae:	480f      	ldr	r0, [pc, #60]	@ (80035ec <main+0xf0>)
 80035b0:	f000 fcc6 	bl	8003f40 <BSP_LCD_SetTextColor>
  BSP_LCD_SetBackColor(00);
 80035b4:	2000      	movs	r0, #0
 80035b6:	f000 fcdb 	bl	8003f70 <BSP_LCD_SetBackColor>

  BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 80035ba:	f000 fc29 	bl	8003e10 <BSP_LCD_GetXSize>
 80035be:	4603      	mov	r3, r0
 80035c0:	b29c      	uxth	r4, r3
 80035c2:	f000 fc39 	bl	8003e38 <BSP_LCD_GetYSize>
 80035c6:	4603      	mov	r3, r0
 80035c8:	b29b      	uxth	r3, r3
 80035ca:	4619      	mov	r1, r3
 80035cc:	4620      	mov	r0, r4
 80035ce:	f001 fc1b 	bl	8004e08 <BSP_TS_Init>

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80035d2:	f7fd feb3 	bl	800133c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80035d6:	f008 fc71 	bl	800bebc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80035da:	bf00      	nop
 80035dc:	e7fd      	b.n	80035da <main+0xde>
 80035de:	bf00      	nop
 80035e0:	200007c4 	.word	0x200007c4
 80035e4:	ff81cd4b 	.word	0xff81cd4b
 80035e8:	2000003c 	.word	0x2000003c
 80035ec:	ffa52a2a 	.word	0xffa52a2a

080035f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b094      	sub	sp, #80	@ 0x50
 80035f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80035f6:	f107 0320 	add.w	r3, r7, #32
 80035fa:	2230      	movs	r2, #48	@ 0x30
 80035fc:	2100      	movs	r1, #0
 80035fe:	4618      	mov	r0, r3
 8003600:	f00b f899 	bl	800e736 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003604:	f107 030c 	add.w	r3, r7, #12
 8003608:	2200      	movs	r2, #0
 800360a:	601a      	str	r2, [r3, #0]
 800360c:	605a      	str	r2, [r3, #4]
 800360e:	609a      	str	r2, [r3, #8]
 8003610:	60da      	str	r2, [r3, #12]
 8003612:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8003614:	f005 fc00 	bl	8008e18 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003618:	4b2c      	ldr	r3, [pc, #176]	@ (80036cc <SystemClock_Config+0xdc>)
 800361a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800361c:	4a2b      	ldr	r2, [pc, #172]	@ (80036cc <SystemClock_Config+0xdc>)
 800361e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003622:	6413      	str	r3, [r2, #64]	@ 0x40
 8003624:	4b29      	ldr	r3, [pc, #164]	@ (80036cc <SystemClock_Config+0xdc>)
 8003626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003628:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800362c:	60bb      	str	r3, [r7, #8]
 800362e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003630:	4b27      	ldr	r3, [pc, #156]	@ (80036d0 <SystemClock_Config+0xe0>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a26      	ldr	r2, [pc, #152]	@ (80036d0 <SystemClock_Config+0xe0>)
 8003636:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800363a:	6013      	str	r3, [r2, #0]
 800363c:	4b24      	ldr	r3, [pc, #144]	@ (80036d0 <SystemClock_Config+0xe0>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003644:	607b      	str	r3, [r7, #4]
 8003646:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8003648:	2309      	movs	r3, #9
 800364a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800364c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003650:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8003652:	2301      	movs	r3, #1
 8003654:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003656:	2302      	movs	r3, #2
 8003658:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800365a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800365e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8003660:	2319      	movs	r3, #25
 8003662:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 400;
 8003664:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8003668:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800366a:	2302      	movs	r3, #2
 800366c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 800366e:	2309      	movs	r3, #9
 8003670:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003672:	f107 0320 	add.w	r3, r7, #32
 8003676:	4618      	mov	r0, r3
 8003678:	f005 fc2e 	bl	8008ed8 <HAL_RCC_OscConfig>
 800367c:	4603      	mov	r3, r0
 800367e:	2b00      	cmp	r3, #0
 8003680:	d001      	beq.n	8003686 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8003682:	f000 f839 	bl	80036f8 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8003686:	f005 fbd7 	bl	8008e38 <HAL_PWREx_EnableOverDrive>
 800368a:	4603      	mov	r3, r0
 800368c:	2b00      	cmp	r3, #0
 800368e:	d001      	beq.n	8003694 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8003690:	f000 f832 	bl	80036f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003694:	230f      	movs	r3, #15
 8003696:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003698:	2302      	movs	r3, #2
 800369a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800369c:	2300      	movs	r3, #0
 800369e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80036a0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80036a4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80036a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80036aa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 80036ac:	f107 030c 	add.w	r3, r7, #12
 80036b0:	2106      	movs	r1, #6
 80036b2:	4618      	mov	r0, r3
 80036b4:	f005 feb4 	bl	8009420 <HAL_RCC_ClockConfig>
 80036b8:	4603      	mov	r3, r0
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d001      	beq.n	80036c2 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80036be:	f000 f81b 	bl	80036f8 <Error_Handler>
  }
}
 80036c2:	bf00      	nop
 80036c4:	3750      	adds	r7, #80	@ 0x50
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}
 80036ca:	bf00      	nop
 80036cc:	40023800 	.word	0x40023800
 80036d0:	40007000 	.word	0x40007000

080036d4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b082      	sub	sp, #8
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a04      	ldr	r2, [pc, #16]	@ (80036f4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d101      	bne.n	80036ea <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80036e6:	f002 fbc5 	bl	8005e74 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80036ea:	bf00      	nop
 80036ec:	3708      	adds	r7, #8
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd80      	pop	{r7, pc}
 80036f2:	bf00      	nop
 80036f4:	40001000 	.word	0x40001000

080036f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80036f8:	b480      	push	{r7}
 80036fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80036fc:	b672      	cpsid	i
}
 80036fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003700:	bf00      	nop
 8003702:	e7fd      	b.n	8003700 <Error_Handler+0x8>

08003704 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b090      	sub	sp, #64	@ 0x40
 8003708:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800370a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800370e:	2200      	movs	r2, #0
 8003710:	601a      	str	r2, [r3, #0]
 8003712:	605a      	str	r2, [r3, #4]
 8003714:	609a      	str	r2, [r3, #8]
 8003716:	60da      	str	r2, [r3, #12]
 8003718:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800371a:	2300      	movs	r3, #0
 800371c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 800371e:	463b      	mov	r3, r7
 8003720:	2228      	movs	r2, #40	@ 0x28
 8003722:	2100      	movs	r1, #0
 8003724:	4618      	mov	r0, r3
 8003726:	f00b f806 	bl	800e736 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800372a:	4b46      	ldr	r3, [pc, #280]	@ (8003844 <MX_RTC_Init+0x140>)
 800372c:	4a46      	ldr	r2, [pc, #280]	@ (8003848 <MX_RTC_Init+0x144>)
 800372e:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003730:	4b44      	ldr	r3, [pc, #272]	@ (8003844 <MX_RTC_Init+0x140>)
 8003732:	2200      	movs	r2, #0
 8003734:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8003736:	4b43      	ldr	r3, [pc, #268]	@ (8003844 <MX_RTC_Init+0x140>)
 8003738:	227f      	movs	r2, #127	@ 0x7f
 800373a:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800373c:	4b41      	ldr	r3, [pc, #260]	@ (8003844 <MX_RTC_Init+0x140>)
 800373e:	22ff      	movs	r2, #255	@ 0xff
 8003740:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003742:	4b40      	ldr	r3, [pc, #256]	@ (8003844 <MX_RTC_Init+0x140>)
 8003744:	2200      	movs	r2, #0
 8003746:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003748:	4b3e      	ldr	r3, [pc, #248]	@ (8003844 <MX_RTC_Init+0x140>)
 800374a:	2200      	movs	r2, #0
 800374c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800374e:	4b3d      	ldr	r3, [pc, #244]	@ (8003844 <MX_RTC_Init+0x140>)
 8003750:	2200      	movs	r2, #0
 8003752:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003754:	483b      	ldr	r0, [pc, #236]	@ (8003844 <MX_RTC_Init+0x140>)
 8003756:	f006 fc6b 	bl	800a030 <HAL_RTC_Init>
 800375a:	4603      	mov	r3, r0
 800375c:	2b00      	cmp	r3, #0
 800375e:	d001      	beq.n	8003764 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8003760:	f7ff ffca 	bl	80036f8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8003764:	2300      	movs	r3, #0
 8003766:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0x0;
 800376a:	2300      	movs	r3, #0
 800376c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0x0;
 8003770:	2300      	movs	r3, #0
 8003772:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003776:	2300      	movs	r3, #0
 8003778:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800377a:	2300      	movs	r3, #0
 800377c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800377e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003782:	2201      	movs	r2, #1
 8003784:	4619      	mov	r1, r3
 8003786:	482f      	ldr	r0, [pc, #188]	@ (8003844 <MX_RTC_Init+0x140>)
 8003788:	f006 fcd6 	bl	800a138 <HAL_RTC_SetTime>
 800378c:	4603      	mov	r3, r0
 800378e:	2b00      	cmp	r3, #0
 8003790:	d001      	beq.n	8003796 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8003792:	f7ff ffb1 	bl	80036f8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8003796:	2301      	movs	r3, #1
 8003798:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 800379c:	2301      	movs	r3, #1
 800379e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 0x1;
 80037a2:	2301      	movs	r3, #1
 80037a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0x0;
 80037a8:	2300      	movs	r3, #0
 80037aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80037ae:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80037b2:	2201      	movs	r2, #1
 80037b4:	4619      	mov	r1, r3
 80037b6:	4823      	ldr	r0, [pc, #140]	@ (8003844 <MX_RTC_Init+0x140>)
 80037b8:	f006 fd58 	bl	800a26c <HAL_RTC_SetDate>
 80037bc:	4603      	mov	r3, r0
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d001      	beq.n	80037c6 <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 80037c2:	f7ff ff99 	bl	80036f8 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 80037c6:	2300      	movs	r3, #0
 80037c8:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 80037ca:	2300      	movs	r3, #0
 80037cc:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 80037ce:	2300      	movs	r3, #0
 80037d0:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 80037d2:	2300      	movs	r3, #0
 80037d4:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80037d6:	2300      	movs	r3, #0
 80037d8:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80037da:	2300      	movs	r3, #0
 80037dc:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80037de:	2300      	movs	r3, #0
 80037e0:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80037e2:	2300      	movs	r3, #0
 80037e4:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80037e6:	2300      	movs	r3, #0
 80037e8:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 80037ea:	2301      	movs	r3, #1
 80037ec:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 80037f0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80037f4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80037f6:	463b      	mov	r3, r7
 80037f8:	2201      	movs	r2, #1
 80037fa:	4619      	mov	r1, r3
 80037fc:	4811      	ldr	r0, [pc, #68]	@ (8003844 <MX_RTC_Init+0x140>)
 80037fe:	f006 fdb9 	bl	800a374 <HAL_RTC_SetAlarm>
 8003802:	4603      	mov	r3, r0
 8003804:	2b00      	cmp	r3, #0
 8003806:	d001      	beq.n	800380c <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8003808:	f7ff ff76 	bl	80036f8 <Error_Handler>
  }

  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 800380c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003810:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8003812:	463b      	mov	r3, r7
 8003814:	2201      	movs	r2, #1
 8003816:	4619      	mov	r1, r3
 8003818:	480a      	ldr	r0, [pc, #40]	@ (8003844 <MX_RTC_Init+0x140>)
 800381a:	f006 fdab 	bl	800a374 <HAL_RTC_SetAlarm>
 800381e:	4603      	mov	r3, r0
 8003820:	2b00      	cmp	r3, #0
 8003822:	d001      	beq.n	8003828 <MX_RTC_Init+0x124>
  {
    Error_Handler();
 8003824:	f7ff ff68 	bl	80036f8 <Error_Handler>
  }

  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 8003828:	2202      	movs	r2, #2
 800382a:	2100      	movs	r1, #0
 800382c:	4805      	ldr	r0, [pc, #20]	@ (8003844 <MX_RTC_Init+0x140>)
 800382e:	f006 ff6d 	bl	800a70c <HAL_RTCEx_SetTimeStamp>
 8003832:	4603      	mov	r3, r0
 8003834:	2b00      	cmp	r3, #0
 8003836:	d001      	beq.n	800383c <MX_RTC_Init+0x138>
  {
    Error_Handler();
 8003838:	f7ff ff5e 	bl	80036f8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800383c:	bf00      	nop
 800383e:	3740      	adds	r7, #64	@ 0x40
 8003840:	46bd      	mov	sp, r7
 8003842:	bd80      	pop	{r7, pc}
 8003844:	200007d4 	.word	0x200007d4
 8003848:	40002800 	.word	0x40002800

0800384c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b0a4      	sub	sp, #144	@ 0x90
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003854:	f107 030c 	add.w	r3, r7, #12
 8003858:	2284      	movs	r2, #132	@ 0x84
 800385a:	2100      	movs	r1, #0
 800385c:	4618      	mov	r0, r3
 800385e:	f00a ff6a 	bl	800e736 <memset>
  if(rtcHandle->Instance==RTC)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a0e      	ldr	r2, [pc, #56]	@ (80038a0 <HAL_RTC_MspInit+0x54>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d114      	bne.n	8003896 <HAL_RTC_MspInit+0x4a>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800386c:	2320      	movs	r3, #32
 800386e:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8003870:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003874:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003876:	f107 030c 	add.w	r3, r7, #12
 800387a:	4618      	mov	r0, r3
 800387c:	f005 ffe8 	bl	8009850 <HAL_RCCEx_PeriphCLKConfig>
 8003880:	4603      	mov	r3, r0
 8003882:	2b00      	cmp	r3, #0
 8003884:	d001      	beq.n	800388a <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8003886:	f7ff ff37 	bl	80036f8 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800388a:	4b06      	ldr	r3, [pc, #24]	@ (80038a4 <HAL_RTC_MspInit+0x58>)
 800388c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800388e:	4a05      	ldr	r2, [pc, #20]	@ (80038a4 <HAL_RTC_MspInit+0x58>)
 8003890:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003894:	6713      	str	r3, [r2, #112]	@ 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8003896:	bf00      	nop
 8003898:	3790      	adds	r7, #144	@ 0x90
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}
 800389e:	bf00      	nop
 80038a0:	40002800 	.word	0x40002800
 80038a4:	40023800 	.word	0x40023800

080038a8 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80038ac:	4b1b      	ldr	r3, [pc, #108]	@ (800391c <MX_SPI2_Init+0x74>)
 80038ae:	4a1c      	ldr	r2, [pc, #112]	@ (8003920 <MX_SPI2_Init+0x78>)
 80038b0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80038b2:	4b1a      	ldr	r3, [pc, #104]	@ (800391c <MX_SPI2_Init+0x74>)
 80038b4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80038b8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80038ba:	4b18      	ldr	r3, [pc, #96]	@ (800391c <MX_SPI2_Init+0x74>)
 80038bc:	2200      	movs	r2, #0
 80038be:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80038c0:	4b16      	ldr	r3, [pc, #88]	@ (800391c <MX_SPI2_Init+0x74>)
 80038c2:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80038c6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80038c8:	4b14      	ldr	r3, [pc, #80]	@ (800391c <MX_SPI2_Init+0x74>)
 80038ca:	2200      	movs	r2, #0
 80038cc:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80038ce:	4b13      	ldr	r3, [pc, #76]	@ (800391c <MX_SPI2_Init+0x74>)
 80038d0:	2200      	movs	r2, #0
 80038d2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80038d4:	4b11      	ldr	r3, [pc, #68]	@ (800391c <MX_SPI2_Init+0x74>)
 80038d6:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80038da:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80038dc:	4b0f      	ldr	r3, [pc, #60]	@ (800391c <MX_SPI2_Init+0x74>)
 80038de:	2200      	movs	r2, #0
 80038e0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80038e2:	4b0e      	ldr	r3, [pc, #56]	@ (800391c <MX_SPI2_Init+0x74>)
 80038e4:	2200      	movs	r2, #0
 80038e6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80038e8:	4b0c      	ldr	r3, [pc, #48]	@ (800391c <MX_SPI2_Init+0x74>)
 80038ea:	2200      	movs	r2, #0
 80038ec:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80038ee:	4b0b      	ldr	r3, [pc, #44]	@ (800391c <MX_SPI2_Init+0x74>)
 80038f0:	2200      	movs	r2, #0
 80038f2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80038f4:	4b09      	ldr	r3, [pc, #36]	@ (800391c <MX_SPI2_Init+0x74>)
 80038f6:	2207      	movs	r2, #7
 80038f8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80038fa:	4b08      	ldr	r3, [pc, #32]	@ (800391c <MX_SPI2_Init+0x74>)
 80038fc:	2200      	movs	r2, #0
 80038fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003900:	4b06      	ldr	r3, [pc, #24]	@ (800391c <MX_SPI2_Init+0x74>)
 8003902:	2208      	movs	r2, #8
 8003904:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003906:	4805      	ldr	r0, [pc, #20]	@ (800391c <MX_SPI2_Init+0x74>)
 8003908:	f006 fff9 	bl	800a8fe <HAL_SPI_Init>
 800390c:	4603      	mov	r3, r0
 800390e:	2b00      	cmp	r3, #0
 8003910:	d001      	beq.n	8003916 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8003912:	f7ff fef1 	bl	80036f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003916:	bf00      	nop
 8003918:	bd80      	pop	{r7, pc}
 800391a:	bf00      	nop
 800391c:	200007f4 	.word	0x200007f4
 8003920:	40003800 	.word	0x40003800

08003924 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b08a      	sub	sp, #40	@ 0x28
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800392c:	f107 0314 	add.w	r3, r7, #20
 8003930:	2200      	movs	r2, #0
 8003932:	601a      	str	r2, [r3, #0]
 8003934:	605a      	str	r2, [r3, #4]
 8003936:	609a      	str	r2, [r3, #8]
 8003938:	60da      	str	r2, [r3, #12]
 800393a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a25      	ldr	r2, [pc, #148]	@ (80039d8 <HAL_SPI_MspInit+0xb4>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d144      	bne.n	80039d0 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003946:	4b25      	ldr	r3, [pc, #148]	@ (80039dc <HAL_SPI_MspInit+0xb8>)
 8003948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800394a:	4a24      	ldr	r2, [pc, #144]	@ (80039dc <HAL_SPI_MspInit+0xb8>)
 800394c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003950:	6413      	str	r3, [r2, #64]	@ 0x40
 8003952:	4b22      	ldr	r3, [pc, #136]	@ (80039dc <HAL_SPI_MspInit+0xb8>)
 8003954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003956:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800395a:	613b      	str	r3, [r7, #16]
 800395c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 800395e:	4b1f      	ldr	r3, [pc, #124]	@ (80039dc <HAL_SPI_MspInit+0xb8>)
 8003960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003962:	4a1e      	ldr	r2, [pc, #120]	@ (80039dc <HAL_SPI_MspInit+0xb8>)
 8003964:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003968:	6313      	str	r3, [r2, #48]	@ 0x30
 800396a:	4b1c      	ldr	r3, [pc, #112]	@ (80039dc <HAL_SPI_MspInit+0xb8>)
 800396c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800396e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003972:	60fb      	str	r3, [r7, #12]
 8003974:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003976:	4b19      	ldr	r3, [pc, #100]	@ (80039dc <HAL_SPI_MspInit+0xb8>)
 8003978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800397a:	4a18      	ldr	r2, [pc, #96]	@ (80039dc <HAL_SPI_MspInit+0xb8>)
 800397c:	f043 0302 	orr.w	r3, r3, #2
 8003980:	6313      	str	r3, [r2, #48]	@ 0x30
 8003982:	4b16      	ldr	r3, [pc, #88]	@ (80039dc <HAL_SPI_MspInit+0xb8>)
 8003984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003986:	f003 0302 	and.w	r3, r3, #2
 800398a:	60bb      	str	r3, [r7, #8]
 800398c:	68bb      	ldr	r3, [r7, #8]
    PI1     ------> SPI2_SCK
    PI0     ------> SPI2_NSS
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 800398e:	2303      	movs	r3, #3
 8003990:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003992:	2302      	movs	r3, #2
 8003994:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003996:	2300      	movs	r3, #0
 8003998:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800399a:	2303      	movs	r3, #3
 800399c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800399e:	2305      	movs	r3, #5
 80039a0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80039a2:	f107 0314 	add.w	r3, r7, #20
 80039a6:	4619      	mov	r1, r3
 80039a8:	480d      	ldr	r0, [pc, #52]	@ (80039e0 <HAL_SPI_MspInit+0xbc>)
 80039aa:	f003 fdbd 	bl	8007528 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 80039ae:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80039b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039b4:	2302      	movs	r3, #2
 80039b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039b8:	2300      	movs	r3, #0
 80039ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039bc:	2300      	movs	r3, #0
 80039be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80039c0:	2305      	movs	r3, #5
 80039c2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039c4:	f107 0314 	add.w	r3, r7, #20
 80039c8:	4619      	mov	r1, r3
 80039ca:	4806      	ldr	r0, [pc, #24]	@ (80039e4 <HAL_SPI_MspInit+0xc0>)
 80039cc:	f003 fdac 	bl	8007528 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80039d0:	bf00      	nop
 80039d2:	3728      	adds	r7, #40	@ 0x28
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bd80      	pop	{r7, pc}
 80039d8:	40003800 	.word	0x40003800
 80039dc:	40023800 	.word	0x40023800
 80039e0:	40022000 	.word	0x40022000
 80039e4:	40020400 	.word	0x40020400

080039e8 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b08c      	sub	sp, #48	@ 0x30
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	4a51      	ldr	r2, [pc, #324]	@ (8003b38 <I2Cx_MspInit+0x150>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d14d      	bne.n	8003a94 <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80039f8:	4b50      	ldr	r3, [pc, #320]	@ (8003b3c <I2Cx_MspInit+0x154>)
 80039fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039fc:	4a4f      	ldr	r2, [pc, #316]	@ (8003b3c <I2Cx_MspInit+0x154>)
 80039fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a02:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a04:	4b4d      	ldr	r3, [pc, #308]	@ (8003b3c <I2Cx_MspInit+0x154>)
 8003a06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a0c:	61bb      	str	r3, [r7, #24]
 8003a0e:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 8003a10:	2380      	movs	r3, #128	@ 0x80
 8003a12:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8003a14:	2312      	movs	r3, #18
 8003a16:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8003a18:	2300      	movs	r3, #0
 8003a1a:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8003a1c:	2302      	movs	r3, #2
 8003a1e:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 8003a20:	2304      	movs	r3, #4
 8003a22:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8003a24:	f107 031c 	add.w	r3, r7, #28
 8003a28:	4619      	mov	r1, r3
 8003a2a:	4845      	ldr	r0, [pc, #276]	@ (8003b40 <I2Cx_MspInit+0x158>)
 8003a2c:	f003 fd7c 	bl	8007528 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 8003a30:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003a34:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8003a36:	f107 031c 	add.w	r3, r7, #28
 8003a3a:	4619      	mov	r1, r3
 8003a3c:	4840      	ldr	r0, [pc, #256]	@ (8003b40 <I2Cx_MspInit+0x158>)
 8003a3e:	f003 fd73 	bl	8007528 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 8003a42:	4b3e      	ldr	r3, [pc, #248]	@ (8003b3c <I2Cx_MspInit+0x154>)
 8003a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a46:	4a3d      	ldr	r2, [pc, #244]	@ (8003b3c <I2Cx_MspInit+0x154>)
 8003a48:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003a4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a4e:	4b3b      	ldr	r3, [pc, #236]	@ (8003b3c <I2Cx_MspInit+0x154>)
 8003a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a52:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003a56:	617b      	str	r3, [r7, #20]
 8003a58:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 8003a5a:	4b38      	ldr	r3, [pc, #224]	@ (8003b3c <I2Cx_MspInit+0x154>)
 8003a5c:	6a1b      	ldr	r3, [r3, #32]
 8003a5e:	4a37      	ldr	r2, [pc, #220]	@ (8003b3c <I2Cx_MspInit+0x154>)
 8003a60:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003a64:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 8003a66:	4b35      	ldr	r3, [pc, #212]	@ (8003b3c <I2Cx_MspInit+0x154>)
 8003a68:	6a1b      	ldr	r3, [r3, #32]
 8003a6a:	4a34      	ldr	r2, [pc, #208]	@ (8003b3c <I2Cx_MspInit+0x154>)
 8003a6c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003a70:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 8003a72:	2200      	movs	r2, #0
 8003a74:	210f      	movs	r1, #15
 8003a76:	2048      	movs	r0, #72	@ 0x48
 8003a78:	f002 fef2 	bl	8006860 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 8003a7c:	2048      	movs	r0, #72	@ 0x48
 8003a7e:	f002 ff0b 	bl	8006898 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 8003a82:	2200      	movs	r2, #0
 8003a84:	210f      	movs	r1, #15
 8003a86:	2049      	movs	r0, #73	@ 0x49
 8003a88:	f002 feea 	bl	8006860 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 8003a8c:	2049      	movs	r0, #73	@ 0x49
 8003a8e:	f002 ff03 	bl	8006898 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 8003a92:	e04d      	b.n	8003b30 <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8003a94:	4b29      	ldr	r3, [pc, #164]	@ (8003b3c <I2Cx_MspInit+0x154>)
 8003a96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a98:	4a28      	ldr	r2, [pc, #160]	@ (8003b3c <I2Cx_MspInit+0x154>)
 8003a9a:	f043 0302 	orr.w	r3, r3, #2
 8003a9e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003aa0:	4b26      	ldr	r3, [pc, #152]	@ (8003b3c <I2Cx_MspInit+0x154>)
 8003aa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aa4:	f003 0302 	and.w	r3, r3, #2
 8003aa8:	613b      	str	r3, [r7, #16]
 8003aaa:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 8003aac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003ab0:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8003ab2:	2312      	movs	r3, #18
 8003ab4:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8003aba:	2302      	movs	r3, #2
 8003abc:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 8003abe:	2304      	movs	r3, #4
 8003ac0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8003ac2:	f107 031c 	add.w	r3, r7, #28
 8003ac6:	4619      	mov	r1, r3
 8003ac8:	481e      	ldr	r0, [pc, #120]	@ (8003b44 <I2Cx_MspInit+0x15c>)
 8003aca:	f003 fd2d 	bl	8007528 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 8003ace:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003ad2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8003ad4:	f107 031c 	add.w	r3, r7, #28
 8003ad8:	4619      	mov	r1, r3
 8003ada:	481a      	ldr	r0, [pc, #104]	@ (8003b44 <I2Cx_MspInit+0x15c>)
 8003adc:	f003 fd24 	bl	8007528 <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 8003ae0:	4b16      	ldr	r3, [pc, #88]	@ (8003b3c <I2Cx_MspInit+0x154>)
 8003ae2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ae4:	4a15      	ldr	r2, [pc, #84]	@ (8003b3c <I2Cx_MspInit+0x154>)
 8003ae6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003aea:	6413      	str	r3, [r2, #64]	@ 0x40
 8003aec:	4b13      	ldr	r3, [pc, #76]	@ (8003b3c <I2Cx_MspInit+0x154>)
 8003aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003af0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003af4:	60fb      	str	r3, [r7, #12]
 8003af6:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 8003af8:	4b10      	ldr	r3, [pc, #64]	@ (8003b3c <I2Cx_MspInit+0x154>)
 8003afa:	6a1b      	ldr	r3, [r3, #32]
 8003afc:	4a0f      	ldr	r2, [pc, #60]	@ (8003b3c <I2Cx_MspInit+0x154>)
 8003afe:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003b02:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 8003b04:	4b0d      	ldr	r3, [pc, #52]	@ (8003b3c <I2Cx_MspInit+0x154>)
 8003b06:	6a1b      	ldr	r3, [r3, #32]
 8003b08:	4a0c      	ldr	r2, [pc, #48]	@ (8003b3c <I2Cx_MspInit+0x154>)
 8003b0a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003b0e:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 8003b10:	2200      	movs	r2, #0
 8003b12:	210f      	movs	r1, #15
 8003b14:	201f      	movs	r0, #31
 8003b16:	f002 fea3 	bl	8006860 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 8003b1a:	201f      	movs	r0, #31
 8003b1c:	f002 febc 	bl	8006898 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 8003b20:	2200      	movs	r2, #0
 8003b22:	210f      	movs	r1, #15
 8003b24:	2020      	movs	r0, #32
 8003b26:	f002 fe9b 	bl	8006860 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 8003b2a:	2020      	movs	r0, #32
 8003b2c:	f002 feb4 	bl	8006898 <HAL_NVIC_EnableIRQ>
}
 8003b30:	bf00      	nop
 8003b32:	3730      	adds	r7, #48	@ 0x30
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bd80      	pop	{r7, pc}
 8003b38:	20000858 	.word	0x20000858
 8003b3c:	40023800 	.word	0x40023800
 8003b40:	40021c00 	.word	0x40021c00
 8003b44:	40020400 	.word	0x40020400

08003b48 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b082      	sub	sp, #8
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 8003b50:	6878      	ldr	r0, [r7, #4]
 8003b52:	f004 faa9 	bl	80080a8 <HAL_I2C_GetState>
 8003b56:	4603      	mov	r3, r0
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d125      	bne.n	8003ba8 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	4a14      	ldr	r2, [pc, #80]	@ (8003bb0 <I2Cx_Init+0x68>)
 8003b60:	4293      	cmp	r3, r2
 8003b62:	d103      	bne.n	8003b6c <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	4a13      	ldr	r2, [pc, #76]	@ (8003bb4 <I2Cx_Init+0x6c>)
 8003b68:	601a      	str	r2, [r3, #0]
 8003b6a:	e002      	b.n	8003b72 <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	4a12      	ldr	r2, [pc, #72]	@ (8003bb8 <I2Cx_Init+0x70>)
 8003b70:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	4a11      	ldr	r2, [pc, #68]	@ (8003bbc <I2Cx_Init+0x74>)
 8003b76:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2201      	movs	r2, #1
 8003b82:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2200      	movs	r2, #0
 8003b88:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2200      	movs	r2, #0
 8003b94:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 8003b9c:	6878      	ldr	r0, [r7, #4]
 8003b9e:	f7ff ff23 	bl	80039e8 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 8003ba2:	6878      	ldr	r0, [r7, #4]
 8003ba4:	f003 ff92 	bl	8007acc <HAL_I2C_Init>
  }
}
 8003ba8:	bf00      	nop
 8003baa:	3708      	adds	r7, #8
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}
 8003bb0:	20000858 	.word	0x20000858
 8003bb4:	40005c00 	.word	0x40005c00
 8003bb8:	40005400 	.word	0x40005400
 8003bbc:	40912732 	.word	0x40912732

08003bc0 <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b08a      	sub	sp, #40	@ 0x28
 8003bc4:	af04      	add	r7, sp, #16
 8003bc6:	60f8      	str	r0, [r7, #12]
 8003bc8:	4608      	mov	r0, r1
 8003bca:	4611      	mov	r1, r2
 8003bcc:	461a      	mov	r2, r3
 8003bce:	4603      	mov	r3, r0
 8003bd0:	72fb      	strb	r3, [r7, #11]
 8003bd2:	460b      	mov	r3, r1
 8003bd4:	813b      	strh	r3, [r7, #8]
 8003bd6:	4613      	mov	r3, r2
 8003bd8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8003bde:	7afb      	ldrb	r3, [r7, #11]
 8003be0:	b299      	uxth	r1, r3
 8003be2:	88f8      	ldrh	r0, [r7, #6]
 8003be4:	893a      	ldrh	r2, [r7, #8]
 8003be6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003bea:	9302      	str	r3, [sp, #8]
 8003bec:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003bee:	9301      	str	r3, [sp, #4]
 8003bf0:	6a3b      	ldr	r3, [r7, #32]
 8003bf2:	9300      	str	r3, [sp, #0]
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	68f8      	ldr	r0, [r7, #12]
 8003bf8:	f004 f93c 	bl	8007e74 <HAL_I2C_Mem_Read>
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8003c00:	7dfb      	ldrb	r3, [r7, #23]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d004      	beq.n	8003c10 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8003c06:	7afb      	ldrb	r3, [r7, #11]
 8003c08:	4619      	mov	r1, r3
 8003c0a:	68f8      	ldr	r0, [r7, #12]
 8003c0c:	f000 f832 	bl	8003c74 <I2Cx_Error>
  }
  return status;    
 8003c10:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c12:	4618      	mov	r0, r3
 8003c14:	3718      	adds	r7, #24
 8003c16:	46bd      	mov	sp, r7
 8003c18:	bd80      	pop	{r7, pc}

08003c1a <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 8003c1a:	b580      	push	{r7, lr}
 8003c1c:	b08a      	sub	sp, #40	@ 0x28
 8003c1e:	af04      	add	r7, sp, #16
 8003c20:	60f8      	str	r0, [r7, #12]
 8003c22:	4608      	mov	r0, r1
 8003c24:	4611      	mov	r1, r2
 8003c26:	461a      	mov	r2, r3
 8003c28:	4603      	mov	r3, r0
 8003c2a:	72fb      	strb	r3, [r7, #11]
 8003c2c:	460b      	mov	r3, r1
 8003c2e:	813b      	strh	r3, [r7, #8]
 8003c30:	4613      	mov	r3, r2
 8003c32:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8003c34:	2300      	movs	r3, #0
 8003c36:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8003c38:	7afb      	ldrb	r3, [r7, #11]
 8003c3a:	b299      	uxth	r1, r3
 8003c3c:	88f8      	ldrh	r0, [r7, #6]
 8003c3e:	893a      	ldrh	r2, [r7, #8]
 8003c40:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003c44:	9302      	str	r3, [sp, #8]
 8003c46:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003c48:	9301      	str	r3, [sp, #4]
 8003c4a:	6a3b      	ldr	r3, [r7, #32]
 8003c4c:	9300      	str	r3, [sp, #0]
 8003c4e:	4603      	mov	r3, r0
 8003c50:	68f8      	ldr	r0, [r7, #12]
 8003c52:	f003 fffb 	bl	8007c4c <HAL_I2C_Mem_Write>
 8003c56:	4603      	mov	r3, r0
 8003c58:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8003c5a:	7dfb      	ldrb	r3, [r7, #23]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d004      	beq.n	8003c6a <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8003c60:	7afb      	ldrb	r3, [r7, #11]
 8003c62:	4619      	mov	r1, r3
 8003c64:	68f8      	ldr	r0, [r7, #12]
 8003c66:	f000 f805 	bl	8003c74 <I2Cx_Error>
  }
  return status;
 8003c6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	3718      	adds	r7, #24
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}

08003c74 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b082      	sub	sp, #8
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
 8003c7c:	460b      	mov	r3, r1
 8003c7e:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8003c80:	6878      	ldr	r0, [r7, #4]
 8003c82:	f003 ffb3 	bl	8007bec <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8003c86:	6878      	ldr	r0, [r7, #4]
 8003c88:	f7ff ff5e 	bl	8003b48 <I2Cx_Init>
}
 8003c8c:	bf00      	nop
 8003c8e:	3708      	adds	r7, #8
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}

08003c94 <TS_IO_Init>:
/**
  * @brief  Initializes Touchscreen low level.
  * @retval None
  */
void TS_IO_Init(void)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8003c98:	4802      	ldr	r0, [pc, #8]	@ (8003ca4 <TS_IO_Init+0x10>)
 8003c9a:	f7ff ff55 	bl	8003b48 <I2Cx_Init>
}
 8003c9e:	bf00      	nop
 8003ca0:	bd80      	pop	{r7, pc}
 8003ca2:	bf00      	nop
 8003ca4:	20000858 	.word	0x20000858

08003ca8 <TS_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b084      	sub	sp, #16
 8003cac:	af02      	add	r7, sp, #8
 8003cae:	4603      	mov	r3, r0
 8003cb0:	71fb      	strb	r3, [r7, #7]
 8003cb2:	460b      	mov	r3, r1
 8003cb4:	71bb      	strb	r3, [r7, #6]
 8003cb6:	4613      	mov	r3, r2
 8003cb8:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8003cba:	79bb      	ldrb	r3, [r7, #6]
 8003cbc:	b29a      	uxth	r2, r3
 8003cbe:	79f9      	ldrb	r1, [r7, #7]
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	9301      	str	r3, [sp, #4]
 8003cc4:	1d7b      	adds	r3, r7, #5
 8003cc6:	9300      	str	r3, [sp, #0]
 8003cc8:	2301      	movs	r3, #1
 8003cca:	4803      	ldr	r0, [pc, #12]	@ (8003cd8 <TS_IO_Write+0x30>)
 8003ccc:	f7ff ffa5 	bl	8003c1a <I2Cx_WriteMultiple>
}
 8003cd0:	bf00      	nop
 8003cd2:	3708      	adds	r7, #8
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	bd80      	pop	{r7, pc}
 8003cd8:	20000858 	.word	0x20000858

08003cdc <TS_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b086      	sub	sp, #24
 8003ce0:	af02      	add	r7, sp, #8
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	460a      	mov	r2, r1
 8003ce6:	71fb      	strb	r3, [r7, #7]
 8003ce8:	4613      	mov	r3, r2
 8003cea:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8003cec:	2300      	movs	r3, #0
 8003cee:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8003cf0:	79bb      	ldrb	r3, [r7, #6]
 8003cf2:	b29a      	uxth	r2, r3
 8003cf4:	79f9      	ldrb	r1, [r7, #7]
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	9301      	str	r3, [sp, #4]
 8003cfa:	f107 030f 	add.w	r3, r7, #15
 8003cfe:	9300      	str	r3, [sp, #0]
 8003d00:	2301      	movs	r3, #1
 8003d02:	4804      	ldr	r0, [pc, #16]	@ (8003d14 <TS_IO_Read+0x38>)
 8003d04:	f7ff ff5c 	bl	8003bc0 <I2Cx_ReadMultiple>

  return read_value;
 8003d08:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	3710      	adds	r7, #16
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}
 8003d12:	bf00      	nop
 8003d14:	20000858 	.word	0x20000858

08003d18 <TS_IO_Delay>:
  * @brief  TS delay
  * @param  Delay: Delay in ms
  * @retval None
  */
void TS_IO_Delay(uint32_t Delay)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b082      	sub	sp, #8
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8003d20:	6878      	ldr	r0, [r7, #4]
 8003d22:	f002 f8c7 	bl	8005eb4 <HAL_Delay>
}
 8003d26:	bf00      	nop
 8003d28:	3708      	adds	r7, #8
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}
	...

08003d30 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{    
 8003d30:	b580      	push	{r7, lr}
 8003d32:	af00      	add	r7, sp, #0
  /* Select the used LCD */

  /* The RK043FN48H LCD 480x272 is selected */
  /* Timing Configuration */
  hLtdcHandler.Init.HorizontalSync = (RK043FN48H_HSYNC - 1);
 8003d34:	4b31      	ldr	r3, [pc, #196]	@ (8003dfc <BSP_LCD_Init+0xcc>)
 8003d36:	2228      	movs	r2, #40	@ 0x28
 8003d38:	615a      	str	r2, [r3, #20]
  hLtdcHandler.Init.VerticalSync = (RK043FN48H_VSYNC - 1);
 8003d3a:	4b30      	ldr	r3, [pc, #192]	@ (8003dfc <BSP_LCD_Init+0xcc>)
 8003d3c:	2209      	movs	r2, #9
 8003d3e:	619a      	str	r2, [r3, #24]
  hLtdcHandler.Init.AccumulatedHBP = (RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8003d40:	4b2e      	ldr	r3, [pc, #184]	@ (8003dfc <BSP_LCD_Init+0xcc>)
 8003d42:	2235      	movs	r2, #53	@ 0x35
 8003d44:	61da      	str	r2, [r3, #28]
  hLtdcHandler.Init.AccumulatedVBP = (RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8003d46:	4b2d      	ldr	r3, [pc, #180]	@ (8003dfc <BSP_LCD_Init+0xcc>)
 8003d48:	220b      	movs	r2, #11
 8003d4a:	621a      	str	r2, [r3, #32]
  hLtdcHandler.Init.AccumulatedActiveH = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8003d4c:	4b2b      	ldr	r3, [pc, #172]	@ (8003dfc <BSP_LCD_Init+0xcc>)
 8003d4e:	f240 121b 	movw	r2, #283	@ 0x11b
 8003d52:	629a      	str	r2, [r3, #40]	@ 0x28
  hLtdcHandler.Init.AccumulatedActiveW = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8003d54:	4b29      	ldr	r3, [pc, #164]	@ (8003dfc <BSP_LCD_Init+0xcc>)
 8003d56:	f240 2215 	movw	r2, #533	@ 0x215
 8003d5a:	625a      	str	r2, [r3, #36]	@ 0x24
  hLtdcHandler.Init.TotalHeigh = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP + RK043FN48H_VFP - 1);
 8003d5c:	4b27      	ldr	r3, [pc, #156]	@ (8003dfc <BSP_LCD_Init+0xcc>)
 8003d5e:	f240 121d 	movw	r2, #285	@ 0x11d
 8003d62:	631a      	str	r2, [r3, #48]	@ 0x30
  hLtdcHandler.Init.TotalWidth = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP + RK043FN48H_HFP - 1);
 8003d64:	4b25      	ldr	r3, [pc, #148]	@ (8003dfc <BSP_LCD_Init+0xcc>)
 8003d66:	f240 2235 	movw	r2, #565	@ 0x235
 8003d6a:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* LCD clock configuration */
  BSP_LCD_ClockConfig(&hLtdcHandler, NULL);
 8003d6c:	2100      	movs	r1, #0
 8003d6e:	4823      	ldr	r0, [pc, #140]	@ (8003dfc <BSP_LCD_Init+0xcc>)
 8003d70:	f000 fd30 	bl	80047d4 <BSP_LCD_ClockConfig>

  /* Initialize the LCD pixel width and pixel height */
  hLtdcHandler.LayerCfg->ImageWidth  = RK043FN48H_WIDTH;
 8003d74:	4b21      	ldr	r3, [pc, #132]	@ (8003dfc <BSP_LCD_Init+0xcc>)
 8003d76:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8003d7a:	661a      	str	r2, [r3, #96]	@ 0x60
  hLtdcHandler.LayerCfg->ImageHeight = RK043FN48H_HEIGHT;
 8003d7c:	4b1f      	ldr	r3, [pc, #124]	@ (8003dfc <BSP_LCD_Init+0xcc>)
 8003d7e:	f44f 7288 	mov.w	r2, #272	@ 0x110
 8003d82:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Background value */
  hLtdcHandler.Init.Backcolor.Blue = 0;
 8003d84:	4b1d      	ldr	r3, [pc, #116]	@ (8003dfc <BSP_LCD_Init+0xcc>)
 8003d86:	2200      	movs	r2, #0
 8003d88:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hLtdcHandler.Init.Backcolor.Green = 0;
 8003d8c:	4b1b      	ldr	r3, [pc, #108]	@ (8003dfc <BSP_LCD_Init+0xcc>)
 8003d8e:	2200      	movs	r2, #0
 8003d90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hLtdcHandler.Init.Backcolor.Red = 0;
 8003d94:	4b19      	ldr	r3, [pc, #100]	@ (8003dfc <BSP_LCD_Init+0xcc>)
 8003d96:	2200      	movs	r2, #0
 8003d98:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  
  /* Polarity */
  hLtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8003d9c:	4b17      	ldr	r3, [pc, #92]	@ (8003dfc <BSP_LCD_Init+0xcc>)
 8003d9e:	2200      	movs	r2, #0
 8003da0:	605a      	str	r2, [r3, #4]
  hLtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL; 
 8003da2:	4b16      	ldr	r3, [pc, #88]	@ (8003dfc <BSP_LCD_Init+0xcc>)
 8003da4:	2200      	movs	r2, #0
 8003da6:	609a      	str	r2, [r3, #8]
  hLtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;  
 8003da8:	4b14      	ldr	r3, [pc, #80]	@ (8003dfc <BSP_LCD_Init+0xcc>)
 8003daa:	2200      	movs	r2, #0
 8003dac:	60da      	str	r2, [r3, #12]
  hLtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8003dae:	4b13      	ldr	r3, [pc, #76]	@ (8003dfc <BSP_LCD_Init+0xcc>)
 8003db0:	2200      	movs	r2, #0
 8003db2:	611a      	str	r2, [r3, #16]
  hLtdcHandler.Instance = LTDC;
 8003db4:	4b11      	ldr	r3, [pc, #68]	@ (8003dfc <BSP_LCD_Init+0xcc>)
 8003db6:	4a12      	ldr	r2, [pc, #72]	@ (8003e00 <BSP_LCD_Init+0xd0>)
 8003db8:	601a      	str	r2, [r3, #0]

  if(HAL_LTDC_GetState(&hLtdcHandler) == HAL_LTDC_STATE_RESET)
 8003dba:	4810      	ldr	r0, [pc, #64]	@ (8003dfc <BSP_LCD_Init+0xcc>)
 8003dbc:	f004 fe84 	bl	8008ac8 <HAL_LTDC_GetState>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d103      	bne.n	8003dce <BSP_LCD_Init+0x9e>
  {
    /* Initialize the LCD Msp: this __weak function can be rewritten by the application */
    BSP_LCD_MspInit(&hLtdcHandler, NULL);
 8003dc6:	2100      	movs	r1, #0
 8003dc8:	480c      	ldr	r0, [pc, #48]	@ (8003dfc <BSP_LCD_Init+0xcc>)
 8003dca:	f000 fc29 	bl	8004620 <BSP_LCD_MspInit>
  }
  HAL_LTDC_Init(&hLtdcHandler);
 8003dce:	480b      	ldr	r0, [pc, #44]	@ (8003dfc <BSP_LCD_Init+0xcc>)
 8003dd0:	f004 fcaa 	bl	8008728 <HAL_LTDC_Init>

  /* Assert display enable LCD_DISP pin */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);
 8003dd4:	2201      	movs	r2, #1
 8003dd6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003dda:	480a      	ldr	r0, [pc, #40]	@ (8003e04 <BSP_LCD_Init+0xd4>)
 8003ddc:	f003 fe5c 	bl	8007a98 <HAL_GPIO_WritePin>

  /* Assert backlight LCD_BL_CTRL pin */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 8003de0:	2201      	movs	r2, #1
 8003de2:	2108      	movs	r1, #8
 8003de4:	4808      	ldr	r0, [pc, #32]	@ (8003e08 <BSP_LCD_Init+0xd8>)
 8003de6:	f003 fe57 	bl	8007a98 <HAL_GPIO_WritePin>

#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 8003dea:	f000 fe57 	bl	8004a9c <BSP_SDRAM_Init>
#endif
    
  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8003dee:	4807      	ldr	r0, [pc, #28]	@ (8003e0c <BSP_LCD_Init+0xdc>)
 8003df0:	f000 f8d8 	bl	8003fa4 <BSP_LCD_SetFont>
  
  return LCD_OK;
 8003df4:	2300      	movs	r3, #0
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	bd80      	pop	{r7, pc}
 8003dfa:	bf00      	nop
 8003dfc:	200008ac 	.word	0x200008ac
 8003e00:	40016800 	.word	0x40016800
 8003e04:	40022000 	.word	0x40022000
 8003e08:	40022800 	.word	0x40022800
 8003e0c:	20000034 	.word	0x20000034

08003e10 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8003e10:	b480      	push	{r7}
 8003e12:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 8003e14:	4b06      	ldr	r3, [pc, #24]	@ (8003e30 <BSP_LCD_GetXSize+0x20>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a06      	ldr	r2, [pc, #24]	@ (8003e34 <BSP_LCD_GetXSize+0x24>)
 8003e1a:	2134      	movs	r1, #52	@ 0x34
 8003e1c:	fb01 f303 	mul.w	r3, r1, r3
 8003e20:	4413      	add	r3, r2
 8003e22:	3360      	adds	r3, #96	@ 0x60
 8003e24:	681b      	ldr	r3, [r3, #0]
}
 8003e26:	4618      	mov	r0, r3
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2e:	4770      	bx	lr
 8003e30:	20000994 	.word	0x20000994
 8003e34:	200008ac 	.word	0x200008ac

08003e38 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8003e38:	b480      	push	{r7}
 8003e3a:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageHeight;
 8003e3c:	4b06      	ldr	r3, [pc, #24]	@ (8003e58 <BSP_LCD_GetYSize+0x20>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a06      	ldr	r2, [pc, #24]	@ (8003e5c <BSP_LCD_GetYSize+0x24>)
 8003e42:	2134      	movs	r1, #52	@ 0x34
 8003e44:	fb01 f303 	mul.w	r3, r1, r3
 8003e48:	4413      	add	r3, r2
 8003e4a:	3364      	adds	r3, #100	@ 0x64
 8003e4c:	681b      	ldr	r3, [r3, #0]
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	46bd      	mov	sp, r7
 8003e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e56:	4770      	bx	lr
 8003e58:	20000994 	.word	0x20000994
 8003e5c:	200008ac 	.word	0x200008ac

08003e60 <BSP_LCD_LayerDefaultInit>:
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b090      	sub	sp, #64	@ 0x40
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	4603      	mov	r3, r0
 8003e68:	6039      	str	r1, [r7, #0]
 8003e6a:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef  layer_cfg;

  /* Layer Init */
  layer_cfg.WindowX0 = 0;
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	60fb      	str	r3, [r7, #12]
  layer_cfg.WindowX1 = BSP_LCD_GetXSize();
 8003e70:	f7ff ffce 	bl	8003e10 <BSP_LCD_GetXSize>
 8003e74:	4603      	mov	r3, r0
 8003e76:	613b      	str	r3, [r7, #16]
  layer_cfg.WindowY0 = 0;
 8003e78:	2300      	movs	r3, #0
 8003e7a:	617b      	str	r3, [r7, #20]
  layer_cfg.WindowY1 = BSP_LCD_GetYSize(); 
 8003e7c:	f7ff ffdc 	bl	8003e38 <BSP_LCD_GetYSize>
 8003e80:	4603      	mov	r3, r0
 8003e82:	61bb      	str	r3, [r7, #24]
  layer_cfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8003e84:	2300      	movs	r3, #0
 8003e86:	61fb      	str	r3, [r7, #28]
  layer_cfg.FBStartAdress = FB_Address;
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	633b      	str	r3, [r7, #48]	@ 0x30
  layer_cfg.Alpha = 255;
 8003e8c:	23ff      	movs	r3, #255	@ 0xff
 8003e8e:	623b      	str	r3, [r7, #32]
  layer_cfg.Alpha0 = 0;
 8003e90:	2300      	movs	r3, #0
 8003e92:	627b      	str	r3, [r7, #36]	@ 0x24
  layer_cfg.Backcolor.Blue = 0;
 8003e94:	2300      	movs	r3, #0
 8003e96:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  layer_cfg.Backcolor.Green = 0;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  layer_cfg.Backcolor.Red = 0;
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  layer_cfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8003ea6:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8003eaa:	62bb      	str	r3, [r7, #40]	@ 0x28
  layer_cfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8003eac:	2307      	movs	r3, #7
 8003eae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  layer_cfg.ImageWidth = BSP_LCD_GetXSize();
 8003eb0:	f7ff ffae 	bl	8003e10 <BSP_LCD_GetXSize>
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	637b      	str	r3, [r7, #52]	@ 0x34
  layer_cfg.ImageHeight = BSP_LCD_GetYSize();
 8003eb8:	f7ff ffbe 	bl	8003e38 <BSP_LCD_GetYSize>
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	63bb      	str	r3, [r7, #56]	@ 0x38
  
  HAL_LTDC_ConfigLayer(&hLtdcHandler, &layer_cfg, LayerIndex); 
 8003ec0:	88fa      	ldrh	r2, [r7, #6]
 8003ec2:	f107 030c 	add.w	r3, r7, #12
 8003ec6:	4619      	mov	r1, r3
 8003ec8:	4812      	ldr	r0, [pc, #72]	@ (8003f14 <BSP_LCD_LayerDefaultInit+0xb4>)
 8003eca:	f004 fdbf 	bl	8008a4c <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8003ece:	88fa      	ldrh	r2, [r7, #6]
 8003ed0:	4911      	ldr	r1, [pc, #68]	@ (8003f18 <BSP_LCD_LayerDefaultInit+0xb8>)
 8003ed2:	4613      	mov	r3, r2
 8003ed4:	005b      	lsls	r3, r3, #1
 8003ed6:	4413      	add	r3, r2
 8003ed8:	009b      	lsls	r3, r3, #2
 8003eda:	440b      	add	r3, r1
 8003edc:	3304      	adds	r3, #4
 8003ede:	f04f 32ff 	mov.w	r2, #4294967295
 8003ee2:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8003ee4:	88fa      	ldrh	r2, [r7, #6]
 8003ee6:	490c      	ldr	r1, [pc, #48]	@ (8003f18 <BSP_LCD_LayerDefaultInit+0xb8>)
 8003ee8:	4613      	mov	r3, r2
 8003eea:	005b      	lsls	r3, r3, #1
 8003eec:	4413      	add	r3, r2
 8003eee:	009b      	lsls	r3, r3, #2
 8003ef0:	440b      	add	r3, r1
 8003ef2:	3308      	adds	r3, #8
 8003ef4:	4a09      	ldr	r2, [pc, #36]	@ (8003f1c <BSP_LCD_LayerDefaultInit+0xbc>)
 8003ef6:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8003ef8:	88fa      	ldrh	r2, [r7, #6]
 8003efa:	4907      	ldr	r1, [pc, #28]	@ (8003f18 <BSP_LCD_LayerDefaultInit+0xb8>)
 8003efc:	4613      	mov	r3, r2
 8003efe:	005b      	lsls	r3, r3, #1
 8003f00:	4413      	add	r3, r2
 8003f02:	009b      	lsls	r3, r3, #2
 8003f04:	440b      	add	r3, r1
 8003f06:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 8003f0a:	601a      	str	r2, [r3, #0]
}
 8003f0c:	bf00      	nop
 8003f0e:	3740      	adds	r7, #64	@ 0x40
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}
 8003f14:	200008ac 	.word	0x200008ac
 8003f18:	20000998 	.word	0x20000998
 8003f1c:	20000034 	.word	0x20000034

08003f20 <BSP_LCD_SelectLayer>:
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: Layer foreground or background
  * @retval None
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8003f20:	b480      	push	{r7}
 8003f22:	b083      	sub	sp, #12
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8003f28:	4a04      	ldr	r2, [pc, #16]	@ (8003f3c <BSP_LCD_SelectLayer+0x1c>)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6013      	str	r3, [r2, #0]
} 
 8003f2e:	bf00      	nop
 8003f30:	370c      	adds	r7, #12
 8003f32:	46bd      	mov	sp, r7
 8003f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f38:	4770      	bx	lr
 8003f3a:	bf00      	nop
 8003f3c:	20000994 	.word	0x20000994

08003f40 <BSP_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b083      	sub	sp, #12
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8003f48:	4b07      	ldr	r3, [pc, #28]	@ (8003f68 <BSP_LCD_SetTextColor+0x28>)
 8003f4a:	681a      	ldr	r2, [r3, #0]
 8003f4c:	4907      	ldr	r1, [pc, #28]	@ (8003f6c <BSP_LCD_SetTextColor+0x2c>)
 8003f4e:	4613      	mov	r3, r2
 8003f50:	005b      	lsls	r3, r3, #1
 8003f52:	4413      	add	r3, r2
 8003f54:	009b      	lsls	r3, r3, #2
 8003f56:	440b      	add	r3, r1
 8003f58:	687a      	ldr	r2, [r7, #4]
 8003f5a:	601a      	str	r2, [r3, #0]
}
 8003f5c:	bf00      	nop
 8003f5e:	370c      	adds	r7, #12
 8003f60:	46bd      	mov	sp, r7
 8003f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f66:	4770      	bx	lr
 8003f68:	20000994 	.word	0x20000994
 8003f6c:	20000998 	.word	0x20000998

08003f70 <BSP_LCD_SetBackColor>:
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8003f70:	b480      	push	{r7}
 8003f72:	b083      	sub	sp, #12
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8003f78:	4b08      	ldr	r3, [pc, #32]	@ (8003f9c <BSP_LCD_SetBackColor+0x2c>)
 8003f7a:	681a      	ldr	r2, [r3, #0]
 8003f7c:	4908      	ldr	r1, [pc, #32]	@ (8003fa0 <BSP_LCD_SetBackColor+0x30>)
 8003f7e:	4613      	mov	r3, r2
 8003f80:	005b      	lsls	r3, r3, #1
 8003f82:	4413      	add	r3, r2
 8003f84:	009b      	lsls	r3, r3, #2
 8003f86:	440b      	add	r3, r1
 8003f88:	3304      	adds	r3, #4
 8003f8a:	687a      	ldr	r2, [r7, #4]
 8003f8c:	601a      	str	r2, [r3, #0]
}
 8003f8e:	bf00      	nop
 8003f90:	370c      	adds	r7, #12
 8003f92:	46bd      	mov	sp, r7
 8003f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f98:	4770      	bx	lr
 8003f9a:	bf00      	nop
 8003f9c:	20000994 	.word	0x20000994
 8003fa0:	20000998 	.word	0x20000998

08003fa4 <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b083      	sub	sp, #12
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 8003fac:	4b08      	ldr	r3, [pc, #32]	@ (8003fd0 <BSP_LCD_SetFont+0x2c>)
 8003fae:	681a      	ldr	r2, [r3, #0]
 8003fb0:	4908      	ldr	r1, [pc, #32]	@ (8003fd4 <BSP_LCD_SetFont+0x30>)
 8003fb2:	4613      	mov	r3, r2
 8003fb4:	005b      	lsls	r3, r3, #1
 8003fb6:	4413      	add	r3, r2
 8003fb8:	009b      	lsls	r3, r3, #2
 8003fba:	440b      	add	r3, r1
 8003fbc:	3308      	adds	r3, #8
 8003fbe:	687a      	ldr	r2, [r7, #4]
 8003fc0:	601a      	str	r2, [r3, #0]
}
 8003fc2:	bf00      	nop
 8003fc4:	370c      	adds	r7, #12
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fcc:	4770      	bx	lr
 8003fce:	bf00      	nop
 8003fd0:	20000994 	.word	0x20000994
 8003fd4:	20000998 	.word	0x20000998

08003fd8 <BSP_LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8003fd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003fda:	b085      	sub	sp, #20
 8003fdc:	af02      	add	r7, sp, #8
 8003fde:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8003fe0:	4b0f      	ldr	r3, [pc, #60]	@ (8004020 <BSP_LCD_Clear+0x48>)
 8003fe2:	681c      	ldr	r4, [r3, #0]
 8003fe4:	4b0e      	ldr	r3, [pc, #56]	@ (8004020 <BSP_LCD_Clear+0x48>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	4a0e      	ldr	r2, [pc, #56]	@ (8004024 <BSP_LCD_Clear+0x4c>)
 8003fea:	2134      	movs	r1, #52	@ 0x34
 8003fec:	fb01 f303 	mul.w	r3, r1, r3
 8003ff0:	4413      	add	r3, r2
 8003ff2:	335c      	adds	r3, #92	@ 0x5c
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	461e      	mov	r6, r3
 8003ff8:	f7ff ff0a 	bl	8003e10 <BSP_LCD_GetXSize>
 8003ffc:	4605      	mov	r5, r0
 8003ffe:	f7ff ff1b 	bl	8003e38 <BSP_LCD_GetYSize>
 8004002:	4602      	mov	r2, r0
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	9301      	str	r3, [sp, #4]
 8004008:	2300      	movs	r3, #0
 800400a:	9300      	str	r3, [sp, #0]
 800400c:	4613      	mov	r3, r2
 800400e:	462a      	mov	r2, r5
 8004010:	4631      	mov	r1, r6
 8004012:	4620      	mov	r0, r4
 8004014:	f000 fcb2 	bl	800497c <LL_FillBuffer>
}
 8004018:	bf00      	nop
 800401a:	370c      	adds	r7, #12
 800401c:	46bd      	mov	sp, r7
 800401e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004020:	20000994 	.word	0x20000994
 8004024:	200008ac 	.word	0x200008ac

08004028 <BSP_LCD_DisplayChar>:
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E 
  * @retval None
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8004028:	b590      	push	{r4, r7, lr}
 800402a:	b083      	sub	sp, #12
 800402c:	af00      	add	r7, sp, #0
 800402e:	4603      	mov	r3, r0
 8004030:	80fb      	strh	r3, [r7, #6]
 8004032:	460b      	mov	r3, r1
 8004034:	80bb      	strh	r3, [r7, #4]
 8004036:	4613      	mov	r3, r2
 8004038:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 800403a:	4b1b      	ldr	r3, [pc, #108]	@ (80040a8 <BSP_LCD_DisplayChar+0x80>)
 800403c:	681a      	ldr	r2, [r3, #0]
 800403e:	491b      	ldr	r1, [pc, #108]	@ (80040ac <BSP_LCD_DisplayChar+0x84>)
 8004040:	4613      	mov	r3, r2
 8004042:	005b      	lsls	r3, r3, #1
 8004044:	4413      	add	r3, r2
 8004046:	009b      	lsls	r3, r3, #2
 8004048:	440b      	add	r3, r1
 800404a:	3308      	adds	r3, #8
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	6819      	ldr	r1, [r3, #0]
 8004050:	78fb      	ldrb	r3, [r7, #3]
 8004052:	f1a3 0020 	sub.w	r0, r3, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8004056:	4b14      	ldr	r3, [pc, #80]	@ (80040a8 <BSP_LCD_DisplayChar+0x80>)
 8004058:	681a      	ldr	r2, [r3, #0]
 800405a:	4c14      	ldr	r4, [pc, #80]	@ (80040ac <BSP_LCD_DisplayChar+0x84>)
 800405c:	4613      	mov	r3, r2
 800405e:	005b      	lsls	r3, r3, #1
 8004060:	4413      	add	r3, r2
 8004062:	009b      	lsls	r3, r3, #2
 8004064:	4423      	add	r3, r4
 8004066:	3308      	adds	r3, #8
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 800406c:	fb03 f000 	mul.w	r0, r3, r0
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8004070:	4b0d      	ldr	r3, [pc, #52]	@ (80040a8 <BSP_LCD_DisplayChar+0x80>)
 8004072:	681a      	ldr	r2, [r3, #0]
 8004074:	4c0d      	ldr	r4, [pc, #52]	@ (80040ac <BSP_LCD_DisplayChar+0x84>)
 8004076:	4613      	mov	r3, r2
 8004078:	005b      	lsls	r3, r3, #1
 800407a:	4413      	add	r3, r2
 800407c:	009b      	lsls	r3, r3, #2
 800407e:	4423      	add	r3, r4
 8004080:	3308      	adds	r3, #8
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	889b      	ldrh	r3, [r3, #4]
 8004086:	3307      	adds	r3, #7
 8004088:	2b00      	cmp	r3, #0
 800408a:	da00      	bge.n	800408e <BSP_LCD_DisplayChar+0x66>
 800408c:	3307      	adds	r3, #7
 800408e:	10db      	asrs	r3, r3, #3
 8004090:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8004094:	18ca      	adds	r2, r1, r3
 8004096:	88b9      	ldrh	r1, [r7, #4]
 8004098:	88fb      	ldrh	r3, [r7, #6]
 800409a:	4618      	mov	r0, r3
 800409c:	f000 fbb6 	bl	800480c <DrawChar>
}
 80040a0:	bf00      	nop
 80040a2:	370c      	adds	r7, #12
 80040a4:	46bd      	mov	sp, r7
 80040a6:	bd90      	pop	{r4, r7, pc}
 80040a8:	20000994 	.word	0x20000994
 80040ac:	20000998 	.word	0x20000998

080040b0 <BSP_LCD_DisplayStringAt>:
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE   
  * @retval None
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 80040b0:	b5b0      	push	{r4, r5, r7, lr}
 80040b2:	b088      	sub	sp, #32
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	60ba      	str	r2, [r7, #8]
 80040b8:	461a      	mov	r2, r3
 80040ba:	4603      	mov	r3, r0
 80040bc:	81fb      	strh	r3, [r7, #14]
 80040be:	460b      	mov	r3, r1
 80040c0:	81bb      	strh	r3, [r7, #12]
 80040c2:	4613      	mov	r3, r2
 80040c4:	71fb      	strb	r3, [r7, #7]
  uint16_t ref_column = 1, i = 0;
 80040c6:	2301      	movs	r3, #1
 80040c8:	83fb      	strh	r3, [r7, #30]
 80040ca:	2300      	movs	r3, #0
 80040cc:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 80040ce:	2300      	movs	r3, #0
 80040d0:	61bb      	str	r3, [r7, #24]
 80040d2:	2300      	movs	r3, #0
 80040d4:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 80040d6:	68bb      	ldr	r3, [r7, #8]
 80040d8:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 80040da:	e002      	b.n	80040e2 <BSP_LCD_DisplayStringAt+0x32>
 80040dc:	69bb      	ldr	r3, [r7, #24]
 80040de:	3301      	adds	r3, #1
 80040e0:	61bb      	str	r3, [r7, #24]
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	1c5a      	adds	r2, r3, #1
 80040e6:	617a      	str	r2, [r7, #20]
 80040e8:	781b      	ldrb	r3, [r3, #0]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d1f6      	bne.n	80040dc <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 80040ee:	f7ff fe8f 	bl	8003e10 <BSP_LCD_GetXSize>
 80040f2:	4601      	mov	r1, r0
 80040f4:	4b50      	ldr	r3, [pc, #320]	@ (8004238 <BSP_LCD_DisplayStringAt+0x188>)
 80040f6:	681a      	ldr	r2, [r3, #0]
 80040f8:	4850      	ldr	r0, [pc, #320]	@ (800423c <BSP_LCD_DisplayStringAt+0x18c>)
 80040fa:	4613      	mov	r3, r2
 80040fc:	005b      	lsls	r3, r3, #1
 80040fe:	4413      	add	r3, r2
 8004100:	009b      	lsls	r3, r3, #2
 8004102:	4403      	add	r3, r0
 8004104:	3308      	adds	r3, #8
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	889b      	ldrh	r3, [r3, #4]
 800410a:	fbb1 f3f3 	udiv	r3, r1, r3
 800410e:	613b      	str	r3, [r7, #16]
  
  switch (Mode)
 8004110:	79fb      	ldrb	r3, [r7, #7]
 8004112:	2b03      	cmp	r3, #3
 8004114:	d01c      	beq.n	8004150 <BSP_LCD_DisplayStringAt+0xa0>
 8004116:	2b03      	cmp	r3, #3
 8004118:	dc33      	bgt.n	8004182 <BSP_LCD_DisplayStringAt+0xd2>
 800411a:	2b01      	cmp	r3, #1
 800411c:	d002      	beq.n	8004124 <BSP_LCD_DisplayStringAt+0x74>
 800411e:	2b02      	cmp	r3, #2
 8004120:	d019      	beq.n	8004156 <BSP_LCD_DisplayStringAt+0xa6>
 8004122:	e02e      	b.n	8004182 <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      ref_column = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8004124:	693a      	ldr	r2, [r7, #16]
 8004126:	69bb      	ldr	r3, [r7, #24]
 8004128:	1ad1      	subs	r1, r2, r3
 800412a:	4b43      	ldr	r3, [pc, #268]	@ (8004238 <BSP_LCD_DisplayStringAt+0x188>)
 800412c:	681a      	ldr	r2, [r3, #0]
 800412e:	4843      	ldr	r0, [pc, #268]	@ (800423c <BSP_LCD_DisplayStringAt+0x18c>)
 8004130:	4613      	mov	r3, r2
 8004132:	005b      	lsls	r3, r3, #1
 8004134:	4413      	add	r3, r2
 8004136:	009b      	lsls	r3, r3, #2
 8004138:	4403      	add	r3, r0
 800413a:	3308      	adds	r3, #8
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	889b      	ldrh	r3, [r3, #4]
 8004140:	fb01 f303 	mul.w	r3, r1, r3
 8004144:	085b      	lsrs	r3, r3, #1
 8004146:	b29a      	uxth	r2, r3
 8004148:	89fb      	ldrh	r3, [r7, #14]
 800414a:	4413      	add	r3, r2
 800414c:	83fb      	strh	r3, [r7, #30]
      break;
 800414e:	e01b      	b.n	8004188 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      ref_column = Xpos;
 8004150:	89fb      	ldrh	r3, [r7, #14]
 8004152:	83fb      	strh	r3, [r7, #30]
      break;
 8004154:	e018      	b.n	8004188 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      ref_column = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8004156:	693a      	ldr	r2, [r7, #16]
 8004158:	69bb      	ldr	r3, [r7, #24]
 800415a:	1ad3      	subs	r3, r2, r3
 800415c:	b299      	uxth	r1, r3
 800415e:	4b36      	ldr	r3, [pc, #216]	@ (8004238 <BSP_LCD_DisplayStringAt+0x188>)
 8004160:	681a      	ldr	r2, [r3, #0]
 8004162:	4836      	ldr	r0, [pc, #216]	@ (800423c <BSP_LCD_DisplayStringAt+0x18c>)
 8004164:	4613      	mov	r3, r2
 8004166:	005b      	lsls	r3, r3, #1
 8004168:	4413      	add	r3, r2
 800416a:	009b      	lsls	r3, r3, #2
 800416c:	4403      	add	r3, r0
 800416e:	3308      	adds	r3, #8
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	889b      	ldrh	r3, [r3, #4]
 8004174:	fb11 f303 	smulbb	r3, r1, r3
 8004178:	b29a      	uxth	r2, r3
 800417a:	89fb      	ldrh	r3, [r7, #14]
 800417c:	1ad3      	subs	r3, r2, r3
 800417e:	83fb      	strh	r3, [r7, #30]
      break;
 8004180:	e002      	b.n	8004188 <BSP_LCD_DisplayStringAt+0xd8>
    }    
  default:
    {
      ref_column = Xpos;
 8004182:	89fb      	ldrh	r3, [r7, #14]
 8004184:	83fb      	strh	r3, [r7, #30]
      break;
 8004186:	bf00      	nop
    }
  }
  
  /* Check that the Start column is located in the screen */
  if ((ref_column < 1) || (ref_column >= 0x8000))
 8004188:	8bfb      	ldrh	r3, [r7, #30]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d003      	beq.n	8004196 <BSP_LCD_DisplayStringAt+0xe6>
 800418e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8004192:	2b00      	cmp	r3, #0
 8004194:	da1d      	bge.n	80041d2 <BSP_LCD_DisplayStringAt+0x122>
  {
    ref_column = 1;
 8004196:	2301      	movs	r3, #1
 8004198:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 800419a:	e01a      	b.n	80041d2 <BSP_LCD_DisplayStringAt+0x122>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(ref_column, Ypos, *Text);
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	781a      	ldrb	r2, [r3, #0]
 80041a0:	89b9      	ldrh	r1, [r7, #12]
 80041a2:	8bfb      	ldrh	r3, [r7, #30]
 80041a4:	4618      	mov	r0, r3
 80041a6:	f7ff ff3f 	bl	8004028 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    ref_column += DrawProp[ActiveLayer].pFont->Width;
 80041aa:	4b23      	ldr	r3, [pc, #140]	@ (8004238 <BSP_LCD_DisplayStringAt+0x188>)
 80041ac:	681a      	ldr	r2, [r3, #0]
 80041ae:	4923      	ldr	r1, [pc, #140]	@ (800423c <BSP_LCD_DisplayStringAt+0x18c>)
 80041b0:	4613      	mov	r3, r2
 80041b2:	005b      	lsls	r3, r3, #1
 80041b4:	4413      	add	r3, r2
 80041b6:	009b      	lsls	r3, r3, #2
 80041b8:	440b      	add	r3, r1
 80041ba:	3308      	adds	r3, #8
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	889a      	ldrh	r2, [r3, #4]
 80041c0:	8bfb      	ldrh	r3, [r7, #30]
 80041c2:	4413      	add	r3, r2
 80041c4:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    Text++;
 80041c6:	68bb      	ldr	r3, [r7, #8]
 80041c8:	3301      	adds	r3, #1
 80041ca:	60bb      	str	r3, [r7, #8]
    i++;
 80041cc:	8bbb      	ldrh	r3, [r7, #28]
 80041ce:	3301      	adds	r3, #1
 80041d0:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 80041d2:	68bb      	ldr	r3, [r7, #8]
 80041d4:	781b      	ldrb	r3, [r3, #0]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	bf14      	ite	ne
 80041da:	2301      	movne	r3, #1
 80041dc:	2300      	moveq	r3, #0
 80041de:	b2dc      	uxtb	r4, r3
 80041e0:	f7ff fe16 	bl	8003e10 <BSP_LCD_GetXSize>
 80041e4:	8bb9      	ldrh	r1, [r7, #28]
 80041e6:	4b14      	ldr	r3, [pc, #80]	@ (8004238 <BSP_LCD_DisplayStringAt+0x188>)
 80041e8:	681a      	ldr	r2, [r3, #0]
 80041ea:	4d14      	ldr	r5, [pc, #80]	@ (800423c <BSP_LCD_DisplayStringAt+0x18c>)
 80041ec:	4613      	mov	r3, r2
 80041ee:	005b      	lsls	r3, r3, #1
 80041f0:	4413      	add	r3, r2
 80041f2:	009b      	lsls	r3, r3, #2
 80041f4:	442b      	add	r3, r5
 80041f6:	3308      	adds	r3, #8
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	889b      	ldrh	r3, [r3, #4]
 80041fc:	fb01 f303 	mul.w	r3, r1, r3
 8004200:	1ac3      	subs	r3, r0, r3
 8004202:	b299      	uxth	r1, r3
 8004204:	4b0c      	ldr	r3, [pc, #48]	@ (8004238 <BSP_LCD_DisplayStringAt+0x188>)
 8004206:	681a      	ldr	r2, [r3, #0]
 8004208:	480c      	ldr	r0, [pc, #48]	@ (800423c <BSP_LCD_DisplayStringAt+0x18c>)
 800420a:	4613      	mov	r3, r2
 800420c:	005b      	lsls	r3, r3, #1
 800420e:	4413      	add	r3, r2
 8004210:	009b      	lsls	r3, r3, #2
 8004212:	4403      	add	r3, r0
 8004214:	3308      	adds	r3, #8
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	889b      	ldrh	r3, [r3, #4]
 800421a:	4299      	cmp	r1, r3
 800421c:	bf2c      	ite	cs
 800421e:	2301      	movcs	r3, #1
 8004220:	2300      	movcc	r3, #0
 8004222:	b2db      	uxtb	r3, r3
 8004224:	4023      	ands	r3, r4
 8004226:	b2db      	uxtb	r3, r3
 8004228:	2b00      	cmp	r3, #0
 800422a:	d1b7      	bne.n	800419c <BSP_LCD_DisplayStringAt+0xec>
  }  
}
 800422c:	bf00      	nop
 800422e:	bf00      	nop
 8004230:	3720      	adds	r7, #32
 8004232:	46bd      	mov	sp, r7
 8004234:	bdb0      	pop	{r4, r5, r7, pc}
 8004236:	bf00      	nop
 8004238:	20000994 	.word	0x20000994
 800423c:	20000998 	.word	0x20000998

08004240 <BSP_LCD_DrawHLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8004240:	b5b0      	push	{r4, r5, r7, lr}
 8004242:	b086      	sub	sp, #24
 8004244:	af02      	add	r7, sp, #8
 8004246:	4603      	mov	r3, r0
 8004248:	80fb      	strh	r3, [r7, #6]
 800424a:	460b      	mov	r3, r1
 800424c:	80bb      	strh	r3, [r7, #4]
 800424e:	4613      	mov	r3, r2
 8004250:	807b      	strh	r3, [r7, #2]
  uint32_t  Xaddress = 0;
 8004252:	2300      	movs	r3, #0
 8004254:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8004256:	4b26      	ldr	r3, [pc, #152]	@ (80042f0 <BSP_LCD_DrawHLine+0xb0>)
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4a26      	ldr	r2, [pc, #152]	@ (80042f4 <BSP_LCD_DrawHLine+0xb4>)
 800425c:	2134      	movs	r1, #52	@ 0x34
 800425e:	fb01 f303 	mul.w	r3, r1, r3
 8004262:	4413      	add	r3, r2
 8004264:	3348      	adds	r3, #72	@ 0x48
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	2b02      	cmp	r3, #2
 800426a:	d114      	bne.n	8004296 <BSP_LCD_DrawHLine+0x56>
  { /* RGB565 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 800426c:	4b20      	ldr	r3, [pc, #128]	@ (80042f0 <BSP_LCD_DrawHLine+0xb0>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a20      	ldr	r2, [pc, #128]	@ (80042f4 <BSP_LCD_DrawHLine+0xb4>)
 8004272:	2134      	movs	r1, #52	@ 0x34
 8004274:	fb01 f303 	mul.w	r3, r1, r3
 8004278:	4413      	add	r3, r2
 800427a:	335c      	adds	r3, #92	@ 0x5c
 800427c:	681c      	ldr	r4, [r3, #0]
 800427e:	f7ff fdc7 	bl	8003e10 <BSP_LCD_GetXSize>
 8004282:	4602      	mov	r2, r0
 8004284:	88bb      	ldrh	r3, [r7, #4]
 8004286:	fb03 f202 	mul.w	r2, r3, r2
 800428a:	88fb      	ldrh	r3, [r7, #6]
 800428c:	4413      	add	r3, r2
 800428e:	005b      	lsls	r3, r3, #1
 8004290:	4423      	add	r3, r4
 8004292:	60fb      	str	r3, [r7, #12]
 8004294:	e013      	b.n	80042be <BSP_LCD_DrawHLine+0x7e>
  }
  else
  { /* ARGB8888 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8004296:	4b16      	ldr	r3, [pc, #88]	@ (80042f0 <BSP_LCD_DrawHLine+0xb0>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a16      	ldr	r2, [pc, #88]	@ (80042f4 <BSP_LCD_DrawHLine+0xb4>)
 800429c:	2134      	movs	r1, #52	@ 0x34
 800429e:	fb01 f303 	mul.w	r3, r1, r3
 80042a2:	4413      	add	r3, r2
 80042a4:	335c      	adds	r3, #92	@ 0x5c
 80042a6:	681c      	ldr	r4, [r3, #0]
 80042a8:	f7ff fdb2 	bl	8003e10 <BSP_LCD_GetXSize>
 80042ac:	4602      	mov	r2, r0
 80042ae:	88bb      	ldrh	r3, [r7, #4]
 80042b0:	fb03 f202 	mul.w	r2, r3, r2
 80042b4:	88fb      	ldrh	r3, [r7, #6]
 80042b6:	4413      	add	r3, r2
 80042b8:	009b      	lsls	r3, r3, #2
 80042ba:	4423      	add	r3, r4
 80042bc:	60fb      	str	r3, [r7, #12]
  }
  
  /* Write line */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 80042be:	4b0c      	ldr	r3, [pc, #48]	@ (80042f0 <BSP_LCD_DrawHLine+0xb0>)
 80042c0:	6818      	ldr	r0, [r3, #0]
 80042c2:	68f9      	ldr	r1, [r7, #12]
 80042c4:	887c      	ldrh	r4, [r7, #2]
 80042c6:	4b0a      	ldr	r3, [pc, #40]	@ (80042f0 <BSP_LCD_DrawHLine+0xb0>)
 80042c8:	681a      	ldr	r2, [r3, #0]
 80042ca:	4d0b      	ldr	r5, [pc, #44]	@ (80042f8 <BSP_LCD_DrawHLine+0xb8>)
 80042cc:	4613      	mov	r3, r2
 80042ce:	005b      	lsls	r3, r3, #1
 80042d0:	4413      	add	r3, r2
 80042d2:	009b      	lsls	r3, r3, #2
 80042d4:	442b      	add	r3, r5
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	9301      	str	r3, [sp, #4]
 80042da:	2300      	movs	r3, #0
 80042dc:	9300      	str	r3, [sp, #0]
 80042de:	2301      	movs	r3, #1
 80042e0:	4622      	mov	r2, r4
 80042e2:	f000 fb4b 	bl	800497c <LL_FillBuffer>
}
 80042e6:	bf00      	nop
 80042e8:	3710      	adds	r7, #16
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bdb0      	pop	{r4, r5, r7, pc}
 80042ee:	bf00      	nop
 80042f0:	20000994 	.word	0x20000994
 80042f4:	200008ac 	.word	0x200008ac
 80042f8:	20000998 	.word	0x20000998

080042fc <BSP_LCD_DrawPixel>:
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  * @retval None
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 80042fc:	b5b0      	push	{r4, r5, r7, lr}
 80042fe:	b082      	sub	sp, #8
 8004300:	af00      	add	r7, sp, #0
 8004302:	4603      	mov	r3, r0
 8004304:	603a      	str	r2, [r7, #0]
 8004306:	80fb      	strh	r3, [r7, #6]
 8004308:	460b      	mov	r3, r1
 800430a:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 800430c:	4b1d      	ldr	r3, [pc, #116]	@ (8004384 <BSP_LCD_DrawPixel+0x88>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a1d      	ldr	r2, [pc, #116]	@ (8004388 <BSP_LCD_DrawPixel+0x8c>)
 8004312:	2134      	movs	r1, #52	@ 0x34
 8004314:	fb01 f303 	mul.w	r3, r1, r3
 8004318:	4413      	add	r3, r2
 800431a:	3348      	adds	r3, #72	@ 0x48
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	2b02      	cmp	r3, #2
 8004320:	d116      	bne.n	8004350 <BSP_LCD_DrawPixel+0x54>
  { /* RGB565 format */
    *(__IO uint16_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = (uint16_t)RGB_Code;
 8004322:	4b18      	ldr	r3, [pc, #96]	@ (8004384 <BSP_LCD_DrawPixel+0x88>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a18      	ldr	r2, [pc, #96]	@ (8004388 <BSP_LCD_DrawPixel+0x8c>)
 8004328:	2134      	movs	r1, #52	@ 0x34
 800432a:	fb01 f303 	mul.w	r3, r1, r3
 800432e:	4413      	add	r3, r2
 8004330:	335c      	adds	r3, #92	@ 0x5c
 8004332:	681c      	ldr	r4, [r3, #0]
 8004334:	88bd      	ldrh	r5, [r7, #4]
 8004336:	f7ff fd6b 	bl	8003e10 <BSP_LCD_GetXSize>
 800433a:	4603      	mov	r3, r0
 800433c:	fb03 f205 	mul.w	r2, r3, r5
 8004340:	88fb      	ldrh	r3, [r7, #6]
 8004342:	4413      	add	r3, r2
 8004344:	005b      	lsls	r3, r3, #1
 8004346:	4423      	add	r3, r4
 8004348:	683a      	ldr	r2, [r7, #0]
 800434a:	b292      	uxth	r2, r2
 800434c:	801a      	strh	r2, [r3, #0]
  }
  else
  { /* ARGB8888 format */
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
  }
}
 800434e:	e015      	b.n	800437c <BSP_LCD_DrawPixel+0x80>
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8004350:	4b0c      	ldr	r3, [pc, #48]	@ (8004384 <BSP_LCD_DrawPixel+0x88>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a0c      	ldr	r2, [pc, #48]	@ (8004388 <BSP_LCD_DrawPixel+0x8c>)
 8004356:	2134      	movs	r1, #52	@ 0x34
 8004358:	fb01 f303 	mul.w	r3, r1, r3
 800435c:	4413      	add	r3, r2
 800435e:	335c      	adds	r3, #92	@ 0x5c
 8004360:	681c      	ldr	r4, [r3, #0]
 8004362:	88bd      	ldrh	r5, [r7, #4]
 8004364:	f7ff fd54 	bl	8003e10 <BSP_LCD_GetXSize>
 8004368:	4603      	mov	r3, r0
 800436a:	fb03 f205 	mul.w	r2, r3, r5
 800436e:	88fb      	ldrh	r3, [r7, #6]
 8004370:	4413      	add	r3, r2
 8004372:	009b      	lsls	r3, r3, #2
 8004374:	4423      	add	r3, r4
 8004376:	461a      	mov	r2, r3
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	6013      	str	r3, [r2, #0]
}
 800437c:	bf00      	nop
 800437e:	3708      	adds	r7, #8
 8004380:	46bd      	mov	sp, r7
 8004382:	bdb0      	pop	{r4, r5, r7, pc}
 8004384:	20000994 	.word	0x20000994
 8004388:	200008ac 	.word	0x200008ac

0800438c <BSP_LCD_DrawBitmap>:
  * @param  Ypos: Bmp Y position in the LCD
  * @param  pbmp: Pointer to Bmp picture address in the internal Flash
  * @retval None
  */
void BSP_LCD_DrawBitmap(uint32_t Xpos, uint32_t Ypos, uint8_t *pbmp)
{
 800438c:	b590      	push	{r4, r7, lr}
 800438e:	b08b      	sub	sp, #44	@ 0x2c
 8004390:	af00      	add	r7, sp, #0
 8004392:	60f8      	str	r0, [r7, #12]
 8004394:	60b9      	str	r1, [r7, #8]
 8004396:	607a      	str	r2, [r7, #4]
  uint32_t index = 0, width = 0, height = 0, bit_pixel = 0;
 8004398:	2300      	movs	r3, #0
 800439a:	627b      	str	r3, [r7, #36]	@ 0x24
 800439c:	2300      	movs	r3, #0
 800439e:	61bb      	str	r3, [r7, #24]
 80043a0:	2300      	movs	r3, #0
 80043a2:	617b      	str	r3, [r7, #20]
 80043a4:	2300      	movs	r3, #0
 80043a6:	613b      	str	r3, [r7, #16]
  uint32_t address;
  uint32_t input_color_mode = 0;
 80043a8:	2300      	movs	r3, #0
 80043aa:	61fb      	str	r3, [r7, #28]
  
  /* Get bitmap data address offset */
  index = pbmp[10] + (pbmp[11] << 8) + (pbmp[12] << 16)  + (pbmp[13] << 24);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	330a      	adds	r3, #10
 80043b0:	781b      	ldrb	r3, [r3, #0]
 80043b2:	461a      	mov	r2, r3
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	330b      	adds	r3, #11
 80043b8:	781b      	ldrb	r3, [r3, #0]
 80043ba:	021b      	lsls	r3, r3, #8
 80043bc:	441a      	add	r2, r3
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	330c      	adds	r3, #12
 80043c2:	781b      	ldrb	r3, [r3, #0]
 80043c4:	041b      	lsls	r3, r3, #16
 80043c6:	441a      	add	r2, r3
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	330d      	adds	r3, #13
 80043cc:	781b      	ldrb	r3, [r3, #0]
 80043ce:	061b      	lsls	r3, r3, #24
 80043d0:	4413      	add	r3, r2
 80043d2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Read bitmap width */
  width = pbmp[18] + (pbmp[19] << 8) + (pbmp[20] << 16)  + (pbmp[21] << 24);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	3312      	adds	r3, #18
 80043d8:	781b      	ldrb	r3, [r3, #0]
 80043da:	461a      	mov	r2, r3
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	3313      	adds	r3, #19
 80043e0:	781b      	ldrb	r3, [r3, #0]
 80043e2:	021b      	lsls	r3, r3, #8
 80043e4:	441a      	add	r2, r3
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	3314      	adds	r3, #20
 80043ea:	781b      	ldrb	r3, [r3, #0]
 80043ec:	041b      	lsls	r3, r3, #16
 80043ee:	441a      	add	r2, r3
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	3315      	adds	r3, #21
 80043f4:	781b      	ldrb	r3, [r3, #0]
 80043f6:	061b      	lsls	r3, r3, #24
 80043f8:	4413      	add	r3, r2
 80043fa:	61bb      	str	r3, [r7, #24]

  /* Read bitmap height */
  height = pbmp[22] + (pbmp[23] << 8) + (pbmp[24] << 16)  + (pbmp[25] << 24);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	3316      	adds	r3, #22
 8004400:	781b      	ldrb	r3, [r3, #0]
 8004402:	461a      	mov	r2, r3
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	3317      	adds	r3, #23
 8004408:	781b      	ldrb	r3, [r3, #0]
 800440a:	021b      	lsls	r3, r3, #8
 800440c:	441a      	add	r2, r3
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	3318      	adds	r3, #24
 8004412:	781b      	ldrb	r3, [r3, #0]
 8004414:	041b      	lsls	r3, r3, #16
 8004416:	441a      	add	r2, r3
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	3319      	adds	r3, #25
 800441c:	781b      	ldrb	r3, [r3, #0]
 800441e:	061b      	lsls	r3, r3, #24
 8004420:	4413      	add	r3, r2
 8004422:	617b      	str	r3, [r7, #20]

  /* Read bit/pixel */
  bit_pixel = pbmp[28] + (pbmp[29] << 8);  
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	331c      	adds	r3, #28
 8004428:	781b      	ldrb	r3, [r3, #0]
 800442a:	461a      	mov	r2, r3
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	331d      	adds	r3, #29
 8004430:	781b      	ldrb	r3, [r3, #0]
 8004432:	021b      	lsls	r3, r3, #8
 8004434:	4413      	add	r3, r2
 8004436:	613b      	str	r3, [r7, #16]
  
  /* Set the address */
  address = hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (((BSP_LCD_GetXSize()*Ypos) + Xpos)*(4));
 8004438:	4b2b      	ldr	r3, [pc, #172]	@ (80044e8 <BSP_LCD_DrawBitmap+0x15c>)
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4a2b      	ldr	r2, [pc, #172]	@ (80044ec <BSP_LCD_DrawBitmap+0x160>)
 800443e:	2134      	movs	r1, #52	@ 0x34
 8004440:	fb01 f303 	mul.w	r3, r1, r3
 8004444:	4413      	add	r3, r2
 8004446:	335c      	adds	r3, #92	@ 0x5c
 8004448:	681c      	ldr	r4, [r3, #0]
 800444a:	f7ff fce1 	bl	8003e10 <BSP_LCD_GetXSize>
 800444e:	4602      	mov	r2, r0
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	fb03 f202 	mul.w	r2, r3, r2
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	4413      	add	r3, r2
 800445a:	009b      	lsls	r3, r3, #2
 800445c:	4423      	add	r3, r4
 800445e:	623b      	str	r3, [r7, #32]
  
  /* Get the layer pixel format */    
  if ((bit_pixel/8) == 4)
 8004460:	693b      	ldr	r3, [r7, #16]
 8004462:	3b20      	subs	r3, #32
 8004464:	2b07      	cmp	r3, #7
 8004466:	d802      	bhi.n	800446e <BSP_LCD_DrawBitmap+0xe2>
  {
    input_color_mode = CM_ARGB8888;
 8004468:	2300      	movs	r3, #0
 800446a:	61fb      	str	r3, [r7, #28]
 800446c:	e008      	b.n	8004480 <BSP_LCD_DrawBitmap+0xf4>
  }
  else if ((bit_pixel/8) == 2)
 800446e:	693b      	ldr	r3, [r7, #16]
 8004470:	3b10      	subs	r3, #16
 8004472:	2b07      	cmp	r3, #7
 8004474:	d802      	bhi.n	800447c <BSP_LCD_DrawBitmap+0xf0>
  {
    input_color_mode = CM_RGB565;   
 8004476:	2302      	movs	r3, #2
 8004478:	61fb      	str	r3, [r7, #28]
 800447a:	e001      	b.n	8004480 <BSP_LCD_DrawBitmap+0xf4>
  }
  else 
  {
    input_color_mode = CM_RGB888;
 800447c:	2301      	movs	r3, #1
 800447e:	61fb      	str	r3, [r7, #28]
  }
  
  /* Bypass the bitmap header */
  pbmp += (index + (width * (height - 1) * (bit_pixel/8)));  
 8004480:	697b      	ldr	r3, [r7, #20]
 8004482:	3b01      	subs	r3, #1
 8004484:	69ba      	ldr	r2, [r7, #24]
 8004486:	fb02 f303 	mul.w	r3, r2, r3
 800448a:	693a      	ldr	r2, [r7, #16]
 800448c:	08d2      	lsrs	r2, r2, #3
 800448e:	fb03 f202 	mul.w	r2, r3, r2
 8004492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004494:	4413      	add	r3, r2
 8004496:	687a      	ldr	r2, [r7, #4]
 8004498:	4413      	add	r3, r2
 800449a:	607b      	str	r3, [r7, #4]
  
  /* Convert picture to ARGB8888 pixel format */
  for(index=0; index < height; index++)
 800449c:	2300      	movs	r3, #0
 800449e:	627b      	str	r3, [r7, #36]	@ 0x24
 80044a0:	e018      	b.n	80044d4 <BSP_LCD_DrawBitmap+0x148>
  {
    /* Pixel format conversion */
    LL_ConvertLineToARGB8888((uint32_t *)pbmp, (uint32_t *)address, width, input_color_mode);
 80044a2:	6a39      	ldr	r1, [r7, #32]
 80044a4:	69fb      	ldr	r3, [r7, #28]
 80044a6:	69ba      	ldr	r2, [r7, #24]
 80044a8:	6878      	ldr	r0, [r7, #4]
 80044aa:	f000 fab3 	bl	8004a14 <LL_ConvertLineToARGB8888>
    
    /* Increment the source and destination buffers */
    address+=  (BSP_LCD_GetXSize()*4);
 80044ae:	f7ff fcaf 	bl	8003e10 <BSP_LCD_GetXSize>
 80044b2:	4603      	mov	r3, r0
 80044b4:	009b      	lsls	r3, r3, #2
 80044b6:	6a3a      	ldr	r2, [r7, #32]
 80044b8:	4413      	add	r3, r2
 80044ba:	623b      	str	r3, [r7, #32]
    pbmp -= width*(bit_pixel/8);
 80044bc:	693b      	ldr	r3, [r7, #16]
 80044be:	08db      	lsrs	r3, r3, #3
 80044c0:	69ba      	ldr	r2, [r7, #24]
 80044c2:	fb02 f303 	mul.w	r3, r2, r3
 80044c6:	425b      	negs	r3, r3
 80044c8:	687a      	ldr	r2, [r7, #4]
 80044ca:	4413      	add	r3, r2
 80044cc:	607b      	str	r3, [r7, #4]
  for(index=0; index < height; index++)
 80044ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044d0:	3301      	adds	r3, #1
 80044d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80044d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044d6:	697b      	ldr	r3, [r7, #20]
 80044d8:	429a      	cmp	r2, r3
 80044da:	d3e2      	bcc.n	80044a2 <BSP_LCD_DrawBitmap+0x116>
  } 
}
 80044dc:	bf00      	nop
 80044de:	bf00      	nop
 80044e0:	372c      	adds	r7, #44	@ 0x2c
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd90      	pop	{r4, r7, pc}
 80044e6:	bf00      	nop
 80044e8:	20000994 	.word	0x20000994
 80044ec:	200008ac 	.word	0x200008ac

080044f0 <BSP_LCD_FillRect>:
  * @param  Width: Rectangle width  
  * @param  Height: Rectangle height
  * @retval None
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 80044f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044f4:	b086      	sub	sp, #24
 80044f6:	af02      	add	r7, sp, #8
 80044f8:	4604      	mov	r4, r0
 80044fa:	4608      	mov	r0, r1
 80044fc:	4611      	mov	r1, r2
 80044fe:	461a      	mov	r2, r3
 8004500:	4623      	mov	r3, r4
 8004502:	80fb      	strh	r3, [r7, #6]
 8004504:	4603      	mov	r3, r0
 8004506:	80bb      	strh	r3, [r7, #4]
 8004508:	460b      	mov	r3, r1
 800450a:	807b      	strh	r3, [r7, #2]
 800450c:	4613      	mov	r3, r2
 800450e:	803b      	strh	r3, [r7, #0]
  uint32_t  x_address = 0;
 8004510:	2300      	movs	r3, #0
 8004512:	60fb      	str	r3, [r7, #12]
  
  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8004514:	4b30      	ldr	r3, [pc, #192]	@ (80045d8 <BSP_LCD_FillRect+0xe8>)
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	4930      	ldr	r1, [pc, #192]	@ (80045dc <BSP_LCD_FillRect+0xec>)
 800451a:	4613      	mov	r3, r2
 800451c:	005b      	lsls	r3, r3, #1
 800451e:	4413      	add	r3, r2
 8004520:	009b      	lsls	r3, r3, #2
 8004522:	440b      	add	r3, r1
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4618      	mov	r0, r3
 8004528:	f7ff fd0a 	bl	8003f40 <BSP_LCD_SetTextColor>
  
  /* Get the rectangle start address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 800452c:	4b2a      	ldr	r3, [pc, #168]	@ (80045d8 <BSP_LCD_FillRect+0xe8>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a2b      	ldr	r2, [pc, #172]	@ (80045e0 <BSP_LCD_FillRect+0xf0>)
 8004532:	2134      	movs	r1, #52	@ 0x34
 8004534:	fb01 f303 	mul.w	r3, r1, r3
 8004538:	4413      	add	r3, r2
 800453a:	3348      	adds	r3, #72	@ 0x48
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	2b02      	cmp	r3, #2
 8004540:	d114      	bne.n	800456c <BSP_LCD_FillRect+0x7c>
  { /* RGB565 format */
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8004542:	4b25      	ldr	r3, [pc, #148]	@ (80045d8 <BSP_LCD_FillRect+0xe8>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4a26      	ldr	r2, [pc, #152]	@ (80045e0 <BSP_LCD_FillRect+0xf0>)
 8004548:	2134      	movs	r1, #52	@ 0x34
 800454a:	fb01 f303 	mul.w	r3, r1, r3
 800454e:	4413      	add	r3, r2
 8004550:	335c      	adds	r3, #92	@ 0x5c
 8004552:	681c      	ldr	r4, [r3, #0]
 8004554:	f7ff fc5c 	bl	8003e10 <BSP_LCD_GetXSize>
 8004558:	4602      	mov	r2, r0
 800455a:	88bb      	ldrh	r3, [r7, #4]
 800455c:	fb03 f202 	mul.w	r2, r3, r2
 8004560:	88fb      	ldrh	r3, [r7, #6]
 8004562:	4413      	add	r3, r2
 8004564:	005b      	lsls	r3, r3, #1
 8004566:	4423      	add	r3, r4
 8004568:	60fb      	str	r3, [r7, #12]
 800456a:	e013      	b.n	8004594 <BSP_LCD_FillRect+0xa4>
  }
  else
  { /* ARGB8888 format */
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 800456c:	4b1a      	ldr	r3, [pc, #104]	@ (80045d8 <BSP_LCD_FillRect+0xe8>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a1b      	ldr	r2, [pc, #108]	@ (80045e0 <BSP_LCD_FillRect+0xf0>)
 8004572:	2134      	movs	r1, #52	@ 0x34
 8004574:	fb01 f303 	mul.w	r3, r1, r3
 8004578:	4413      	add	r3, r2
 800457a:	335c      	adds	r3, #92	@ 0x5c
 800457c:	681c      	ldr	r4, [r3, #0]
 800457e:	f7ff fc47 	bl	8003e10 <BSP_LCD_GetXSize>
 8004582:	4602      	mov	r2, r0
 8004584:	88bb      	ldrh	r3, [r7, #4]
 8004586:	fb03 f202 	mul.w	r2, r3, r2
 800458a:	88fb      	ldrh	r3, [r7, #6]
 800458c:	4413      	add	r3, r2
 800458e:	009b      	lsls	r3, r3, #2
 8004590:	4423      	add	r3, r4
 8004592:	60fb      	str	r3, [r7, #12]
  }
  /* Fill the rectangle */
  LL_FillBuffer(ActiveLayer, (uint32_t *)x_address, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 8004594:	4b10      	ldr	r3, [pc, #64]	@ (80045d8 <BSP_LCD_FillRect+0xe8>)
 8004596:	681c      	ldr	r4, [r3, #0]
 8004598:	68fd      	ldr	r5, [r7, #12]
 800459a:	887e      	ldrh	r6, [r7, #2]
 800459c:	f8b7 8000 	ldrh.w	r8, [r7]
 80045a0:	f7ff fc36 	bl	8003e10 <BSP_LCD_GetXSize>
 80045a4:	4602      	mov	r2, r0
 80045a6:	887b      	ldrh	r3, [r7, #2]
 80045a8:	1ad1      	subs	r1, r2, r3
 80045aa:	4b0b      	ldr	r3, [pc, #44]	@ (80045d8 <BSP_LCD_FillRect+0xe8>)
 80045ac:	681a      	ldr	r2, [r3, #0]
 80045ae:	480b      	ldr	r0, [pc, #44]	@ (80045dc <BSP_LCD_FillRect+0xec>)
 80045b0:	4613      	mov	r3, r2
 80045b2:	005b      	lsls	r3, r3, #1
 80045b4:	4413      	add	r3, r2
 80045b6:	009b      	lsls	r3, r3, #2
 80045b8:	4403      	add	r3, r0
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	9301      	str	r3, [sp, #4]
 80045be:	9100      	str	r1, [sp, #0]
 80045c0:	4643      	mov	r3, r8
 80045c2:	4632      	mov	r2, r6
 80045c4:	4629      	mov	r1, r5
 80045c6:	4620      	mov	r0, r4
 80045c8:	f000 f9d8 	bl	800497c <LL_FillBuffer>
}
 80045cc:	bf00      	nop
 80045ce:	3710      	adds	r7, #16
 80045d0:	46bd      	mov	sp, r7
 80045d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80045d6:	bf00      	nop
 80045d8:	20000994 	.word	0x20000994
 80045dc:	20000998 	.word	0x20000998
 80045e0:	200008ac 	.word	0x200008ac

080045e4 <BSP_LCD_DisplayOn>:
/**
  * @brief  Enables the display.
  * @retval None
  */
void BSP_LCD_DisplayOn(void)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	af00      	add	r7, sp, #0
  /* Display On */
  __HAL_LTDC_ENABLE(&hLtdcHandler);
 80045e8:	4b0a      	ldr	r3, [pc, #40]	@ (8004614 <BSP_LCD_DisplayOn+0x30>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	699a      	ldr	r2, [r3, #24]
 80045ee:	4b09      	ldr	r3, [pc, #36]	@ (8004614 <BSP_LCD_DisplayOn+0x30>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f042 0201 	orr.w	r2, r2, #1
 80045f6:	619a      	str	r2, [r3, #24]
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);        /* Assert LCD_DISP pin */
 80045f8:	2201      	movs	r2, #1
 80045fa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80045fe:	4806      	ldr	r0, [pc, #24]	@ (8004618 <BSP_LCD_DisplayOn+0x34>)
 8004600:	f003 fa4a 	bl	8007a98 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);  /* Assert LCD_BL_CTRL pin */
 8004604:	2201      	movs	r2, #1
 8004606:	2108      	movs	r1, #8
 8004608:	4804      	ldr	r0, [pc, #16]	@ (800461c <BSP_LCD_DisplayOn+0x38>)
 800460a:	f003 fa45 	bl	8007a98 <HAL_GPIO_WritePin>
}
 800460e:	bf00      	nop
 8004610:	bd80      	pop	{r7, pc}
 8004612:	bf00      	nop
 8004614:	200008ac 	.word	0x200008ac
 8004618:	40022000 	.word	0x40022000
 800461c:	40022800 	.word	0x40022800

08004620 <BSP_LCD_MspInit>:
  * @param  hltdc: LTDC handle
  * @param  Params
  * @retval None
  */
__weak void BSP_LCD_MspInit(LTDC_HandleTypeDef *hltdc, void *Params)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b090      	sub	sp, #64	@ 0x40
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
 8004628:	6039      	str	r1, [r7, #0]
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the LTDC and DMA2D clocks */
  __HAL_RCC_LTDC_CLK_ENABLE();
 800462a:	4b64      	ldr	r3, [pc, #400]	@ (80047bc <BSP_LCD_MspInit+0x19c>)
 800462c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800462e:	4a63      	ldr	r2, [pc, #396]	@ (80047bc <BSP_LCD_MspInit+0x19c>)
 8004630:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004634:	6453      	str	r3, [r2, #68]	@ 0x44
 8004636:	4b61      	ldr	r3, [pc, #388]	@ (80047bc <BSP_LCD_MspInit+0x19c>)
 8004638:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800463a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800463e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004640:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_DMA2D_CLK_ENABLE();
 8004642:	4b5e      	ldr	r3, [pc, #376]	@ (80047bc <BSP_LCD_MspInit+0x19c>)
 8004644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004646:	4a5d      	ldr	r2, [pc, #372]	@ (80047bc <BSP_LCD_MspInit+0x19c>)
 8004648:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800464c:	6313      	str	r3, [r2, #48]	@ 0x30
 800464e:	4b5b      	ldr	r3, [pc, #364]	@ (80047bc <BSP_LCD_MspInit+0x19c>)
 8004650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004652:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004656:	627b      	str	r3, [r7, #36]	@ 0x24
 8004658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800465a:	4b58      	ldr	r3, [pc, #352]	@ (80047bc <BSP_LCD_MspInit+0x19c>)
 800465c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800465e:	4a57      	ldr	r2, [pc, #348]	@ (80047bc <BSP_LCD_MspInit+0x19c>)
 8004660:	f043 0310 	orr.w	r3, r3, #16
 8004664:	6313      	str	r3, [r2, #48]	@ 0x30
 8004666:	4b55      	ldr	r3, [pc, #340]	@ (80047bc <BSP_LCD_MspInit+0x19c>)
 8004668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800466a:	f003 0310 	and.w	r3, r3, #16
 800466e:	623b      	str	r3, [r7, #32]
 8004670:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8004672:	4b52      	ldr	r3, [pc, #328]	@ (80047bc <BSP_LCD_MspInit+0x19c>)
 8004674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004676:	4a51      	ldr	r2, [pc, #324]	@ (80047bc <BSP_LCD_MspInit+0x19c>)
 8004678:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800467c:	6313      	str	r3, [r2, #48]	@ 0x30
 800467e:	4b4f      	ldr	r3, [pc, #316]	@ (80047bc <BSP_LCD_MspInit+0x19c>)
 8004680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004682:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004686:	61fb      	str	r3, [r7, #28]
 8004688:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800468a:	4b4c      	ldr	r3, [pc, #304]	@ (80047bc <BSP_LCD_MspInit+0x19c>)
 800468c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800468e:	4a4b      	ldr	r2, [pc, #300]	@ (80047bc <BSP_LCD_MspInit+0x19c>)
 8004690:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004694:	6313      	str	r3, [r2, #48]	@ 0x30
 8004696:	4b49      	ldr	r3, [pc, #292]	@ (80047bc <BSP_LCD_MspInit+0x19c>)
 8004698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800469a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800469e:	61bb      	str	r3, [r7, #24]
 80046a0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 80046a2:	4b46      	ldr	r3, [pc, #280]	@ (80047bc <BSP_LCD_MspInit+0x19c>)
 80046a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046a6:	4a45      	ldr	r2, [pc, #276]	@ (80047bc <BSP_LCD_MspInit+0x19c>)
 80046a8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80046ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80046ae:	4b43      	ldr	r3, [pc, #268]	@ (80047bc <BSP_LCD_MspInit+0x19c>)
 80046b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80046b6:	617b      	str	r3, [r7, #20]
 80046b8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 80046ba:	4b40      	ldr	r3, [pc, #256]	@ (80047bc <BSP_LCD_MspInit+0x19c>)
 80046bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046be:	4a3f      	ldr	r2, [pc, #252]	@ (80047bc <BSP_LCD_MspInit+0x19c>)
 80046c0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80046c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80046c6:	4b3d      	ldr	r3, [pc, #244]	@ (80047bc <BSP_LCD_MspInit+0x19c>)
 80046c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046ce:	613b      	str	r3, [r7, #16]
 80046d0:	693b      	ldr	r3, [r7, #16]
  LCD_DISP_GPIO_CLK_ENABLE();
 80046d2:	4b3a      	ldr	r3, [pc, #232]	@ (80047bc <BSP_LCD_MspInit+0x19c>)
 80046d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046d6:	4a39      	ldr	r2, [pc, #228]	@ (80047bc <BSP_LCD_MspInit+0x19c>)
 80046d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80046de:	4b37      	ldr	r3, [pc, #220]	@ (80047bc <BSP_LCD_MspInit+0x19c>)
 80046e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046e6:	60fb      	str	r3, [r7, #12]
 80046e8:	68fb      	ldr	r3, [r7, #12]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 80046ea:	4b34      	ldr	r3, [pc, #208]	@ (80047bc <BSP_LCD_MspInit+0x19c>)
 80046ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046ee:	4a33      	ldr	r2, [pc, #204]	@ (80047bc <BSP_LCD_MspInit+0x19c>)
 80046f0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80046f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80046f6:	4b31      	ldr	r3, [pc, #196]	@ (80047bc <BSP_LCD_MspInit+0x19c>)
 80046f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046fe:	60bb      	str	r3, [r7, #8]
 8004700:	68bb      	ldr	r3, [r7, #8]

  /*** LTDC Pins configuration ***/
  /* GPIOE configuration */
  gpio_init_structure.Pin       = GPIO_PIN_4;
 8004702:	2310      	movs	r3, #16
 8004704:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8004706:	2302      	movs	r3, #2
 8004708:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Pull      = GPIO_NOPULL;
 800470a:	2300      	movs	r3, #0
 800470c:	637b      	str	r3, [r7, #52]	@ 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 800470e:	2302      	movs	r3, #2
 8004710:	63bb      	str	r3, [r7, #56]	@ 0x38
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;  
 8004712:	230e      	movs	r3, #14
 8004714:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8004716:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800471a:	4619      	mov	r1, r3
 800471c:	4828      	ldr	r0, [pc, #160]	@ (80047c0 <BSP_LCD_MspInit+0x1a0>)
 800471e:	f002 ff03 	bl	8007528 <HAL_GPIO_Init>

  /* GPIOG configuration */
  gpio_init_structure.Pin       = GPIO_PIN_12;
 8004722:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004726:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8004728:	2302      	movs	r3, #2
 800472a:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF9_LTDC;
 800472c:	2309      	movs	r3, #9
 800472e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8004730:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004734:	4619      	mov	r1, r3
 8004736:	4823      	ldr	r0, [pc, #140]	@ (80047c4 <BSP_LCD_MspInit+0x1a4>)
 8004738:	f002 fef6 	bl	8007528 <HAL_GPIO_Init>

  /* GPIOI LTDC alternate configuration */
  gpio_init_structure.Pin       = GPIO_PIN_9 | GPIO_PIN_10 | \
 800473c:	f44f 4366 	mov.w	r3, #58880	@ 0xe600
 8004740:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8004742:	2302      	movs	r3, #2
 8004744:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8004746:	230e      	movs	r3, #14
 8004748:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 800474a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800474e:	4619      	mov	r1, r3
 8004750:	481d      	ldr	r0, [pc, #116]	@ (80047c8 <BSP_LCD_MspInit+0x1a8>)
 8004752:	f002 fee9 	bl	8007528 <HAL_GPIO_Init>

  /* GPIOJ configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
 8004756:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 800475a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                  GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | \
                                  GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | \
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800475c:	2302      	movs	r3, #2
 800475e:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8004760:	230e      	movs	r3, #14
 8004762:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOJ, &gpio_init_structure);  
 8004764:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004768:	4619      	mov	r1, r3
 800476a:	4818      	ldr	r0, [pc, #96]	@ (80047cc <BSP_LCD_MspInit+0x1ac>)
 800476c:	f002 fedc 	bl	8007528 <HAL_GPIO_Init>

  /* GPIOK configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 | \
 8004770:	23f7      	movs	r3, #247	@ 0xf7
 8004772:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                  GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8004774:	2302      	movs	r3, #2
 8004776:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8004778:	230e      	movs	r3, #14
 800477a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOK, &gpio_init_structure);
 800477c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004780:	4619      	mov	r1, r3
 8004782:	4813      	ldr	r0, [pc, #76]	@ (80047d0 <BSP_LCD_MspInit+0x1b0>)
 8004784:	f002 fed0 	bl	8007528 <HAL_GPIO_Init>

  /* LCD_DISP GPIO configuration */
  gpio_init_structure.Pin       = LCD_DISP_PIN;     /* LCD_DISP pin has to be manually controlled */
 8004788:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800478c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 800478e:	2301      	movs	r3, #1
 8004790:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LCD_DISP_GPIO_PORT, &gpio_init_structure);
 8004792:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004796:	4619      	mov	r1, r3
 8004798:	480b      	ldr	r0, [pc, #44]	@ (80047c8 <BSP_LCD_MspInit+0x1a8>)
 800479a:	f002 fec5 	bl	8007528 <HAL_GPIO_Init>

  /* LCD_BL_CTRL GPIO configuration */
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;  /* LCD_BL_CTRL pin has to be manually controlled */
 800479e:	2308      	movs	r3, #8
 80047a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 80047a2:	2301      	movs	r3, #1
 80047a4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 80047a6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80047aa:	4619      	mov	r1, r3
 80047ac:	4808      	ldr	r0, [pc, #32]	@ (80047d0 <BSP_LCD_MspInit+0x1b0>)
 80047ae:	f002 febb 	bl	8007528 <HAL_GPIO_Init>
}
 80047b2:	bf00      	nop
 80047b4:	3740      	adds	r7, #64	@ 0x40
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd80      	pop	{r7, pc}
 80047ba:	bf00      	nop
 80047bc:	40023800 	.word	0x40023800
 80047c0:	40021000 	.word	0x40021000
 80047c4:	40021800 	.word	0x40021800
 80047c8:	40022000 	.word	0x40022000
 80047cc:	40022400 	.word	0x40022400
 80047d0:	40022800 	.word	0x40022800

080047d4 <BSP_LCD_ClockConfig>:
  * @note   This API is called by BSP_LCD_Init()
  *         Being __weak it can be overwritten by the application
  * @retval None
  */
__weak void BSP_LCD_ClockConfig(LTDC_HandleTypeDef *hltdc, void *Params)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b082      	sub	sp, #8
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
 80047dc:	6039      	str	r1, [r7, #0]
  /* RK043FN48H LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/5 = 38.4 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_4 = 38.4/4 = 9.6Mhz */
  periph_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80047de:	4b0a      	ldr	r3, [pc, #40]	@ (8004808 <BSP_LCD_ClockConfig+0x34>)
 80047e0:	2208      	movs	r2, #8
 80047e2:	601a      	str	r2, [r3, #0]
  periph_clk_init_struct.PLLSAI.PLLSAIN = 192;
 80047e4:	4b08      	ldr	r3, [pc, #32]	@ (8004808 <BSP_LCD_ClockConfig+0x34>)
 80047e6:	22c0      	movs	r2, #192	@ 0xc0
 80047e8:	615a      	str	r2, [r3, #20]
  periph_clk_init_struct.PLLSAI.PLLSAIR = RK043FN48H_FREQUENCY_DIVIDER;
 80047ea:	4b07      	ldr	r3, [pc, #28]	@ (8004808 <BSP_LCD_ClockConfig+0x34>)
 80047ec:	2205      	movs	r2, #5
 80047ee:	61da      	str	r2, [r3, #28]
  periph_clk_init_struct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 80047f0:	4b05      	ldr	r3, [pc, #20]	@ (8004808 <BSP_LCD_ClockConfig+0x34>)
 80047f2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80047f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  HAL_RCCEx_PeriphCLKConfig(&periph_clk_init_struct);
 80047f8:	4803      	ldr	r0, [pc, #12]	@ (8004808 <BSP_LCD_ClockConfig+0x34>)
 80047fa:	f005 f829 	bl	8009850 <HAL_RCCEx_PeriphCLKConfig>
}
 80047fe:	bf00      	nop
 8004800:	3708      	adds	r7, #8
 8004802:	46bd      	mov	sp, r7
 8004804:	bd80      	pop	{r7, pc}
 8004806:	bf00      	nop
 8004808:	200009b0 	.word	0x200009b0

0800480c <DrawChar>:
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  * @retval None
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b088      	sub	sp, #32
 8004810:	af00      	add	r7, sp, #0
 8004812:	4603      	mov	r3, r0
 8004814:	603a      	str	r2, [r7, #0]
 8004816:	80fb      	strh	r3, [r7, #6]
 8004818:	460b      	mov	r3, r1
 800481a:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 800481c:	2300      	movs	r3, #0
 800481e:	61fb      	str	r3, [r7, #28]
 8004820:	2300      	movs	r3, #0
 8004822:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t  offset;
  uint8_t  *pchar;
  uint32_t line;
  
  height = DrawProp[ActiveLayer].pFont->Height;
 8004824:	4b53      	ldr	r3, [pc, #332]	@ (8004974 <DrawChar+0x168>)
 8004826:	681a      	ldr	r2, [r3, #0]
 8004828:	4953      	ldr	r1, [pc, #332]	@ (8004978 <DrawChar+0x16c>)
 800482a:	4613      	mov	r3, r2
 800482c:	005b      	lsls	r3, r3, #1
 800482e:	4413      	add	r3, r2
 8004830:	009b      	lsls	r3, r3, #2
 8004832:	440b      	add	r3, r1
 8004834:	3308      	adds	r3, #8
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	88db      	ldrh	r3, [r3, #6]
 800483a:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 800483c:	4b4d      	ldr	r3, [pc, #308]	@ (8004974 <DrawChar+0x168>)
 800483e:	681a      	ldr	r2, [r3, #0]
 8004840:	494d      	ldr	r1, [pc, #308]	@ (8004978 <DrawChar+0x16c>)
 8004842:	4613      	mov	r3, r2
 8004844:	005b      	lsls	r3, r3, #1
 8004846:	4413      	add	r3, r2
 8004848:	009b      	lsls	r3, r3, #2
 800484a:	440b      	add	r3, r1
 800484c:	3308      	adds	r3, #8
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	889b      	ldrh	r3, [r3, #4]
 8004852:	823b      	strh	r3, [r7, #16]
  
  offset =  8 *((width + 7)/8) -  width ;
 8004854:	8a3b      	ldrh	r3, [r7, #16]
 8004856:	3307      	adds	r3, #7
 8004858:	2b00      	cmp	r3, #0
 800485a:	da00      	bge.n	800485e <DrawChar+0x52>
 800485c:	3307      	adds	r3, #7
 800485e:	10db      	asrs	r3, r3, #3
 8004860:	b2db      	uxtb	r3, r3
 8004862:	00db      	lsls	r3, r3, #3
 8004864:	b2da      	uxtb	r2, r3
 8004866:	8a3b      	ldrh	r3, [r7, #16]
 8004868:	b2db      	uxtb	r3, r3
 800486a:	1ad3      	subs	r3, r2, r3
 800486c:	73fb      	strb	r3, [r7, #15]
  
  for(i = 0; i < height; i++)
 800486e:	2300      	movs	r3, #0
 8004870:	61fb      	str	r3, [r7, #28]
 8004872:	e076      	b.n	8004962 <DrawChar+0x156>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8004874:	8a3b      	ldrh	r3, [r7, #16]
 8004876:	3307      	adds	r3, #7
 8004878:	2b00      	cmp	r3, #0
 800487a:	da00      	bge.n	800487e <DrawChar+0x72>
 800487c:	3307      	adds	r3, #7
 800487e:	10db      	asrs	r3, r3, #3
 8004880:	461a      	mov	r2, r3
 8004882:	69fb      	ldr	r3, [r7, #28]
 8004884:	fb02 f303 	mul.w	r3, r2, r3
 8004888:	683a      	ldr	r2, [r7, #0]
 800488a:	4413      	add	r3, r2
 800488c:	60bb      	str	r3, [r7, #8]
    
    switch(((width + 7)/8))
 800488e:	8a3b      	ldrh	r3, [r7, #16]
 8004890:	3307      	adds	r3, #7
 8004892:	2b00      	cmp	r3, #0
 8004894:	da00      	bge.n	8004898 <DrawChar+0x8c>
 8004896:	3307      	adds	r3, #7
 8004898:	10db      	asrs	r3, r3, #3
 800489a:	2b01      	cmp	r3, #1
 800489c:	d002      	beq.n	80048a4 <DrawChar+0x98>
 800489e:	2b02      	cmp	r3, #2
 80048a0:	d004      	beq.n	80048ac <DrawChar+0xa0>
 80048a2:	e00c      	b.n	80048be <DrawChar+0xb2>
    {
      
    case 1:
      line =  pchar[0];      
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	781b      	ldrb	r3, [r3, #0]
 80048a8:	617b      	str	r3, [r7, #20]
      break;
 80048aa:	e016      	b.n	80048da <DrawChar+0xce>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];      
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	781b      	ldrb	r3, [r3, #0]
 80048b0:	021b      	lsls	r3, r3, #8
 80048b2:	68ba      	ldr	r2, [r7, #8]
 80048b4:	3201      	adds	r2, #1
 80048b6:	7812      	ldrb	r2, [r2, #0]
 80048b8:	4313      	orrs	r3, r2
 80048ba:	617b      	str	r3, [r7, #20]
      break;
 80048bc:	e00d      	b.n	80048da <DrawChar+0xce>
      
    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	781b      	ldrb	r3, [r3, #0]
 80048c2:	041a      	lsls	r2, r3, #16
 80048c4:	68bb      	ldr	r3, [r7, #8]
 80048c6:	3301      	adds	r3, #1
 80048c8:	781b      	ldrb	r3, [r3, #0]
 80048ca:	021b      	lsls	r3, r3, #8
 80048cc:	4313      	orrs	r3, r2
 80048ce:	68ba      	ldr	r2, [r7, #8]
 80048d0:	3202      	adds	r2, #2
 80048d2:	7812      	ldrb	r2, [r2, #0]
 80048d4:	4313      	orrs	r3, r2
 80048d6:	617b      	str	r3, [r7, #20]
      break;
 80048d8:	bf00      	nop
    } 
    
    for (j = 0; j < width; j++)
 80048da:	2300      	movs	r3, #0
 80048dc:	61bb      	str	r3, [r7, #24]
 80048de:	e036      	b.n	800494e <DrawChar+0x142>
    {
      if(line & (1 << (width- j + offset- 1))) 
 80048e0:	8a3a      	ldrh	r2, [r7, #16]
 80048e2:	69bb      	ldr	r3, [r7, #24]
 80048e4:	1ad2      	subs	r2, r2, r3
 80048e6:	7bfb      	ldrb	r3, [r7, #15]
 80048e8:	4413      	add	r3, r2
 80048ea:	3b01      	subs	r3, #1
 80048ec:	2201      	movs	r2, #1
 80048ee:	fa02 f303 	lsl.w	r3, r2, r3
 80048f2:	461a      	mov	r2, r3
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	4013      	ands	r3, r2
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d012      	beq.n	8004922 <DrawChar+0x116>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 80048fc:	69bb      	ldr	r3, [r7, #24]
 80048fe:	b29a      	uxth	r2, r3
 8004900:	88fb      	ldrh	r3, [r7, #6]
 8004902:	4413      	add	r3, r2
 8004904:	b298      	uxth	r0, r3
 8004906:	4b1b      	ldr	r3, [pc, #108]	@ (8004974 <DrawChar+0x168>)
 8004908:	681a      	ldr	r2, [r3, #0]
 800490a:	491b      	ldr	r1, [pc, #108]	@ (8004978 <DrawChar+0x16c>)
 800490c:	4613      	mov	r3, r2
 800490e:	005b      	lsls	r3, r3, #1
 8004910:	4413      	add	r3, r2
 8004912:	009b      	lsls	r3, r3, #2
 8004914:	440b      	add	r3, r1
 8004916:	681a      	ldr	r2, [r3, #0]
 8004918:	88bb      	ldrh	r3, [r7, #4]
 800491a:	4619      	mov	r1, r3
 800491c:	f7ff fcee 	bl	80042fc <BSP_LCD_DrawPixel>
 8004920:	e012      	b.n	8004948 <DrawChar+0x13c>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8004922:	69bb      	ldr	r3, [r7, #24]
 8004924:	b29a      	uxth	r2, r3
 8004926:	88fb      	ldrh	r3, [r7, #6]
 8004928:	4413      	add	r3, r2
 800492a:	b298      	uxth	r0, r3
 800492c:	4b11      	ldr	r3, [pc, #68]	@ (8004974 <DrawChar+0x168>)
 800492e:	681a      	ldr	r2, [r3, #0]
 8004930:	4911      	ldr	r1, [pc, #68]	@ (8004978 <DrawChar+0x16c>)
 8004932:	4613      	mov	r3, r2
 8004934:	005b      	lsls	r3, r3, #1
 8004936:	4413      	add	r3, r2
 8004938:	009b      	lsls	r3, r3, #2
 800493a:	440b      	add	r3, r1
 800493c:	3304      	adds	r3, #4
 800493e:	681a      	ldr	r2, [r3, #0]
 8004940:	88bb      	ldrh	r3, [r7, #4]
 8004942:	4619      	mov	r1, r3
 8004944:	f7ff fcda 	bl	80042fc <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8004948:	69bb      	ldr	r3, [r7, #24]
 800494a:	3301      	adds	r3, #1
 800494c:	61bb      	str	r3, [r7, #24]
 800494e:	8a3b      	ldrh	r3, [r7, #16]
 8004950:	69ba      	ldr	r2, [r7, #24]
 8004952:	429a      	cmp	r2, r3
 8004954:	d3c4      	bcc.n	80048e0 <DrawChar+0xd4>
      } 
    }
    Ypos++;
 8004956:	88bb      	ldrh	r3, [r7, #4]
 8004958:	3301      	adds	r3, #1
 800495a:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 800495c:	69fb      	ldr	r3, [r7, #28]
 800495e:	3301      	adds	r3, #1
 8004960:	61fb      	str	r3, [r7, #28]
 8004962:	8a7b      	ldrh	r3, [r7, #18]
 8004964:	69fa      	ldr	r2, [r7, #28]
 8004966:	429a      	cmp	r2, r3
 8004968:	d384      	bcc.n	8004874 <DrawChar+0x68>
  }
}
 800496a:	bf00      	nop
 800496c:	bf00      	nop
 800496e:	3720      	adds	r7, #32
 8004970:	46bd      	mov	sp, r7
 8004972:	bd80      	pop	{r7, pc}
 8004974:	20000994 	.word	0x20000994
 8004978:	20000998 	.word	0x20000998

0800497c <LL_FillBuffer>:
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  * @retval None
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b086      	sub	sp, #24
 8004980:	af02      	add	r7, sp, #8
 8004982:	60f8      	str	r0, [r7, #12]
 8004984:	60b9      	str	r1, [r7, #8]
 8004986:	607a      	str	r2, [r7, #4]
 8004988:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */ 
  hDma2dHandler.Init.Mode         = DMA2D_R2M;
 800498a:	4b1e      	ldr	r3, [pc, #120]	@ (8004a04 <LL_FillBuffer+0x88>)
 800498c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004990:	605a      	str	r2, [r3, #4]
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8004992:	4b1d      	ldr	r3, [pc, #116]	@ (8004a08 <LL_FillBuffer+0x8c>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4a1d      	ldr	r2, [pc, #116]	@ (8004a0c <LL_FillBuffer+0x90>)
 8004998:	2134      	movs	r1, #52	@ 0x34
 800499a:	fb01 f303 	mul.w	r3, r1, r3
 800499e:	4413      	add	r3, r2
 80049a0:	3348      	adds	r3, #72	@ 0x48
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	2b02      	cmp	r3, #2
 80049a6:	d103      	bne.n	80049b0 <LL_FillBuffer+0x34>
  { /* RGB565 format */ 
    hDma2dHandler.Init.ColorMode    = DMA2D_RGB565;
 80049a8:	4b16      	ldr	r3, [pc, #88]	@ (8004a04 <LL_FillBuffer+0x88>)
 80049aa:	2202      	movs	r2, #2
 80049ac:	609a      	str	r2, [r3, #8]
 80049ae:	e002      	b.n	80049b6 <LL_FillBuffer+0x3a>
  }
  else
  { /* ARGB8888 format */
    hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 80049b0:	4b14      	ldr	r3, [pc, #80]	@ (8004a04 <LL_FillBuffer+0x88>)
 80049b2:	2200      	movs	r2, #0
 80049b4:	609a      	str	r2, [r3, #8]
  }
  hDma2dHandler.Init.OutputOffset = OffLine;      
 80049b6:	4a13      	ldr	r2, [pc, #76]	@ (8004a04 <LL_FillBuffer+0x88>)
 80049b8:	69bb      	ldr	r3, [r7, #24]
 80049ba:	60d3      	str	r3, [r2, #12]
  
  hDma2dHandler.Instance = DMA2D;
 80049bc:	4b11      	ldr	r3, [pc, #68]	@ (8004a04 <LL_FillBuffer+0x88>)
 80049be:	4a14      	ldr	r2, [pc, #80]	@ (8004a10 <LL_FillBuffer+0x94>)
 80049c0:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 80049c2:	4810      	ldr	r0, [pc, #64]	@ (8004a04 <LL_FillBuffer+0x88>)
 80049c4:	f002 fa14 	bl	8006df0 <HAL_DMA2D_Init>
 80049c8:	4603      	mov	r3, r0
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d115      	bne.n	80049fa <LL_FillBuffer+0x7e>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, LayerIndex) == HAL_OK) 
 80049ce:	68f9      	ldr	r1, [r7, #12]
 80049d0:	480c      	ldr	r0, [pc, #48]	@ (8004a04 <LL_FillBuffer+0x88>)
 80049d2:	f002 fc7b 	bl	80072cc <HAL_DMA2D_ConfigLayer>
 80049d6:	4603      	mov	r3, r0
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d10e      	bne.n	80049fa <LL_FillBuffer+0x7e>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 80049dc:	68ba      	ldr	r2, [r7, #8]
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	9300      	str	r3, [sp, #0]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	69f9      	ldr	r1, [r7, #28]
 80049e6:	4807      	ldr	r0, [pc, #28]	@ (8004a04 <LL_FillBuffer+0x88>)
 80049e8:	f002 fa4c 	bl	8006e84 <HAL_DMA2D_Start>
 80049ec:	4603      	mov	r3, r0
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d103      	bne.n	80049fa <LL_FillBuffer+0x7e>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 80049f2:	210a      	movs	r1, #10
 80049f4:	4803      	ldr	r0, [pc, #12]	@ (8004a04 <LL_FillBuffer+0x88>)
 80049f6:	f002 fa70 	bl	8006eda <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 80049fa:	bf00      	nop
 80049fc:	3710      	adds	r7, #16
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd80      	pop	{r7, pc}
 8004a02:	bf00      	nop
 8004a04:	20000954 	.word	0x20000954
 8004a08:	20000994 	.word	0x20000994
 8004a0c:	200008ac 	.word	0x200008ac
 8004a10:	4002b000 	.word	0x4002b000

08004a14 <LL_ConvertLineToARGB8888>:
  * @param  xSize: Buffer width
  * @param  ColorMode: Input color mode   
  * @retval None
  */
static void LL_ConvertLineToARGB8888(void *pSrc, void *pDst, uint32_t xSize, uint32_t ColorMode)
{    
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b086      	sub	sp, #24
 8004a18:	af02      	add	r7, sp, #8
 8004a1a:	60f8      	str	r0, [r7, #12]
 8004a1c:	60b9      	str	r1, [r7, #8]
 8004a1e:	607a      	str	r2, [r7, #4]
 8004a20:	603b      	str	r3, [r7, #0]
  /* Configure the DMA2D Mode, Color Mode and output offset */
  hDma2dHandler.Init.Mode         = DMA2D_M2M_PFC;
 8004a22:	4b1c      	ldr	r3, [pc, #112]	@ (8004a94 <LL_ConvertLineToARGB8888+0x80>)
 8004a24:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8004a28:	605a      	str	r2, [r3, #4]
  hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8004a2a:	4b1a      	ldr	r3, [pc, #104]	@ (8004a94 <LL_ConvertLineToARGB8888+0x80>)
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	609a      	str	r2, [r3, #8]
  hDma2dHandler.Init.OutputOffset = 0;     
 8004a30:	4b18      	ldr	r3, [pc, #96]	@ (8004a94 <LL_ConvertLineToARGB8888+0x80>)
 8004a32:	2200      	movs	r2, #0
 8004a34:	60da      	str	r2, [r3, #12]
  
  /* Foreground Configuration */
  hDma2dHandler.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8004a36:	4b17      	ldr	r3, [pc, #92]	@ (8004a94 <LL_ConvertLineToARGB8888+0x80>)
 8004a38:	2200      	movs	r2, #0
 8004a3a:	631a      	str	r2, [r3, #48]	@ 0x30
  hDma2dHandler.LayerCfg[1].InputAlpha = 0xFF;
 8004a3c:	4b15      	ldr	r3, [pc, #84]	@ (8004a94 <LL_ConvertLineToARGB8888+0x80>)
 8004a3e:	22ff      	movs	r2, #255	@ 0xff
 8004a40:	635a      	str	r2, [r3, #52]	@ 0x34
  hDma2dHandler.LayerCfg[1].InputColorMode = ColorMode;
 8004a42:	4a14      	ldr	r2, [pc, #80]	@ (8004a94 <LL_ConvertLineToARGB8888+0x80>)
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	62d3      	str	r3, [r2, #44]	@ 0x2c
  hDma2dHandler.LayerCfg[1].InputOffset = 0;
 8004a48:	4b12      	ldr	r3, [pc, #72]	@ (8004a94 <LL_ConvertLineToARGB8888+0x80>)
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	629a      	str	r2, [r3, #40]	@ 0x28
  
  hDma2dHandler.Instance = DMA2D; 
 8004a4e:	4b11      	ldr	r3, [pc, #68]	@ (8004a94 <LL_ConvertLineToARGB8888+0x80>)
 8004a50:	4a11      	ldr	r2, [pc, #68]	@ (8004a98 <LL_ConvertLineToARGB8888+0x84>)
 8004a52:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 8004a54:	480f      	ldr	r0, [pc, #60]	@ (8004a94 <LL_ConvertLineToARGB8888+0x80>)
 8004a56:	f002 f9cb 	bl	8006df0 <HAL_DMA2D_Init>
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d115      	bne.n	8004a8c <LL_ConvertLineToARGB8888+0x78>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, 1) == HAL_OK) 
 8004a60:	2101      	movs	r1, #1
 8004a62:	480c      	ldr	r0, [pc, #48]	@ (8004a94 <LL_ConvertLineToARGB8888+0x80>)
 8004a64:	f002 fc32 	bl	80072cc <HAL_DMA2D_ConfigLayer>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d10e      	bne.n	8004a8c <LL_ConvertLineToARGB8888+0x78>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, (uint32_t)pSrc, (uint32_t)pDst, xSize, 1) == HAL_OK)
 8004a6e:	68f9      	ldr	r1, [r7, #12]
 8004a70:	68ba      	ldr	r2, [r7, #8]
 8004a72:	2301      	movs	r3, #1
 8004a74:	9300      	str	r3, [sp, #0]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	4806      	ldr	r0, [pc, #24]	@ (8004a94 <LL_ConvertLineToARGB8888+0x80>)
 8004a7a:	f002 fa03 	bl	8006e84 <HAL_DMA2D_Start>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d103      	bne.n	8004a8c <LL_ConvertLineToARGB8888+0x78>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 8004a84:	210a      	movs	r1, #10
 8004a86:	4803      	ldr	r0, [pc, #12]	@ (8004a94 <LL_ConvertLineToARGB8888+0x80>)
 8004a88:	f002 fa27 	bl	8006eda <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8004a8c:	bf00      	nop
 8004a8e:	3710      	adds	r7, #16
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}
 8004a94:	20000954 	.word	0x20000954
 8004a98:	4002b000 	.word	0x4002b000

08004a9c <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 8004aa0:	4b29      	ldr	r3, [pc, #164]	@ (8004b48 <BSP_SDRAM_Init+0xac>)
 8004aa2:	4a2a      	ldr	r2, [pc, #168]	@ (8004b4c <BSP_SDRAM_Init+0xb0>)
 8004aa4:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SD clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 8004aa6:	4b2a      	ldr	r3, [pc, #168]	@ (8004b50 <BSP_SDRAM_Init+0xb4>)
 8004aa8:	2202      	movs	r2, #2
 8004aaa:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 8004aac:	4b28      	ldr	r3, [pc, #160]	@ (8004b50 <BSP_SDRAM_Init+0xb4>)
 8004aae:	2207      	movs	r2, #7
 8004ab0:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 8004ab2:	4b27      	ldr	r3, [pc, #156]	@ (8004b50 <BSP_SDRAM_Init+0xb4>)
 8004ab4:	2204      	movs	r2, #4
 8004ab6:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 8004ab8:	4b25      	ldr	r3, [pc, #148]	@ (8004b50 <BSP_SDRAM_Init+0xb4>)
 8004aba:	2207      	movs	r2, #7
 8004abc:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 8004abe:	4b24      	ldr	r3, [pc, #144]	@ (8004b50 <BSP_SDRAM_Init+0xb4>)
 8004ac0:	2202      	movs	r2, #2
 8004ac2:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 8004ac4:	4b22      	ldr	r3, [pc, #136]	@ (8004b50 <BSP_SDRAM_Init+0xb4>)
 8004ac6:	2202      	movs	r2, #2
 8004ac8:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 8004aca:	4b21      	ldr	r3, [pc, #132]	@ (8004b50 <BSP_SDRAM_Init+0xb4>)
 8004acc:	2202      	movs	r2, #2
 8004ace:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 8004ad0:	4b1d      	ldr	r3, [pc, #116]	@ (8004b48 <BSP_SDRAM_Init+0xac>)
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8004ad6:	4b1c      	ldr	r3, [pc, #112]	@ (8004b48 <BSP_SDRAM_Init+0xac>)
 8004ad8:	2200      	movs	r2, #0
 8004ada:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8004adc:	4b1a      	ldr	r3, [pc, #104]	@ (8004b48 <BSP_SDRAM_Init+0xac>)
 8004ade:	2204      	movs	r2, #4
 8004ae0:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8004ae2:	4b19      	ldr	r3, [pc, #100]	@ (8004b48 <BSP_SDRAM_Init+0xac>)
 8004ae4:	2210      	movs	r2, #16
 8004ae6:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8004ae8:	4b17      	ldr	r3, [pc, #92]	@ (8004b48 <BSP_SDRAM_Init+0xac>)
 8004aea:	2240      	movs	r2, #64	@ 0x40
 8004aec:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_2;
 8004aee:	4b16      	ldr	r3, [pc, #88]	@ (8004b48 <BSP_SDRAM_Init+0xac>)
 8004af0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004af4:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8004af6:	4b14      	ldr	r3, [pc, #80]	@ (8004b48 <BSP_SDRAM_Init+0xac>)
 8004af8:	2200      	movs	r2, #0
 8004afa:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8004afc:	4b12      	ldr	r3, [pc, #72]	@ (8004b48 <BSP_SDRAM_Init+0xac>)
 8004afe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004b02:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8004b04:	4b10      	ldr	r3, [pc, #64]	@ (8004b48 <BSP_SDRAM_Init+0xac>)
 8004b06:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004b0a:	625a      	str	r2, [r3, #36]	@ 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 8004b0c:	4b0e      	ldr	r3, [pc, #56]	@ (8004b48 <BSP_SDRAM_Init+0xac>)
 8004b0e:	2200      	movs	r2, #0
 8004b10:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 8004b12:	2100      	movs	r1, #0
 8004b14:	480c      	ldr	r0, [pc, #48]	@ (8004b48 <BSP_SDRAM_Init+0xac>)
 8004b16:	f000 f87f 	bl	8004c18 <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 8004b1a:	490d      	ldr	r1, [pc, #52]	@ (8004b50 <BSP_SDRAM_Init+0xb4>)
 8004b1c:	480a      	ldr	r0, [pc, #40]	@ (8004b48 <BSP_SDRAM_Init+0xac>)
 8004b1e:	f005 fe5d 	bl	800a7dc <HAL_SDRAM_Init>
 8004b22:	4603      	mov	r3, r0
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d003      	beq.n	8004b30 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8004b28:	4b0a      	ldr	r3, [pc, #40]	@ (8004b54 <BSP_SDRAM_Init+0xb8>)
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	701a      	strb	r2, [r3, #0]
 8004b2e:	e002      	b.n	8004b36 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8004b30:	4b08      	ldr	r3, [pc, #32]	@ (8004b54 <BSP_SDRAM_Init+0xb8>)
 8004b32:	2200      	movs	r2, #0
 8004b34:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8004b36:	f240 6003 	movw	r0, #1539	@ 0x603
 8004b3a:	f000 f80d 	bl	8004b58 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 8004b3e:	4b05      	ldr	r3, [pc, #20]	@ (8004b54 <BSP_SDRAM_Init+0xb8>)
 8004b40:	781b      	ldrb	r3, [r3, #0]
}
 8004b42:	4618      	mov	r0, r3
 8004b44:	bd80      	pop	{r7, pc}
 8004b46:	bf00      	nop
 8004b48:	20000a34 	.word	0x20000a34
 8004b4c:	a0000140 	.word	0xa0000140
 8004b50:	20000a68 	.word	0x20000a68
 8004b54:	20000044 	.word	0x20000044

08004b58 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b084      	sub	sp, #16
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 8004b60:	2300      	movs	r3, #0
 8004b62:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 8004b64:	4b2a      	ldr	r3, [pc, #168]	@ (8004c10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004b66:	2201      	movs	r2, #1
 8004b68:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8004b6a:	4b29      	ldr	r3, [pc, #164]	@ (8004c10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004b6c:	2210      	movs	r2, #16
 8004b6e:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8004b70:	4b27      	ldr	r3, [pc, #156]	@ (8004c10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004b72:	2201      	movs	r2, #1
 8004b74:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8004b76:	4b26      	ldr	r3, [pc, #152]	@ (8004c10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004b78:	2200      	movs	r2, #0
 8004b7a:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8004b7c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004b80:	4923      	ldr	r1, [pc, #140]	@ (8004c10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004b82:	4824      	ldr	r0, [pc, #144]	@ (8004c14 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8004b84:	f005 fe5e 	bl	800a844 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8004b88:	2001      	movs	r0, #1
 8004b8a:	f001 f993 	bl	8005eb4 <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 8004b8e:	4b20      	ldr	r3, [pc, #128]	@ (8004c10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004b90:	2202      	movs	r2, #2
 8004b92:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8004b94:	4b1e      	ldr	r3, [pc, #120]	@ (8004c10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004b96:	2210      	movs	r2, #16
 8004b98:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8004b9a:	4b1d      	ldr	r3, [pc, #116]	@ (8004c10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004b9c:	2201      	movs	r2, #1
 8004b9e:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8004ba0:	4b1b      	ldr	r3, [pc, #108]	@ (8004c10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 8004ba6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004baa:	4919      	ldr	r1, [pc, #100]	@ (8004c10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004bac:	4819      	ldr	r0, [pc, #100]	@ (8004c14 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8004bae:	f005 fe49 	bl	800a844 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8004bb2:	4b17      	ldr	r3, [pc, #92]	@ (8004c10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004bb4:	2203      	movs	r2, #3
 8004bb6:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8004bb8:	4b15      	ldr	r3, [pc, #84]	@ (8004c10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004bba:	2210      	movs	r2, #16
 8004bbc:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 8004bbe:	4b14      	ldr	r3, [pc, #80]	@ (8004c10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004bc0:	2208      	movs	r2, #8
 8004bc2:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8004bc4:	4b12      	ldr	r3, [pc, #72]	@ (8004c10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8004bca:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004bce:	4910      	ldr	r1, [pc, #64]	@ (8004c10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004bd0:	4810      	ldr	r0, [pc, #64]	@ (8004c14 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8004bd2:	f005 fe37 	bl	800a844 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 8004bd6:	f44f 7308 	mov.w	r3, #544	@ 0x220
 8004bda:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_2           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 8004bdc:	4b0c      	ldr	r3, [pc, #48]	@ (8004c10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004bde:	2204      	movs	r2, #4
 8004be0:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8004be2:	4b0b      	ldr	r3, [pc, #44]	@ (8004c10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004be4:	2210      	movs	r2, #16
 8004be6:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8004be8:	4b09      	ldr	r3, [pc, #36]	@ (8004c10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004bea:	2201      	movs	r2, #1
 8004bec:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	4a07      	ldr	r2, [pc, #28]	@ (8004c10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004bf2:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8004bf4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004bf8:	4905      	ldr	r1, [pc, #20]	@ (8004c10 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004bfa:	4806      	ldr	r0, [pc, #24]	@ (8004c14 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8004bfc:	f005 fe22 	bl	800a844 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 8004c00:	6879      	ldr	r1, [r7, #4]
 8004c02:	4804      	ldr	r0, [pc, #16]	@ (8004c14 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8004c04:	f005 fe53 	bl	800a8ae <HAL_SDRAM_ProgramRefreshRate>
}
 8004c08:	bf00      	nop
 8004c0a:	3710      	adds	r7, #16
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bd80      	pop	{r7, pc}
 8004c10:	20000a84 	.word	0x20000a84
 8004c14:	20000a34 	.word	0x20000a34

08004c18 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b090      	sub	sp, #64	@ 0x40
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
 8004c20:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8004c22:	4b70      	ldr	r3, [pc, #448]	@ (8004de4 <BSP_SDRAM_MspInit+0x1cc>)
 8004c24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c26:	4a6f      	ldr	r2, [pc, #444]	@ (8004de4 <BSP_SDRAM_MspInit+0x1cc>)
 8004c28:	f043 0301 	orr.w	r3, r3, #1
 8004c2c:	6393      	str	r3, [r2, #56]	@ 0x38
 8004c2e:	4b6d      	ldr	r3, [pc, #436]	@ (8004de4 <BSP_SDRAM_MspInit+0x1cc>)
 8004c30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c32:	f003 0301 	and.w	r3, r3, #1
 8004c36:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8004c3a:	4b6a      	ldr	r3, [pc, #424]	@ (8004de4 <BSP_SDRAM_MspInit+0x1cc>)
 8004c3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c3e:	4a69      	ldr	r2, [pc, #420]	@ (8004de4 <BSP_SDRAM_MspInit+0x1cc>)
 8004c40:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004c44:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c46:	4b67      	ldr	r3, [pc, #412]	@ (8004de4 <BSP_SDRAM_MspInit+0x1cc>)
 8004c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004c52:	4b64      	ldr	r3, [pc, #400]	@ (8004de4 <BSP_SDRAM_MspInit+0x1cc>)
 8004c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c56:	4a63      	ldr	r2, [pc, #396]	@ (8004de4 <BSP_SDRAM_MspInit+0x1cc>)
 8004c58:	f043 0304 	orr.w	r3, r3, #4
 8004c5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c5e:	4b61      	ldr	r3, [pc, #388]	@ (8004de4 <BSP_SDRAM_MspInit+0x1cc>)
 8004c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c62:	f003 0304 	and.w	r3, r3, #4
 8004c66:	623b      	str	r3, [r7, #32]
 8004c68:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004c6a:	4b5e      	ldr	r3, [pc, #376]	@ (8004de4 <BSP_SDRAM_MspInit+0x1cc>)
 8004c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c6e:	4a5d      	ldr	r2, [pc, #372]	@ (8004de4 <BSP_SDRAM_MspInit+0x1cc>)
 8004c70:	f043 0308 	orr.w	r3, r3, #8
 8004c74:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c76:	4b5b      	ldr	r3, [pc, #364]	@ (8004de4 <BSP_SDRAM_MspInit+0x1cc>)
 8004c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c7a:	f003 0308 	and.w	r3, r3, #8
 8004c7e:	61fb      	str	r3, [r7, #28]
 8004c80:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004c82:	4b58      	ldr	r3, [pc, #352]	@ (8004de4 <BSP_SDRAM_MspInit+0x1cc>)
 8004c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c86:	4a57      	ldr	r2, [pc, #348]	@ (8004de4 <BSP_SDRAM_MspInit+0x1cc>)
 8004c88:	f043 0310 	orr.w	r3, r3, #16
 8004c8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004c8e:	4b55      	ldr	r3, [pc, #340]	@ (8004de4 <BSP_SDRAM_MspInit+0x1cc>)
 8004c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c92:	f003 0310 	and.w	r3, r3, #16
 8004c96:	61bb      	str	r3, [r7, #24]
 8004c98:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004c9a:	4b52      	ldr	r3, [pc, #328]	@ (8004de4 <BSP_SDRAM_MspInit+0x1cc>)
 8004c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c9e:	4a51      	ldr	r2, [pc, #324]	@ (8004de4 <BSP_SDRAM_MspInit+0x1cc>)
 8004ca0:	f043 0320 	orr.w	r3, r3, #32
 8004ca4:	6313      	str	r3, [r2, #48]	@ 0x30
 8004ca6:	4b4f      	ldr	r3, [pc, #316]	@ (8004de4 <BSP_SDRAM_MspInit+0x1cc>)
 8004ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004caa:	f003 0320 	and.w	r3, r3, #32
 8004cae:	617b      	str	r3, [r7, #20]
 8004cb0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8004cb2:	4b4c      	ldr	r3, [pc, #304]	@ (8004de4 <BSP_SDRAM_MspInit+0x1cc>)
 8004cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cb6:	4a4b      	ldr	r2, [pc, #300]	@ (8004de4 <BSP_SDRAM_MspInit+0x1cc>)
 8004cb8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004cbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8004cbe:	4b49      	ldr	r3, [pc, #292]	@ (8004de4 <BSP_SDRAM_MspInit+0x1cc>)
 8004cc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cc6:	613b      	str	r3, [r7, #16]
 8004cc8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004cca:	4b46      	ldr	r3, [pc, #280]	@ (8004de4 <BSP_SDRAM_MspInit+0x1cc>)
 8004ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cce:	4a45      	ldr	r2, [pc, #276]	@ (8004de4 <BSP_SDRAM_MspInit+0x1cc>)
 8004cd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004cd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8004cd6:	4b43      	ldr	r3, [pc, #268]	@ (8004de4 <BSP_SDRAM_MspInit+0x1cc>)
 8004cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cde:	60fb      	str	r3, [r7, #12]
 8004ce0:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8004ce2:	2302      	movs	r3, #2
 8004ce4:	633b      	str	r3, [r7, #48]	@ 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	637b      	str	r3, [r7, #52]	@ 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 8004cea:	2302      	movs	r3, #2
 8004cec:	63bb      	str	r3, [r7, #56]	@ 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8004cee:	230c      	movs	r3, #12
 8004cf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  
  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_3;
 8004cf2:	2308      	movs	r3, #8
 8004cf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 8004cf6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004cfa:	4619      	mov	r1, r3
 8004cfc:	483a      	ldr	r0, [pc, #232]	@ (8004de8 <BSP_SDRAM_MspInit+0x1d0>)
 8004cfe:	f002 fc13 	bl	8007528 <HAL_GPIO_Init>

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 |
 8004d02:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8004d06:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8004d08:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004d0c:	4619      	mov	r1, r3
 8004d0e:	4837      	ldr	r0, [pc, #220]	@ (8004dec <BSP_SDRAM_MspInit+0x1d4>)
 8004d10:	f002 fc0a 	bl	8007528 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8004d14:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8004d18:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8004d1a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004d1e:	4619      	mov	r1, r3
 8004d20:	4833      	ldr	r0, [pc, #204]	@ (8004df0 <BSP_SDRAM_MspInit+0x1d8>)
 8004d22:	f002 fc01 	bl	8007528 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8004d26:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8004d2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8004d2c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004d30:	4619      	mov	r1, r3
 8004d32:	4830      	ldr	r0, [pc, #192]	@ (8004df4 <BSP_SDRAM_MspInit+0x1dc>)
 8004d34:	f002 fbf8 	bl	8007528 <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
 8004d38:	f248 1333 	movw	r3, #33075	@ 0x8133
 8004d3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8004d3e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004d42:	4619      	mov	r1, r3
 8004d44:	482c      	ldr	r0, [pc, #176]	@ (8004df8 <BSP_SDRAM_MspInit+0x1e0>)
 8004d46:	f002 fbef 	bl	8007528 <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
 8004d4a:	2328      	movs	r3, #40	@ 0x28
 8004d4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 8004d4e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004d52:	4619      	mov	r1, r3
 8004d54:	4829      	ldr	r0, [pc, #164]	@ (8004dfc <BSP_SDRAM_MspInit+0x1e4>)
 8004d56:	f002 fbe7 	bl	8007528 <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8004d5a:	4b29      	ldr	r3, [pc, #164]	@ (8004e00 <BSP_SDRAM_MspInit+0x1e8>)
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8004d60:	4b27      	ldr	r3, [pc, #156]	@ (8004e00 <BSP_SDRAM_MspInit+0x1e8>)
 8004d62:	2280      	movs	r2, #128	@ 0x80
 8004d64:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8004d66:	4b26      	ldr	r3, [pc, #152]	@ (8004e00 <BSP_SDRAM_MspInit+0x1e8>)
 8004d68:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004d6c:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 8004d6e:	4b24      	ldr	r3, [pc, #144]	@ (8004e00 <BSP_SDRAM_MspInit+0x1e8>)
 8004d70:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004d74:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004d76:	4b22      	ldr	r3, [pc, #136]	@ (8004e00 <BSP_SDRAM_MspInit+0x1e8>)
 8004d78:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004d7c:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8004d7e:	4b20      	ldr	r3, [pc, #128]	@ (8004e00 <BSP_SDRAM_MspInit+0x1e8>)
 8004d80:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004d84:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 8004d86:	4b1e      	ldr	r3, [pc, #120]	@ (8004e00 <BSP_SDRAM_MspInit+0x1e8>)
 8004d88:	2200      	movs	r2, #0
 8004d8a:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 8004d8c:	4b1c      	ldr	r3, [pc, #112]	@ (8004e00 <BSP_SDRAM_MspInit+0x1e8>)
 8004d8e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004d92:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 8004d94:	4b1a      	ldr	r3, [pc, #104]	@ (8004e00 <BSP_SDRAM_MspInit+0x1e8>)
 8004d96:	2200      	movs	r2, #0
 8004d98:	625a      	str	r2, [r3, #36]	@ 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8004d9a:	4b19      	ldr	r3, [pc, #100]	@ (8004e00 <BSP_SDRAM_MspInit+0x1e8>)
 8004d9c:	2203      	movs	r2, #3
 8004d9e:	629a      	str	r2, [r3, #40]	@ 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8004da0:	4b17      	ldr	r3, [pc, #92]	@ (8004e00 <BSP_SDRAM_MspInit+0x1e8>)
 8004da2:	2200      	movs	r2, #0
 8004da4:	62da      	str	r2, [r3, #44]	@ 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8004da6:	4b16      	ldr	r3, [pc, #88]	@ (8004e00 <BSP_SDRAM_MspInit+0x1e8>)
 8004da8:	2200      	movs	r2, #0
 8004daa:	631a      	str	r2, [r3, #48]	@ 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 8004dac:	4b14      	ldr	r3, [pc, #80]	@ (8004e00 <BSP_SDRAM_MspInit+0x1e8>)
 8004dae:	4a15      	ldr	r2, [pc, #84]	@ (8004e04 <BSP_SDRAM_MspInit+0x1ec>)
 8004db0:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	4a12      	ldr	r2, [pc, #72]	@ (8004e00 <BSP_SDRAM_MspInit+0x1e8>)
 8004db6:	631a      	str	r2, [r3, #48]	@ 0x30
 8004db8:	4a11      	ldr	r2, [pc, #68]	@ (8004e00 <BSP_SDRAM_MspInit+0x1e8>)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6393      	str	r3, [r2, #56]	@ 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 8004dbe:	4810      	ldr	r0, [pc, #64]	@ (8004e00 <BSP_SDRAM_MspInit+0x1e8>)
 8004dc0:	f001 ff06 	bl	8006bd0 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 8004dc4:	480e      	ldr	r0, [pc, #56]	@ (8004e00 <BSP_SDRAM_MspInit+0x1e8>)
 8004dc6:	f001 fe55 	bl	8006a74 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8004dca:	2200      	movs	r2, #0
 8004dcc:	210f      	movs	r1, #15
 8004dce:	2038      	movs	r0, #56	@ 0x38
 8004dd0:	f001 fd46 	bl	8006860 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8004dd4:	2038      	movs	r0, #56	@ 0x38
 8004dd6:	f001 fd5f 	bl	8006898 <HAL_NVIC_EnableIRQ>
}
 8004dda:	bf00      	nop
 8004ddc:	3740      	adds	r7, #64	@ 0x40
 8004dde:	46bd      	mov	sp, r7
 8004de0:	bd80      	pop	{r7, pc}
 8004de2:	bf00      	nop
 8004de4:	40023800 	.word	0x40023800
 8004de8:	40020800 	.word	0x40020800
 8004dec:	40020c00 	.word	0x40020c00
 8004df0:	40021000 	.word	0x40021000
 8004df4:	40021400 	.word	0x40021400
 8004df8:	40021800 	.word	0x40021800
 8004dfc:	40021c00 	.word	0x40021c00
 8004e00:	20000a94 	.word	0x20000a94
 8004e04:	40026410 	.word	0x40026410

08004e08 <BSP_TS_Init>:
  * @param  ts_SizeX: Maximum X size of the TS area on LCD
  * @param  ts_SizeY: Maximum Y size of the TS area on LCD
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t ts_SizeX, uint16_t ts_SizeY)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b084      	sub	sp, #16
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	4603      	mov	r3, r0
 8004e10:	460a      	mov	r2, r1
 8004e12:	80fb      	strh	r3, [r7, #6]
 8004e14:	4613      	mov	r3, r2
 8004e16:	80bb      	strh	r3, [r7, #4]
  uint8_t status = TS_OK;
 8004e18:	2300      	movs	r3, #0
 8004e1a:	73fb      	strb	r3, [r7, #15]
  tsXBoundary = ts_SizeX;
 8004e1c:	4a14      	ldr	r2, [pc, #80]	@ (8004e70 <BSP_TS_Init+0x68>)
 8004e1e:	88fb      	ldrh	r3, [r7, #6]
 8004e20:	8013      	strh	r3, [r2, #0]
  tsYBoundary = ts_SizeY;
 8004e22:	4a14      	ldr	r2, [pc, #80]	@ (8004e74 <BSP_TS_Init+0x6c>)
 8004e24:	88bb      	ldrh	r3, [r7, #4]
 8004e26:	8013      	strh	r3, [r2, #0]
  
  /* Read ID and verify if the touch screen driver is ready */
  ft5336_ts_drv.Init(TS_I2C_ADDRESS);
 8004e28:	4b13      	ldr	r3, [pc, #76]	@ (8004e78 <BSP_TS_Init+0x70>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	2070      	movs	r0, #112	@ 0x70
 8004e2e:	4798      	blx	r3
  if(ft5336_ts_drv.ReadID(TS_I2C_ADDRESS) == FT5336_ID_VALUE)
 8004e30:	4b11      	ldr	r3, [pc, #68]	@ (8004e78 <BSP_TS_Init+0x70>)
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	2070      	movs	r0, #112	@ 0x70
 8004e36:	4798      	blx	r3
 8004e38:	4603      	mov	r3, r0
 8004e3a:	2b51      	cmp	r3, #81	@ 0x51
 8004e3c:	d110      	bne.n	8004e60 <BSP_TS_Init+0x58>
  { 
    /* Initialize the TS driver structure */
    tsDriver = &ft5336_ts_drv;
 8004e3e:	4b0f      	ldr	r3, [pc, #60]	@ (8004e7c <BSP_TS_Init+0x74>)
 8004e40:	4a0d      	ldr	r2, [pc, #52]	@ (8004e78 <BSP_TS_Init+0x70>)
 8004e42:	601a      	str	r2, [r3, #0]
    I2cAddress = TS_I2C_ADDRESS;
 8004e44:	4b0e      	ldr	r3, [pc, #56]	@ (8004e80 <BSP_TS_Init+0x78>)
 8004e46:	2270      	movs	r2, #112	@ 0x70
 8004e48:	701a      	strb	r2, [r3, #0]
    tsOrientation = TS_SWAP_XY;
 8004e4a:	4b0e      	ldr	r3, [pc, #56]	@ (8004e84 <BSP_TS_Init+0x7c>)
 8004e4c:	2208      	movs	r2, #8
 8004e4e:	701a      	strb	r2, [r3, #0]

    /* Initialize the TS driver */
    tsDriver->Start(I2cAddress);
 8004e50:	4b0a      	ldr	r3, [pc, #40]	@ (8004e7c <BSP_TS_Init+0x74>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	68db      	ldr	r3, [r3, #12]
 8004e56:	4a0a      	ldr	r2, [pc, #40]	@ (8004e80 <BSP_TS_Init+0x78>)
 8004e58:	7812      	ldrb	r2, [r2, #0]
 8004e5a:	4610      	mov	r0, r2
 8004e5c:	4798      	blx	r3
 8004e5e:	e001      	b.n	8004e64 <BSP_TS_Init+0x5c>
  }
  else
  {
    status = TS_DEVICE_NOT_FOUND;
 8004e60:	2303      	movs	r3, #3
 8004e62:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8004e64:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e66:	4618      	mov	r0, r3
 8004e68:	3710      	adds	r7, #16
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	bd80      	pop	{r7, pc}
 8004e6e:	bf00      	nop
 8004e70:	20000af8 	.word	0x20000af8
 8004e74:	20000afa 	.word	0x20000afa
 8004e78:	2000000c 	.word	0x2000000c
 8004e7c:	20000af4 	.word	0x20000af4
 8004e80:	20000afd 	.word	0x20000afd
 8004e84:	20000afc 	.word	0x20000afc

08004e88 <BSP_TS_GetState>:
  * @brief  Returns status and positions of the touch screen.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_GetState(TS_StateTypeDef *TS_State)
{
 8004e88:	b590      	push	{r4, r7, lr}
 8004e8a:	b097      	sub	sp, #92	@ 0x5c
 8004e8c:	af02      	add	r7, sp, #8
 8004e8e:	6078      	str	r0, [r7, #4]
  static uint32_t _x[TS_MAX_NB_TOUCH] = {0, 0};
  static uint32_t _y[TS_MAX_NB_TOUCH] = {0, 0};
  uint8_t ts_status = TS_OK;
 8004e90:	2300      	movs	r3, #0
 8004e92:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  uint16_t brute_y[TS_MAX_NB_TOUCH];
  uint16_t x_diff;
  uint16_t y_diff;
  uint32_t index;
#if (TS_MULTI_TOUCH_SUPPORTED == 1)
  uint32_t weight = 0;
 8004e96:	2300      	movs	r3, #0
 8004e98:	613b      	str	r3, [r7, #16]
  uint32_t area = 0;
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	60fb      	str	r3, [r7, #12]
  uint32_t event = 0;
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	60bb      	str	r3, [r7, #8]
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  /* Check and update the number of touches active detected */
  TS_State->touchDetected = tsDriver->DetectTouch(I2cAddress);
 8004ea2:	4bb8      	ldr	r3, [pc, #736]	@ (8005184 <BSP_TS_GetState+0x2fc>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	691b      	ldr	r3, [r3, #16]
 8004ea8:	4ab7      	ldr	r2, [pc, #732]	@ (8005188 <BSP_TS_GetState+0x300>)
 8004eaa:	7812      	ldrb	r2, [r2, #0]
 8004eac:	4610      	mov	r0, r2
 8004eae:	4798      	blx	r3
 8004eb0:	4603      	mov	r3, r0
 8004eb2:	461a      	mov	r2, r3
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	701a      	strb	r2, [r3, #0]
  
  if(TS_State->touchDetected)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	781b      	ldrb	r3, [r3, #0]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	f000 8198 	beq.w	80051f2 <BSP_TS_GetState+0x36a>
  {
    for(index=0; index < TS_State->touchDetected; index++)
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004ec6:	e187      	b.n	80051d8 <BSP_TS_GetState+0x350>
    {
      /* Get each touch coordinates */
      tsDriver->GetXY(I2cAddress, &(brute_x[index]), &(brute_y[index]));
 8004ec8:	4bae      	ldr	r3, [pc, #696]	@ (8005184 <BSP_TS_GetState+0x2fc>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	695b      	ldr	r3, [r3, #20]
 8004ece:	4aae      	ldr	r2, [pc, #696]	@ (8005188 <BSP_TS_GetState+0x300>)
 8004ed0:	7812      	ldrb	r2, [r2, #0]
 8004ed2:	4614      	mov	r4, r2
 8004ed4:	f107 0120 	add.w	r1, r7, #32
 8004ed8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004eda:	0052      	lsls	r2, r2, #1
 8004edc:	1888      	adds	r0, r1, r2
 8004ede:	f107 0114 	add.w	r1, r7, #20
 8004ee2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004ee4:	0052      	lsls	r2, r2, #1
 8004ee6:	440a      	add	r2, r1
 8004ee8:	4601      	mov	r1, r0
 8004eea:	4620      	mov	r0, r4
 8004eec:	4798      	blx	r3

      if(tsOrientation == TS_SWAP_NONE)
 8004eee:	4ba7      	ldr	r3, [pc, #668]	@ (800518c <BSP_TS_GetState+0x304>)
 8004ef0:	781b      	ldrb	r3, [r3, #0]
 8004ef2:	2b01      	cmp	r3, #1
 8004ef4:	d117      	bne.n	8004f26 <BSP_TS_GetState+0x9e>
      {
        x[index] = brute_x[index];
 8004ef6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ef8:	005b      	lsls	r3, r3, #1
 8004efa:	3350      	adds	r3, #80	@ 0x50
 8004efc:	443b      	add	r3, r7
 8004efe:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 8004f02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004f04:	005b      	lsls	r3, r3, #1
 8004f06:	3350      	adds	r3, #80	@ 0x50
 8004f08:	443b      	add	r3, r7
 8004f0a:	f823 2c18 	strh.w	r2, [r3, #-24]
        y[index] = brute_y[index];
 8004f0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004f10:	005b      	lsls	r3, r3, #1
 8004f12:	3350      	adds	r3, #80	@ 0x50
 8004f14:	443b      	add	r3, r7
 8004f16:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 8004f1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004f1c:	005b      	lsls	r3, r3, #1
 8004f1e:	3350      	adds	r3, #80	@ 0x50
 8004f20:	443b      	add	r3, r7
 8004f22:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_X)
 8004f26:	4b99      	ldr	r3, [pc, #612]	@ (800518c <BSP_TS_GetState+0x304>)
 8004f28:	781b      	ldrb	r3, [r3, #0]
 8004f2a:	f003 0302 	and.w	r3, r3, #2
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d00e      	beq.n	8004f50 <BSP_TS_GetState+0xc8>
      {
        x[index] = 4096 - brute_x[index];
 8004f32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004f34:	005b      	lsls	r3, r3, #1
 8004f36:	3350      	adds	r3, #80	@ 0x50
 8004f38:	443b      	add	r3, r7
 8004f3a:	f833 3c30 	ldrh.w	r3, [r3, #-48]
 8004f3e:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8004f42:	b29a      	uxth	r2, r3
 8004f44:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004f46:	005b      	lsls	r3, r3, #1
 8004f48:	3350      	adds	r3, #80	@ 0x50
 8004f4a:	443b      	add	r3, r7
 8004f4c:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      if(tsOrientation & TS_SWAP_Y)
 8004f50:	4b8e      	ldr	r3, [pc, #568]	@ (800518c <BSP_TS_GetState+0x304>)
 8004f52:	781b      	ldrb	r3, [r3, #0]
 8004f54:	f003 0304 	and.w	r3, r3, #4
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d00e      	beq.n	8004f7a <BSP_TS_GetState+0xf2>
      {
        y[index] = 4096 - brute_y[index];
 8004f5c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004f5e:	005b      	lsls	r3, r3, #1
 8004f60:	3350      	adds	r3, #80	@ 0x50
 8004f62:	443b      	add	r3, r7
 8004f64:	f833 3c3c 	ldrh.w	r3, [r3, #-60]
 8004f68:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8004f6c:	b29a      	uxth	r2, r3
 8004f6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004f70:	005b      	lsls	r3, r3, #1
 8004f72:	3350      	adds	r3, #80	@ 0x50
 8004f74:	443b      	add	r3, r7
 8004f76:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_XY)
 8004f7a:	4b84      	ldr	r3, [pc, #528]	@ (800518c <BSP_TS_GetState+0x304>)
 8004f7c:	781b      	ldrb	r3, [r3, #0]
 8004f7e:	f003 0308 	and.w	r3, r3, #8
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d017      	beq.n	8004fb6 <BSP_TS_GetState+0x12e>
      {
        y[index] = brute_x[index];
 8004f86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004f88:	005b      	lsls	r3, r3, #1
 8004f8a:	3350      	adds	r3, #80	@ 0x50
 8004f8c:	443b      	add	r3, r7
 8004f8e:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 8004f92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004f94:	005b      	lsls	r3, r3, #1
 8004f96:	3350      	adds	r3, #80	@ 0x50
 8004f98:	443b      	add	r3, r7
 8004f9a:	f823 2c24 	strh.w	r2, [r3, #-36]
        x[index] = brute_y[index];
 8004f9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004fa0:	005b      	lsls	r3, r3, #1
 8004fa2:	3350      	adds	r3, #80	@ 0x50
 8004fa4:	443b      	add	r3, r7
 8004fa6:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 8004faa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004fac:	005b      	lsls	r3, r3, #1
 8004fae:	3350      	adds	r3, #80	@ 0x50
 8004fb0:	443b      	add	r3, r7
 8004fb2:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      x_diff = x[index] > _x[index]? (x[index] - _x[index]): (_x[index] - x[index]);
 8004fb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004fb8:	005b      	lsls	r3, r3, #1
 8004fba:	3350      	adds	r3, #80	@ 0x50
 8004fbc:	443b      	add	r3, r7
 8004fbe:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8004fc2:	4619      	mov	r1, r3
 8004fc4:	4a72      	ldr	r2, [pc, #456]	@ (8005190 <BSP_TS_GetState+0x308>)
 8004fc6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004fc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fcc:	4299      	cmp	r1, r3
 8004fce:	d90d      	bls.n	8004fec <BSP_TS_GetState+0x164>
 8004fd0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004fd2:	005b      	lsls	r3, r3, #1
 8004fd4:	3350      	adds	r3, #80	@ 0x50
 8004fd6:	443b      	add	r3, r7
 8004fd8:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8004fdc:	496c      	ldr	r1, [pc, #432]	@ (8005190 <BSP_TS_GetState+0x308>)
 8004fde:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004fe0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004fe4:	b29b      	uxth	r3, r3
 8004fe6:	1ad3      	subs	r3, r2, r3
 8004fe8:	b29b      	uxth	r3, r3
 8004fea:	e00c      	b.n	8005006 <BSP_TS_GetState+0x17e>
 8004fec:	4a68      	ldr	r2, [pc, #416]	@ (8005190 <BSP_TS_GetState+0x308>)
 8004fee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ff0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ff4:	b29a      	uxth	r2, r3
 8004ff6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ff8:	005b      	lsls	r3, r3, #1
 8004ffa:	3350      	adds	r3, #80	@ 0x50
 8004ffc:	443b      	add	r3, r7
 8004ffe:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8005002:	1ad3      	subs	r3, r2, r3
 8005004:	b29b      	uxth	r3, r3
 8005006:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      y_diff = y[index] > _y[index]? (y[index] - _y[index]): (_y[index] - y[index]);
 800500a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800500c:	005b      	lsls	r3, r3, #1
 800500e:	3350      	adds	r3, #80	@ 0x50
 8005010:	443b      	add	r3, r7
 8005012:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8005016:	4619      	mov	r1, r3
 8005018:	4a5e      	ldr	r2, [pc, #376]	@ (8005194 <BSP_TS_GetState+0x30c>)
 800501a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800501c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005020:	4299      	cmp	r1, r3
 8005022:	d90d      	bls.n	8005040 <BSP_TS_GetState+0x1b8>
 8005024:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005026:	005b      	lsls	r3, r3, #1
 8005028:	3350      	adds	r3, #80	@ 0x50
 800502a:	443b      	add	r3, r7
 800502c:	f833 2c24 	ldrh.w	r2, [r3, #-36]
 8005030:	4958      	ldr	r1, [pc, #352]	@ (8005194 <BSP_TS_GetState+0x30c>)
 8005032:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005034:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8005038:	b29b      	uxth	r3, r3
 800503a:	1ad3      	subs	r3, r2, r3
 800503c:	b29b      	uxth	r3, r3
 800503e:	e00c      	b.n	800505a <BSP_TS_GetState+0x1d2>
 8005040:	4a54      	ldr	r2, [pc, #336]	@ (8005194 <BSP_TS_GetState+0x30c>)
 8005042:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005044:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005048:	b29a      	uxth	r2, r3
 800504a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800504c:	005b      	lsls	r3, r3, #1
 800504e:	3350      	adds	r3, #80	@ 0x50
 8005050:	443b      	add	r3, r7
 8005052:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8005056:	1ad3      	subs	r3, r2, r3
 8005058:	b29b      	uxth	r3, r3
 800505a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44

      if ((x_diff + y_diff) > 5)
 800505e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8005062:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8005066:	4413      	add	r3, r2
 8005068:	2b05      	cmp	r3, #5
 800506a:	dd15      	ble.n	8005098 <BSP_TS_GetState+0x210>
      {
        _x[index] = x[index];
 800506c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800506e:	005b      	lsls	r3, r3, #1
 8005070:	3350      	adds	r3, #80	@ 0x50
 8005072:	443b      	add	r3, r7
 8005074:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8005078:	4619      	mov	r1, r3
 800507a:	4a45      	ldr	r2, [pc, #276]	@ (8005190 <BSP_TS_GetState+0x308>)
 800507c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800507e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        _y[index] = y[index];
 8005082:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005084:	005b      	lsls	r3, r3, #1
 8005086:	3350      	adds	r3, #80	@ 0x50
 8005088:	443b      	add	r3, r7
 800508a:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 800508e:	4619      	mov	r1, r3
 8005090:	4a40      	ldr	r2, [pc, #256]	@ (8005194 <BSP_TS_GetState+0x30c>)
 8005092:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005094:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      }

      if(I2cAddress == FT5336_I2C_SLAVE_ADDRESS)
 8005098:	4b3b      	ldr	r3, [pc, #236]	@ (8005188 <BSP_TS_GetState+0x300>)
 800509a:	781b      	ldrb	r3, [r3, #0]
 800509c:	2b70      	cmp	r3, #112	@ 0x70
 800509e:	d119      	bne.n	80050d4 <BSP_TS_GetState+0x24c>
      {
        TS_State->touchX[index] = x[index];
 80050a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80050a2:	005b      	lsls	r3, r3, #1
 80050a4:	3350      	adds	r3, #80	@ 0x50
 80050a6:	443b      	add	r3, r7
 80050a8:	f833 1c18 	ldrh.w	r1, [r3, #-24]
 80050ac:	687a      	ldr	r2, [r7, #4]
 80050ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80050b0:	005b      	lsls	r3, r3, #1
 80050b2:	4413      	add	r3, r2
 80050b4:	460a      	mov	r2, r1
 80050b6:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = y[index];
 80050b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80050ba:	005b      	lsls	r3, r3, #1
 80050bc:	3350      	adds	r3, #80	@ 0x50
 80050be:	443b      	add	r3, r7
 80050c0:	f833 1c24 	ldrh.w	r1, [r3, #-36]
 80050c4:	687a      	ldr	r2, [r7, #4]
 80050c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80050c8:	3304      	adds	r3, #4
 80050ca:	005b      	lsls	r3, r3, #1
 80050cc:	4413      	add	r3, r2
 80050ce:	460a      	mov	r2, r1
 80050d0:	809a      	strh	r2, [r3, #4]
 80050d2:	e022      	b.n	800511a <BSP_TS_GetState+0x292>
      }
      else
      {
        /* 2^12 = 4096 : indexes are expressed on a dynamic of 4096 */
        TS_State->touchX[index] = (tsXBoundary * _x[index]) >> 12;
 80050d4:	4b30      	ldr	r3, [pc, #192]	@ (8005198 <BSP_TS_GetState+0x310>)
 80050d6:	881b      	ldrh	r3, [r3, #0]
 80050d8:	4619      	mov	r1, r3
 80050da:	4a2d      	ldr	r2, [pc, #180]	@ (8005190 <BSP_TS_GetState+0x308>)
 80050dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80050de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80050e2:	fb01 f303 	mul.w	r3, r1, r3
 80050e6:	0b1b      	lsrs	r3, r3, #12
 80050e8:	b299      	uxth	r1, r3
 80050ea:	687a      	ldr	r2, [r7, #4]
 80050ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80050ee:	005b      	lsls	r3, r3, #1
 80050f0:	4413      	add	r3, r2
 80050f2:	460a      	mov	r2, r1
 80050f4:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = (tsYBoundary * _y[index]) >> 12;
 80050f6:	4b29      	ldr	r3, [pc, #164]	@ (800519c <BSP_TS_GetState+0x314>)
 80050f8:	881b      	ldrh	r3, [r3, #0]
 80050fa:	4619      	mov	r1, r3
 80050fc:	4a25      	ldr	r2, [pc, #148]	@ (8005194 <BSP_TS_GetState+0x30c>)
 80050fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005100:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005104:	fb01 f303 	mul.w	r3, r1, r3
 8005108:	0b1b      	lsrs	r3, r3, #12
 800510a:	b299      	uxth	r1, r3
 800510c:	687a      	ldr	r2, [r7, #4]
 800510e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005110:	3304      	adds	r3, #4
 8005112:	005b      	lsls	r3, r3, #1
 8005114:	4413      	add	r3, r2
 8005116:	460a      	mov	r2, r1
 8005118:	809a      	strh	r2, [r3, #4]
      }

#if (TS_MULTI_TOUCH_SUPPORTED == 1)

      /* Get touch info related to the current touch */
      ft5336_TS_GetTouchInfo(I2cAddress, index, &weight, &area, &event);
 800511a:	4b1b      	ldr	r3, [pc, #108]	@ (8005188 <BSP_TS_GetState+0x300>)
 800511c:	781b      	ldrb	r3, [r3, #0]
 800511e:	4618      	mov	r0, r3
 8005120:	f107 010c 	add.w	r1, r7, #12
 8005124:	f107 0210 	add.w	r2, r7, #16
 8005128:	f107 0308 	add.w	r3, r7, #8
 800512c:	9300      	str	r3, [sp, #0]
 800512e:	460b      	mov	r3, r1
 8005130:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8005132:	f7fd fb63 	bl	80027fc <ft5336_TS_GetTouchInfo>

      /* Update TS_State structure */
      TS_State->touchWeight[index] = weight;
 8005136:	693b      	ldr	r3, [r7, #16]
 8005138:	b2d9      	uxtb	r1, r3
 800513a:	687a      	ldr	r2, [r7, #4]
 800513c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800513e:	4413      	add	r3, r2
 8005140:	3316      	adds	r3, #22
 8005142:	460a      	mov	r2, r1
 8005144:	701a      	strb	r2, [r3, #0]
      TS_State->touchArea[index]   = area;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	b2d9      	uxtb	r1, r3
 800514a:	687a      	ldr	r2, [r7, #4]
 800514c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800514e:	4413      	add	r3, r2
 8005150:	3320      	adds	r3, #32
 8005152:	460a      	mov	r2, r1
 8005154:	701a      	strb	r2, [r3, #0]

      /* Remap touch event */
      switch(event)
 8005156:	68bb      	ldr	r3, [r7, #8]
 8005158:	2b03      	cmp	r3, #3
 800515a:	d836      	bhi.n	80051ca <BSP_TS_GetState+0x342>
 800515c:	a201      	add	r2, pc, #4	@ (adr r2, 8005164 <BSP_TS_GetState+0x2dc>)
 800515e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005162:	bf00      	nop
 8005164:	08005175 	.word	0x08005175
 8005168:	080051a1 	.word	0x080051a1
 800516c:	080051af 	.word	0x080051af
 8005170:	080051bd 	.word	0x080051bd
      {
        case FT5336_TOUCH_EVT_FLAG_PRESS_DOWN	:
          TS_State->touchEventId[index] = TOUCH_EVENT_PRESS_DOWN;
 8005174:	687a      	ldr	r2, [r7, #4]
 8005176:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005178:	4413      	add	r3, r2
 800517a:	331b      	adds	r3, #27
 800517c:	2201      	movs	r2, #1
 800517e:	701a      	strb	r2, [r3, #0]
          break;
 8005180:	e027      	b.n	80051d2 <BSP_TS_GetState+0x34a>
 8005182:	bf00      	nop
 8005184:	20000af4 	.word	0x20000af4
 8005188:	20000afd 	.word	0x20000afd
 800518c:	20000afc 	.word	0x20000afc
 8005190:	20000b00 	.word	0x20000b00
 8005194:	20000b14 	.word	0x20000b14
 8005198:	20000af8 	.word	0x20000af8
 800519c:	20000afa 	.word	0x20000afa
        case FT5336_TOUCH_EVT_FLAG_LIFT_UP :
          TS_State->touchEventId[index] = TOUCH_EVENT_LIFT_UP;
 80051a0:	687a      	ldr	r2, [r7, #4]
 80051a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80051a4:	4413      	add	r3, r2
 80051a6:	331b      	adds	r3, #27
 80051a8:	2202      	movs	r2, #2
 80051aa:	701a      	strb	r2, [r3, #0]
          break;
 80051ac:	e011      	b.n	80051d2 <BSP_TS_GetState+0x34a>
        case FT5336_TOUCH_EVT_FLAG_CONTACT :
          TS_State->touchEventId[index] = TOUCH_EVENT_CONTACT;
 80051ae:	687a      	ldr	r2, [r7, #4]
 80051b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80051b2:	4413      	add	r3, r2
 80051b4:	331b      	adds	r3, #27
 80051b6:	2203      	movs	r2, #3
 80051b8:	701a      	strb	r2, [r3, #0]
          break;
 80051ba:	e00a      	b.n	80051d2 <BSP_TS_GetState+0x34a>
        case FT5336_TOUCH_EVT_FLAG_NO_EVENT :
          TS_State->touchEventId[index] = TOUCH_EVENT_NO_EVT;
 80051bc:	687a      	ldr	r2, [r7, #4]
 80051be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80051c0:	4413      	add	r3, r2
 80051c2:	331b      	adds	r3, #27
 80051c4:	2200      	movs	r2, #0
 80051c6:	701a      	strb	r2, [r3, #0]
          break;
 80051c8:	e003      	b.n	80051d2 <BSP_TS_GetState+0x34a>
        default :
          ts_status = TS_ERROR;
 80051ca:	2301      	movs	r3, #1
 80051cc:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
          break;
 80051d0:	bf00      	nop
    for(index=0; index < TS_State->touchDetected; index++)
 80051d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80051d4:	3301      	adds	r3, #1
 80051d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	781b      	ldrb	r3, [r3, #0]
 80051dc:	461a      	mov	r2, r3
 80051de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80051e0:	4293      	cmp	r3, r2
 80051e2:	f4ff ae71 	bcc.w	8004ec8 <BSP_TS_GetState+0x40>

    } /* of for(index=0; index < TS_State->touchDetected; index++) */

#if (TS_MULTI_TOUCH_SUPPORTED == 1)
    /* Get gesture Id */
    ts_status = BSP_TS_Get_GestureId(TS_State);
 80051e6:	6878      	ldr	r0, [r7, #4]
 80051e8:	f000 f80a 	bl	8005200 <BSP_TS_Get_GestureId>
 80051ec:	4603      	mov	r3, r0
 80051ee:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  } /* end of if(TS_State->touchDetected != 0) */

  return (ts_status);
 80051f2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 80051f6:	4618      	mov	r0, r3
 80051f8:	3754      	adds	r7, #84	@ 0x54
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bd90      	pop	{r4, r7, pc}
 80051fe:	bf00      	nop

08005200 <BSP_TS_Get_GestureId>:
  * @brief  Update gesture Id following a touch detected.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Get_GestureId(TS_StateTypeDef *TS_State)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b084      	sub	sp, #16
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
  uint32_t gestureId = 0;
 8005208:	2300      	movs	r3, #0
 800520a:	60bb      	str	r3, [r7, #8]
  uint8_t  ts_status = TS_OK;
 800520c:	2300      	movs	r3, #0
 800520e:	73fb      	strb	r3, [r7, #15]

  /* Get gesture Id */
  ft5336_TS_GetGestureID(I2cAddress, &gestureId);
 8005210:	4b3b      	ldr	r3, [pc, #236]	@ (8005300 <BSP_TS_Get_GestureId+0x100>)
 8005212:	781b      	ldrb	r3, [r3, #0]
 8005214:	461a      	mov	r2, r3
 8005216:	f107 0308 	add.w	r3, r7, #8
 800521a:	4619      	mov	r1, r3
 800521c:	4610      	mov	r0, r2
 800521e:	f7fd fad4 	bl	80027ca <ft5336_TS_GetGestureID>

  /* Remap gesture Id to a TS_GestureIdTypeDef value */
  switch(gestureId)
 8005222:	68bb      	ldr	r3, [r7, #8]
 8005224:	2b49      	cmp	r3, #73	@ 0x49
 8005226:	d05e      	beq.n	80052e6 <BSP_TS_Get_GestureId+0xe6>
 8005228:	2b49      	cmp	r3, #73	@ 0x49
 800522a:	d860      	bhi.n	80052ee <BSP_TS_Get_GestureId+0xee>
 800522c:	2b1c      	cmp	r3, #28
 800522e:	d83f      	bhi.n	80052b0 <BSP_TS_Get_GestureId+0xb0>
 8005230:	2b1c      	cmp	r3, #28
 8005232:	d85c      	bhi.n	80052ee <BSP_TS_Get_GestureId+0xee>
 8005234:	a201      	add	r2, pc, #4	@ (adr r2, 800523c <BSP_TS_Get_GestureId+0x3c>)
 8005236:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800523a:	bf00      	nop
 800523c:	080052b7 	.word	0x080052b7
 8005240:	080052ef 	.word	0x080052ef
 8005244:	080052ef 	.word	0x080052ef
 8005248:	080052ef 	.word	0x080052ef
 800524c:	080052ef 	.word	0x080052ef
 8005250:	080052ef 	.word	0x080052ef
 8005254:	080052ef 	.word	0x080052ef
 8005258:	080052ef 	.word	0x080052ef
 800525c:	080052ef 	.word	0x080052ef
 8005260:	080052ef 	.word	0x080052ef
 8005264:	080052ef 	.word	0x080052ef
 8005268:	080052ef 	.word	0x080052ef
 800526c:	080052ef 	.word	0x080052ef
 8005270:	080052ef 	.word	0x080052ef
 8005274:	080052ef 	.word	0x080052ef
 8005278:	080052ef 	.word	0x080052ef
 800527c:	080052bf 	.word	0x080052bf
 8005280:	080052ef 	.word	0x080052ef
 8005284:	080052ef 	.word	0x080052ef
 8005288:	080052ef 	.word	0x080052ef
 800528c:	080052c7 	.word	0x080052c7
 8005290:	080052ef 	.word	0x080052ef
 8005294:	080052ef 	.word	0x080052ef
 8005298:	080052ef 	.word	0x080052ef
 800529c:	080052cf 	.word	0x080052cf
 80052a0:	080052ef 	.word	0x080052ef
 80052a4:	080052ef 	.word	0x080052ef
 80052a8:	080052ef 	.word	0x080052ef
 80052ac:	080052d7 	.word	0x080052d7
 80052b0:	2b40      	cmp	r3, #64	@ 0x40
 80052b2:	d014      	beq.n	80052de <BSP_TS_Get_GestureId+0xde>
 80052b4:	e01b      	b.n	80052ee <BSP_TS_Get_GestureId+0xee>
  {
    case FT5336_GEST_ID_NO_GESTURE :
      TS_State->gestureId = GEST_ID_NO_GESTURE;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2200      	movs	r2, #0
 80052ba:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 80052bc:	e01a      	b.n	80052f4 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_UP :
      TS_State->gestureId = GEST_ID_MOVE_UP;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2201      	movs	r2, #1
 80052c2:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 80052c4:	e016      	b.n	80052f4 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_RIGHT :
      TS_State->gestureId = GEST_ID_MOVE_RIGHT;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	2202      	movs	r2, #2
 80052ca:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 80052cc:	e012      	b.n	80052f4 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_DOWN :
      TS_State->gestureId = GEST_ID_MOVE_DOWN;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2203      	movs	r2, #3
 80052d2:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 80052d4:	e00e      	b.n	80052f4 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_LEFT :
      TS_State->gestureId = GEST_ID_MOVE_LEFT;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2204      	movs	r2, #4
 80052da:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 80052dc:	e00a      	b.n	80052f4 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_ZOOM_IN :
      TS_State->gestureId = GEST_ID_ZOOM_IN;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2205      	movs	r2, #5
 80052e2:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 80052e4:	e006      	b.n	80052f4 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_ZOOM_OUT :
      TS_State->gestureId = GEST_ID_ZOOM_OUT;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2206      	movs	r2, #6
 80052ea:	629a      	str	r2, [r3, #40]	@ 0x28
      break;
 80052ec:	e002      	b.n	80052f4 <BSP_TS_Get_GestureId+0xf4>
    default :
      ts_status = TS_ERROR;
 80052ee:	2301      	movs	r3, #1
 80052f0:	73fb      	strb	r3, [r7, #15]
      break;
 80052f2:	bf00      	nop
  } /* of switch(gestureId) */

  return(ts_status);
 80052f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80052f6:	4618      	mov	r0, r3
 80052f8:	3710      	adds	r7, #16
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}
 80052fe:	bf00      	nop
 8005300:	20000afd 	.word	0x20000afd

08005304 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b082      	sub	sp, #8
 8005308:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800530a:	4b11      	ldr	r3, [pc, #68]	@ (8005350 <HAL_MspInit+0x4c>)
 800530c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800530e:	4a10      	ldr	r2, [pc, #64]	@ (8005350 <HAL_MspInit+0x4c>)
 8005310:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005314:	6413      	str	r3, [r2, #64]	@ 0x40
 8005316:	4b0e      	ldr	r3, [pc, #56]	@ (8005350 <HAL_MspInit+0x4c>)
 8005318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800531a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800531e:	607b      	str	r3, [r7, #4]
 8005320:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005322:	4b0b      	ldr	r3, [pc, #44]	@ (8005350 <HAL_MspInit+0x4c>)
 8005324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005326:	4a0a      	ldr	r2, [pc, #40]	@ (8005350 <HAL_MspInit+0x4c>)
 8005328:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800532c:	6453      	str	r3, [r2, #68]	@ 0x44
 800532e:	4b08      	ldr	r3, [pc, #32]	@ (8005350 <HAL_MspInit+0x4c>)
 8005330:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005332:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005336:	603b      	str	r3, [r7, #0]
 8005338:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800533a:	2200      	movs	r2, #0
 800533c:	210f      	movs	r1, #15
 800533e:	f06f 0001 	mvn.w	r0, #1
 8005342:	f001 fa8d 	bl	8006860 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005346:	bf00      	nop
 8005348:	3708      	adds	r7, #8
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}
 800534e:	bf00      	nop
 8005350:	40023800 	.word	0x40023800

08005354 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b08e      	sub	sp, #56	@ 0x38
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800535c:	2300      	movs	r3, #0
 800535e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8005360:	2300      	movs	r3, #0
 8005362:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8005364:	4b33      	ldr	r3, [pc, #204]	@ (8005434 <HAL_InitTick+0xe0>)
 8005366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005368:	4a32      	ldr	r2, [pc, #200]	@ (8005434 <HAL_InitTick+0xe0>)
 800536a:	f043 0310 	orr.w	r3, r3, #16
 800536e:	6413      	str	r3, [r2, #64]	@ 0x40
 8005370:	4b30      	ldr	r3, [pc, #192]	@ (8005434 <HAL_InitTick+0xe0>)
 8005372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005374:	f003 0310 	and.w	r3, r3, #16
 8005378:	60fb      	str	r3, [r7, #12]
 800537a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800537c:	f107 0210 	add.w	r2, r7, #16
 8005380:	f107 0314 	add.w	r3, r7, #20
 8005384:	4611      	mov	r1, r2
 8005386:	4618      	mov	r0, r3
 8005388:	f004 fa30 	bl	80097ec <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800538c:	6a3b      	ldr	r3, [r7, #32]
 800538e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8005390:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005392:	2b00      	cmp	r3, #0
 8005394:	d103      	bne.n	800539e <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8005396:	f004 fa01 	bl	800979c <HAL_RCC_GetPCLK1Freq>
 800539a:	6378      	str	r0, [r7, #52]	@ 0x34
 800539c:	e004      	b.n	80053a8 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800539e:	f004 f9fd 	bl	800979c <HAL_RCC_GetPCLK1Freq>
 80053a2:	4603      	mov	r3, r0
 80053a4:	005b      	lsls	r3, r3, #1
 80053a6:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80053a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053aa:	4a23      	ldr	r2, [pc, #140]	@ (8005438 <HAL_InitTick+0xe4>)
 80053ac:	fba2 2303 	umull	r2, r3, r2, r3
 80053b0:	0c9b      	lsrs	r3, r3, #18
 80053b2:	3b01      	subs	r3, #1
 80053b4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80053b6:	4b21      	ldr	r3, [pc, #132]	@ (800543c <HAL_InitTick+0xe8>)
 80053b8:	4a21      	ldr	r2, [pc, #132]	@ (8005440 <HAL_InitTick+0xec>)
 80053ba:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80053bc:	4b1f      	ldr	r3, [pc, #124]	@ (800543c <HAL_InitTick+0xe8>)
 80053be:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80053c2:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80053c4:	4a1d      	ldr	r2, [pc, #116]	@ (800543c <HAL_InitTick+0xe8>)
 80053c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053c8:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80053ca:	4b1c      	ldr	r3, [pc, #112]	@ (800543c <HAL_InitTick+0xe8>)
 80053cc:	2200      	movs	r2, #0
 80053ce:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80053d0:	4b1a      	ldr	r3, [pc, #104]	@ (800543c <HAL_InitTick+0xe8>)
 80053d2:	2200      	movs	r2, #0
 80053d4:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80053d6:	4b19      	ldr	r3, [pc, #100]	@ (800543c <HAL_InitTick+0xe8>)
 80053d8:	2200      	movs	r2, #0
 80053da:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80053dc:	4817      	ldr	r0, [pc, #92]	@ (800543c <HAL_InitTick+0xe8>)
 80053de:	f005 fb39 	bl	800aa54 <HAL_TIM_Base_Init>
 80053e2:	4603      	mov	r3, r0
 80053e4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80053e8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d11b      	bne.n	8005428 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80053f0:	4812      	ldr	r0, [pc, #72]	@ (800543c <HAL_InitTick+0xe8>)
 80053f2:	f005 fb87 	bl	800ab04 <HAL_TIM_Base_Start_IT>
 80053f6:	4603      	mov	r3, r0
 80053f8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80053fc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005400:	2b00      	cmp	r3, #0
 8005402:	d111      	bne.n	8005428 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005404:	2036      	movs	r0, #54	@ 0x36
 8005406:	f001 fa47 	bl	8006898 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2b0f      	cmp	r3, #15
 800540e:	d808      	bhi.n	8005422 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8005410:	2200      	movs	r2, #0
 8005412:	6879      	ldr	r1, [r7, #4]
 8005414:	2036      	movs	r0, #54	@ 0x36
 8005416:	f001 fa23 	bl	8006860 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800541a:	4a0a      	ldr	r2, [pc, #40]	@ (8005444 <HAL_InitTick+0xf0>)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6013      	str	r3, [r2, #0]
 8005420:	e002      	b.n	8005428 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8005422:	2301      	movs	r3, #1
 8005424:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8005428:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800542c:	4618      	mov	r0, r3
 800542e:	3738      	adds	r7, #56	@ 0x38
 8005430:	46bd      	mov	sp, r7
 8005432:	bd80      	pop	{r7, pc}
 8005434:	40023800 	.word	0x40023800
 8005438:	431bde83 	.word	0x431bde83
 800543c:	20000b28 	.word	0x20000b28
 8005440:	40001000 	.word	0x40001000
 8005444:	2000004c 	.word	0x2000004c

08005448 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005448:	b480      	push	{r7}
 800544a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800544c:	bf00      	nop
 800544e:	e7fd      	b.n	800544c <NMI_Handler+0x4>

08005450 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005450:	b480      	push	{r7}
 8005452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005454:	bf00      	nop
 8005456:	e7fd      	b.n	8005454 <HardFault_Handler+0x4>

08005458 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005458:	b480      	push	{r7}
 800545a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800545c:	bf00      	nop
 800545e:	e7fd      	b.n	800545c <MemManage_Handler+0x4>

08005460 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005460:	b480      	push	{r7}
 8005462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005464:	bf00      	nop
 8005466:	e7fd      	b.n	8005464 <BusFault_Handler+0x4>

08005468 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005468:	b480      	push	{r7}
 800546a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800546c:	bf00      	nop
 800546e:	e7fd      	b.n	800546c <UsageFault_Handler+0x4>

08005470 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005470:	b480      	push	{r7}
 8005472:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005474:	bf00      	nop
 8005476:	46bd      	mov	sp, r7
 8005478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547c:	4770      	bx	lr
	...

08005480 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  if (hdac.State != HAL_DAC_STATE_RESET) {
 8005484:	4b06      	ldr	r3, [pc, #24]	@ (80054a0 <TIM6_DAC_IRQHandler+0x20>)
 8005486:	791b      	ldrb	r3, [r3, #4]
 8005488:	b2db      	uxtb	r3, r3
 800548a:	2b00      	cmp	r3, #0
 800548c:	d002      	beq.n	8005494 <TIM6_DAC_IRQHandler+0x14>
    HAL_DAC_IRQHandler(&hdac);
 800548e:	4804      	ldr	r0, [pc, #16]	@ (80054a0 <TIM6_DAC_IRQHandler+0x20>)
 8005490:	f001 fa32 	bl	80068f8 <HAL_DAC_IRQHandler>
  }
  HAL_TIM_IRQHandler(&htim6);
 8005494:	4803      	ldr	r0, [pc, #12]	@ (80054a4 <TIM6_DAC_IRQHandler+0x24>)
 8005496:	f005 fbad 	bl	800abf4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800549a:	bf00      	nop
 800549c:	bd80      	pop	{r7, pc}
 800549e:	bf00      	nop
 80054a0:	20000160 	.word	0x20000160
 80054a4:	20000b28 	.word	0x20000b28

080054a8 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 80054ac:	4802      	ldr	r0, [pc, #8]	@ (80054b8 <LTDC_IRQHandler+0x10>)
 80054ae:	f003 fa0b 	bl	80088c8 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 80054b2:	bf00      	nop
 80054b4:	bd80      	pop	{r7, pc}
 80054b6:	bf00      	nop
 80054b8:	2000071c 	.word	0x2000071c

080054bc <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 80054c0:	4802      	ldr	r0, [pc, #8]	@ (80054cc <DMA2D_IRQHandler+0x10>)
 80054c2:	f001 fdf3 	bl	80070ac <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 80054c6:	bf00      	nop
 80054c8:	bd80      	pop	{r7, pc}
 80054ca:	bf00      	nop
 80054cc:	20000174 	.word	0x20000174

080054d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80054d0:	b480      	push	{r7}
 80054d2:	af00      	add	r7, sp, #0
	return 1;
 80054d4:	2301      	movs	r3, #1
}
 80054d6:	4618      	mov	r0, r3
 80054d8:	46bd      	mov	sp, r7
 80054da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054de:	4770      	bx	lr

080054e0 <_kill>:

int _kill(int pid, int sig)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b082      	sub	sp, #8
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
 80054e8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80054ea:	f009 f9c9 	bl	800e880 <__errno>
 80054ee:	4603      	mov	r3, r0
 80054f0:	2216      	movs	r2, #22
 80054f2:	601a      	str	r2, [r3, #0]
	return -1;
 80054f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80054f8:	4618      	mov	r0, r3
 80054fa:	3708      	adds	r7, #8
 80054fc:	46bd      	mov	sp, r7
 80054fe:	bd80      	pop	{r7, pc}

08005500 <_exit>:

void _exit (int status)
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b082      	sub	sp, #8
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8005508:	f04f 31ff 	mov.w	r1, #4294967295
 800550c:	6878      	ldr	r0, [r7, #4]
 800550e:	f7ff ffe7 	bl	80054e0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8005512:	bf00      	nop
 8005514:	e7fd      	b.n	8005512 <_exit+0x12>

08005516 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005516:	b580      	push	{r7, lr}
 8005518:	b086      	sub	sp, #24
 800551a:	af00      	add	r7, sp, #0
 800551c:	60f8      	str	r0, [r7, #12]
 800551e:	60b9      	str	r1, [r7, #8]
 8005520:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005522:	2300      	movs	r3, #0
 8005524:	617b      	str	r3, [r7, #20]
 8005526:	e00a      	b.n	800553e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005528:	f3af 8000 	nop.w
 800552c:	4601      	mov	r1, r0
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	1c5a      	adds	r2, r3, #1
 8005532:	60ba      	str	r2, [r7, #8]
 8005534:	b2ca      	uxtb	r2, r1
 8005536:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	3301      	adds	r3, #1
 800553c:	617b      	str	r3, [r7, #20]
 800553e:	697a      	ldr	r2, [r7, #20]
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	429a      	cmp	r2, r3
 8005544:	dbf0      	blt.n	8005528 <_read+0x12>
	}

return len;
 8005546:	687b      	ldr	r3, [r7, #4]
}
 8005548:	4618      	mov	r0, r3
 800554a:	3718      	adds	r7, #24
 800554c:	46bd      	mov	sp, r7
 800554e:	bd80      	pop	{r7, pc}

08005550 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b086      	sub	sp, #24
 8005554:	af00      	add	r7, sp, #0
 8005556:	60f8      	str	r0, [r7, #12]
 8005558:	60b9      	str	r1, [r7, #8]
 800555a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800555c:	2300      	movs	r3, #0
 800555e:	617b      	str	r3, [r7, #20]
 8005560:	e009      	b.n	8005576 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8005562:	68bb      	ldr	r3, [r7, #8]
 8005564:	1c5a      	adds	r2, r3, #1
 8005566:	60ba      	str	r2, [r7, #8]
 8005568:	781b      	ldrb	r3, [r3, #0]
 800556a:	4618      	mov	r0, r3
 800556c:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005570:	697b      	ldr	r3, [r7, #20]
 8005572:	3301      	adds	r3, #1
 8005574:	617b      	str	r3, [r7, #20]
 8005576:	697a      	ldr	r2, [r7, #20]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	429a      	cmp	r2, r3
 800557c:	dbf1      	blt.n	8005562 <_write+0x12>
	}
	return len;
 800557e:	687b      	ldr	r3, [r7, #4]
}
 8005580:	4618      	mov	r0, r3
 8005582:	3718      	adds	r7, #24
 8005584:	46bd      	mov	sp, r7
 8005586:	bd80      	pop	{r7, pc}

08005588 <_close>:

int _close(int file)
{
 8005588:	b480      	push	{r7}
 800558a:	b083      	sub	sp, #12
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
	return -1;
 8005590:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005594:	4618      	mov	r0, r3
 8005596:	370c      	adds	r7, #12
 8005598:	46bd      	mov	sp, r7
 800559a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559e:	4770      	bx	lr

080055a0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80055a0:	b480      	push	{r7}
 80055a2:	b083      	sub	sp, #12
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
 80055a8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80055b0:	605a      	str	r2, [r3, #4]
	return 0;
 80055b2:	2300      	movs	r3, #0
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	370c      	adds	r7, #12
 80055b8:	46bd      	mov	sp, r7
 80055ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055be:	4770      	bx	lr

080055c0 <_isatty>:

int _isatty(int file)
{
 80055c0:	b480      	push	{r7}
 80055c2:	b083      	sub	sp, #12
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
	return 1;
 80055c8:	2301      	movs	r3, #1
}
 80055ca:	4618      	mov	r0, r3
 80055cc:	370c      	adds	r7, #12
 80055ce:	46bd      	mov	sp, r7
 80055d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d4:	4770      	bx	lr

080055d6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80055d6:	b480      	push	{r7}
 80055d8:	b085      	sub	sp, #20
 80055da:	af00      	add	r7, sp, #0
 80055dc:	60f8      	str	r0, [r7, #12]
 80055de:	60b9      	str	r1, [r7, #8]
 80055e0:	607a      	str	r2, [r7, #4]
	return 0;
 80055e2:	2300      	movs	r3, #0
}
 80055e4:	4618      	mov	r0, r3
 80055e6:	3714      	adds	r7, #20
 80055e8:	46bd      	mov	sp, r7
 80055ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ee:	4770      	bx	lr

080055f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b086      	sub	sp, #24
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80055f8:	4a14      	ldr	r2, [pc, #80]	@ (800564c <_sbrk+0x5c>)
 80055fa:	4b15      	ldr	r3, [pc, #84]	@ (8005650 <_sbrk+0x60>)
 80055fc:	1ad3      	subs	r3, r2, r3
 80055fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005600:	697b      	ldr	r3, [r7, #20]
 8005602:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005604:	4b13      	ldr	r3, [pc, #76]	@ (8005654 <_sbrk+0x64>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d102      	bne.n	8005612 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800560c:	4b11      	ldr	r3, [pc, #68]	@ (8005654 <_sbrk+0x64>)
 800560e:	4a12      	ldr	r2, [pc, #72]	@ (8005658 <_sbrk+0x68>)
 8005610:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005612:	4b10      	ldr	r3, [pc, #64]	@ (8005654 <_sbrk+0x64>)
 8005614:	681a      	ldr	r2, [r3, #0]
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	4413      	add	r3, r2
 800561a:	693a      	ldr	r2, [r7, #16]
 800561c:	429a      	cmp	r2, r3
 800561e:	d207      	bcs.n	8005630 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005620:	f009 f92e 	bl	800e880 <__errno>
 8005624:	4603      	mov	r3, r0
 8005626:	220c      	movs	r2, #12
 8005628:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800562a:	f04f 33ff 	mov.w	r3, #4294967295
 800562e:	e009      	b.n	8005644 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005630:	4b08      	ldr	r3, [pc, #32]	@ (8005654 <_sbrk+0x64>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005636:	4b07      	ldr	r3, [pc, #28]	@ (8005654 <_sbrk+0x64>)
 8005638:	681a      	ldr	r2, [r3, #0]
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	4413      	add	r3, r2
 800563e:	4a05      	ldr	r2, [pc, #20]	@ (8005654 <_sbrk+0x64>)
 8005640:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005642:	68fb      	ldr	r3, [r7, #12]
}
 8005644:	4618      	mov	r0, r3
 8005646:	3718      	adds	r7, #24
 8005648:	46bd      	mov	sp, r7
 800564a:	bd80      	pop	{r7, pc}
 800564c:	20050000 	.word	0x20050000
 8005650:	00000400 	.word	0x00000400
 8005654:	20000b74 	.word	0x20000b74
 8005658:	20004d28 	.word	0x20004d28

0800565c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800565c:	b480      	push	{r7}
 800565e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005660:	4b06      	ldr	r3, [pc, #24]	@ (800567c <SystemInit+0x20>)
 8005662:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005666:	4a05      	ldr	r2, [pc, #20]	@ (800567c <SystemInit+0x20>)
 8005668:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800566c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005670:	bf00      	nop
 8005672:	46bd      	mov	sp, r7
 8005674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005678:	4770      	bx	lr
 800567a:	bf00      	nop
 800567c:	e000ed00 	.word	0xe000ed00

08005680 <MX_TIM1_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b088      	sub	sp, #32
 8005684:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005686:	f107 0310 	add.w	r3, r7, #16
 800568a:	2200      	movs	r2, #0
 800568c:	601a      	str	r2, [r3, #0]
 800568e:	605a      	str	r2, [r3, #4]
 8005690:	609a      	str	r2, [r3, #8]
 8005692:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005694:	1d3b      	adds	r3, r7, #4
 8005696:	2200      	movs	r2, #0
 8005698:	601a      	str	r2, [r3, #0]
 800569a:	605a      	str	r2, [r3, #4]
 800569c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800569e:	4b20      	ldr	r3, [pc, #128]	@ (8005720 <MX_TIM1_Init+0xa0>)
 80056a0:	4a20      	ldr	r2, [pc, #128]	@ (8005724 <MX_TIM1_Init+0xa4>)
 80056a2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80056a4:	4b1e      	ldr	r3, [pc, #120]	@ (8005720 <MX_TIM1_Init+0xa0>)
 80056a6:	2200      	movs	r2, #0
 80056a8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80056aa:	4b1d      	ldr	r3, [pc, #116]	@ (8005720 <MX_TIM1_Init+0xa0>)
 80056ac:	2200      	movs	r2, #0
 80056ae:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80056b0:	4b1b      	ldr	r3, [pc, #108]	@ (8005720 <MX_TIM1_Init+0xa0>)
 80056b2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80056b6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80056b8:	4b19      	ldr	r3, [pc, #100]	@ (8005720 <MX_TIM1_Init+0xa0>)
 80056ba:	2200      	movs	r2, #0
 80056bc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80056be:	4b18      	ldr	r3, [pc, #96]	@ (8005720 <MX_TIM1_Init+0xa0>)
 80056c0:	2200      	movs	r2, #0
 80056c2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80056c4:	4b16      	ldr	r3, [pc, #88]	@ (8005720 <MX_TIM1_Init+0xa0>)
 80056c6:	2200      	movs	r2, #0
 80056c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80056ca:	4815      	ldr	r0, [pc, #84]	@ (8005720 <MX_TIM1_Init+0xa0>)
 80056cc:	f005 f9c2 	bl	800aa54 <HAL_TIM_Base_Init>
 80056d0:	4603      	mov	r3, r0
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d001      	beq.n	80056da <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80056d6:	f7fe f80f 	bl	80036f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80056da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80056de:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80056e0:	f107 0310 	add.w	r3, r7, #16
 80056e4:	4619      	mov	r1, r3
 80056e6:	480e      	ldr	r0, [pc, #56]	@ (8005720 <MX_TIM1_Init+0xa0>)
 80056e8:	f005 fba4 	bl	800ae34 <HAL_TIM_ConfigClockSource>
 80056ec:	4603      	mov	r3, r0
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d001      	beq.n	80056f6 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80056f2:	f7fe f801 	bl	80036f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80056f6:	2300      	movs	r3, #0
 80056f8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80056fa:	2300      	movs	r3, #0
 80056fc:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80056fe:	2300      	movs	r3, #0
 8005700:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005702:	1d3b      	adds	r3, r7, #4
 8005704:	4619      	mov	r1, r3
 8005706:	4806      	ldr	r0, [pc, #24]	@ (8005720 <MX_TIM1_Init+0xa0>)
 8005708:	f005 fdc0 	bl	800b28c <HAL_TIMEx_MasterConfigSynchronization>
 800570c:	4603      	mov	r3, r0
 800570e:	2b00      	cmp	r3, #0
 8005710:	d001      	beq.n	8005716 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8005712:	f7fd fff1 	bl	80036f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8005716:	bf00      	nop
 8005718:	3720      	adds	r7, #32
 800571a:	46bd      	mov	sp, r7
 800571c:	bd80      	pop	{r7, pc}
 800571e:	bf00      	nop
 8005720:	20000b78 	.word	0x20000b78
 8005724:	40010000 	.word	0x40010000

08005728 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b088      	sub	sp, #32
 800572c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800572e:	f107 0310 	add.w	r3, r7, #16
 8005732:	2200      	movs	r2, #0
 8005734:	601a      	str	r2, [r3, #0]
 8005736:	605a      	str	r2, [r3, #4]
 8005738:	609a      	str	r2, [r3, #8]
 800573a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800573c:	1d3b      	adds	r3, r7, #4
 800573e:	2200      	movs	r2, #0
 8005740:	601a      	str	r2, [r3, #0]
 8005742:	605a      	str	r2, [r3, #4]
 8005744:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8005746:	4b1e      	ldr	r3, [pc, #120]	@ (80057c0 <MX_TIM2_Init+0x98>)
 8005748:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800574c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800574e:	4b1c      	ldr	r3, [pc, #112]	@ (80057c0 <MX_TIM2_Init+0x98>)
 8005750:	2200      	movs	r2, #0
 8005752:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005754:	4b1a      	ldr	r3, [pc, #104]	@ (80057c0 <MX_TIM2_Init+0x98>)
 8005756:	2200      	movs	r2, #0
 8005758:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800575a:	4b19      	ldr	r3, [pc, #100]	@ (80057c0 <MX_TIM2_Init+0x98>)
 800575c:	f04f 32ff 	mov.w	r2, #4294967295
 8005760:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005762:	4b17      	ldr	r3, [pc, #92]	@ (80057c0 <MX_TIM2_Init+0x98>)
 8005764:	2200      	movs	r2, #0
 8005766:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005768:	4b15      	ldr	r3, [pc, #84]	@ (80057c0 <MX_TIM2_Init+0x98>)
 800576a:	2200      	movs	r2, #0
 800576c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800576e:	4814      	ldr	r0, [pc, #80]	@ (80057c0 <MX_TIM2_Init+0x98>)
 8005770:	f005 f970 	bl	800aa54 <HAL_TIM_Base_Init>
 8005774:	4603      	mov	r3, r0
 8005776:	2b00      	cmp	r3, #0
 8005778:	d001      	beq.n	800577e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800577a:	f7fd ffbd 	bl	80036f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800577e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005782:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005784:	f107 0310 	add.w	r3, r7, #16
 8005788:	4619      	mov	r1, r3
 800578a:	480d      	ldr	r0, [pc, #52]	@ (80057c0 <MX_TIM2_Init+0x98>)
 800578c:	f005 fb52 	bl	800ae34 <HAL_TIM_ConfigClockSource>
 8005790:	4603      	mov	r3, r0
 8005792:	2b00      	cmp	r3, #0
 8005794:	d001      	beq.n	800579a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8005796:	f7fd ffaf 	bl	80036f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800579a:	2300      	movs	r3, #0
 800579c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800579e:	2300      	movs	r3, #0
 80057a0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80057a2:	1d3b      	adds	r3, r7, #4
 80057a4:	4619      	mov	r1, r3
 80057a6:	4806      	ldr	r0, [pc, #24]	@ (80057c0 <MX_TIM2_Init+0x98>)
 80057a8:	f005 fd70 	bl	800b28c <HAL_TIMEx_MasterConfigSynchronization>
 80057ac:	4603      	mov	r3, r0
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d001      	beq.n	80057b6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80057b2:	f7fd ffa1 	bl	80036f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80057b6:	bf00      	nop
 80057b8:	3720      	adds	r7, #32
 80057ba:	46bd      	mov	sp, r7
 80057bc:	bd80      	pop	{r7, pc}
 80057be:	bf00      	nop
 80057c0:	20000bc4 	.word	0x20000bc4

080057c4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b088      	sub	sp, #32
 80057c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80057ca:	f107 0310 	add.w	r3, r7, #16
 80057ce:	2200      	movs	r2, #0
 80057d0:	601a      	str	r2, [r3, #0]
 80057d2:	605a      	str	r2, [r3, #4]
 80057d4:	609a      	str	r2, [r3, #8]
 80057d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80057d8:	1d3b      	adds	r3, r7, #4
 80057da:	2200      	movs	r2, #0
 80057dc:	601a      	str	r2, [r3, #0]
 80057de:	605a      	str	r2, [r3, #4]
 80057e0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80057e2:	4b1d      	ldr	r3, [pc, #116]	@ (8005858 <MX_TIM3_Init+0x94>)
 80057e4:	4a1d      	ldr	r2, [pc, #116]	@ (800585c <MX_TIM3_Init+0x98>)
 80057e6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80057e8:	4b1b      	ldr	r3, [pc, #108]	@ (8005858 <MX_TIM3_Init+0x94>)
 80057ea:	2200      	movs	r2, #0
 80057ec:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80057ee:	4b1a      	ldr	r3, [pc, #104]	@ (8005858 <MX_TIM3_Init+0x94>)
 80057f0:	2200      	movs	r2, #0
 80057f2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80057f4:	4b18      	ldr	r3, [pc, #96]	@ (8005858 <MX_TIM3_Init+0x94>)
 80057f6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80057fa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80057fc:	4b16      	ldr	r3, [pc, #88]	@ (8005858 <MX_TIM3_Init+0x94>)
 80057fe:	2200      	movs	r2, #0
 8005800:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005802:	4b15      	ldr	r3, [pc, #84]	@ (8005858 <MX_TIM3_Init+0x94>)
 8005804:	2200      	movs	r2, #0
 8005806:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8005808:	4813      	ldr	r0, [pc, #76]	@ (8005858 <MX_TIM3_Init+0x94>)
 800580a:	f005 f923 	bl	800aa54 <HAL_TIM_Base_Init>
 800580e:	4603      	mov	r3, r0
 8005810:	2b00      	cmp	r3, #0
 8005812:	d001      	beq.n	8005818 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8005814:	f7fd ff70 	bl	80036f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005818:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800581c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800581e:	f107 0310 	add.w	r3, r7, #16
 8005822:	4619      	mov	r1, r3
 8005824:	480c      	ldr	r0, [pc, #48]	@ (8005858 <MX_TIM3_Init+0x94>)
 8005826:	f005 fb05 	bl	800ae34 <HAL_TIM_ConfigClockSource>
 800582a:	4603      	mov	r3, r0
 800582c:	2b00      	cmp	r3, #0
 800582e:	d001      	beq.n	8005834 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8005830:	f7fd ff62 	bl	80036f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005834:	2300      	movs	r3, #0
 8005836:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005838:	2300      	movs	r3, #0
 800583a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800583c:	1d3b      	adds	r3, r7, #4
 800583e:	4619      	mov	r1, r3
 8005840:	4805      	ldr	r0, [pc, #20]	@ (8005858 <MX_TIM3_Init+0x94>)
 8005842:	f005 fd23 	bl	800b28c <HAL_TIMEx_MasterConfigSynchronization>
 8005846:	4603      	mov	r3, r0
 8005848:	2b00      	cmp	r3, #0
 800584a:	d001      	beq.n	8005850 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800584c:	f7fd ff54 	bl	80036f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8005850:	bf00      	nop
 8005852:	3720      	adds	r7, #32
 8005854:	46bd      	mov	sp, r7
 8005856:	bd80      	pop	{r7, pc}
 8005858:	20000c10 	.word	0x20000c10
 800585c:	40000400 	.word	0x40000400

08005860 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b088      	sub	sp, #32
 8005864:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005866:	f107 0310 	add.w	r3, r7, #16
 800586a:	2200      	movs	r2, #0
 800586c:	601a      	str	r2, [r3, #0]
 800586e:	605a      	str	r2, [r3, #4]
 8005870:	609a      	str	r2, [r3, #8]
 8005872:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005874:	1d3b      	adds	r3, r7, #4
 8005876:	2200      	movs	r2, #0
 8005878:	601a      	str	r2, [r3, #0]
 800587a:	605a      	str	r2, [r3, #4]
 800587c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800587e:	4b1d      	ldr	r3, [pc, #116]	@ (80058f4 <MX_TIM5_Init+0x94>)
 8005880:	4a1d      	ldr	r2, [pc, #116]	@ (80058f8 <MX_TIM5_Init+0x98>)
 8005882:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8005884:	4b1b      	ldr	r3, [pc, #108]	@ (80058f4 <MX_TIM5_Init+0x94>)
 8005886:	2200      	movs	r2, #0
 8005888:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800588a:	4b1a      	ldr	r3, [pc, #104]	@ (80058f4 <MX_TIM5_Init+0x94>)
 800588c:	2200      	movs	r2, #0
 800588e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8005890:	4b18      	ldr	r3, [pc, #96]	@ (80058f4 <MX_TIM5_Init+0x94>)
 8005892:	f04f 32ff 	mov.w	r2, #4294967295
 8005896:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005898:	4b16      	ldr	r3, [pc, #88]	@ (80058f4 <MX_TIM5_Init+0x94>)
 800589a:	2200      	movs	r2, #0
 800589c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800589e:	4b15      	ldr	r3, [pc, #84]	@ (80058f4 <MX_TIM5_Init+0x94>)
 80058a0:	2200      	movs	r2, #0
 80058a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80058a4:	4813      	ldr	r0, [pc, #76]	@ (80058f4 <MX_TIM5_Init+0x94>)
 80058a6:	f005 f8d5 	bl	800aa54 <HAL_TIM_Base_Init>
 80058aa:	4603      	mov	r3, r0
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d001      	beq.n	80058b4 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 80058b0:	f7fd ff22 	bl	80036f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80058b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80058b8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80058ba:	f107 0310 	add.w	r3, r7, #16
 80058be:	4619      	mov	r1, r3
 80058c0:	480c      	ldr	r0, [pc, #48]	@ (80058f4 <MX_TIM5_Init+0x94>)
 80058c2:	f005 fab7 	bl	800ae34 <HAL_TIM_ConfigClockSource>
 80058c6:	4603      	mov	r3, r0
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d001      	beq.n	80058d0 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 80058cc:	f7fd ff14 	bl	80036f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80058d0:	2300      	movs	r3, #0
 80058d2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80058d4:	2300      	movs	r3, #0
 80058d6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80058d8:	1d3b      	adds	r3, r7, #4
 80058da:	4619      	mov	r1, r3
 80058dc:	4805      	ldr	r0, [pc, #20]	@ (80058f4 <MX_TIM5_Init+0x94>)
 80058de:	f005 fcd5 	bl	800b28c <HAL_TIMEx_MasterConfigSynchronization>
 80058e2:	4603      	mov	r3, r0
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d001      	beq.n	80058ec <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 80058e8:	f7fd ff06 	bl	80036f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80058ec:	bf00      	nop
 80058ee:	3720      	adds	r7, #32
 80058f0:	46bd      	mov	sp, r7
 80058f2:	bd80      	pop	{r7, pc}
 80058f4:	20000c5c 	.word	0x20000c5c
 80058f8:	40000c00 	.word	0x40000c00

080058fc <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b088      	sub	sp, #32
 8005900:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005902:	f107 0310 	add.w	r3, r7, #16
 8005906:	2200      	movs	r2, #0
 8005908:	601a      	str	r2, [r3, #0]
 800590a:	605a      	str	r2, [r3, #4]
 800590c:	609a      	str	r2, [r3, #8]
 800590e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005910:	1d3b      	adds	r3, r7, #4
 8005912:	2200      	movs	r2, #0
 8005914:	601a      	str	r2, [r3, #0]
 8005916:	605a      	str	r2, [r3, #4]
 8005918:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800591a:	4b20      	ldr	r3, [pc, #128]	@ (800599c <MX_TIM8_Init+0xa0>)
 800591c:	4a20      	ldr	r2, [pc, #128]	@ (80059a0 <MX_TIM8_Init+0xa4>)
 800591e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8005920:	4b1e      	ldr	r3, [pc, #120]	@ (800599c <MX_TIM8_Init+0xa0>)
 8005922:	2200      	movs	r2, #0
 8005924:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005926:	4b1d      	ldr	r3, [pc, #116]	@ (800599c <MX_TIM8_Init+0xa0>)
 8005928:	2200      	movs	r2, #0
 800592a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 800592c:	4b1b      	ldr	r3, [pc, #108]	@ (800599c <MX_TIM8_Init+0xa0>)
 800592e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005932:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005934:	4b19      	ldr	r3, [pc, #100]	@ (800599c <MX_TIM8_Init+0xa0>)
 8005936:	2200      	movs	r2, #0
 8005938:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800593a:	4b18      	ldr	r3, [pc, #96]	@ (800599c <MX_TIM8_Init+0xa0>)
 800593c:	2200      	movs	r2, #0
 800593e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005940:	4b16      	ldr	r3, [pc, #88]	@ (800599c <MX_TIM8_Init+0xa0>)
 8005942:	2200      	movs	r2, #0
 8005944:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8005946:	4815      	ldr	r0, [pc, #84]	@ (800599c <MX_TIM8_Init+0xa0>)
 8005948:	f005 f884 	bl	800aa54 <HAL_TIM_Base_Init>
 800594c:	4603      	mov	r3, r0
 800594e:	2b00      	cmp	r3, #0
 8005950:	d001      	beq.n	8005956 <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 8005952:	f7fd fed1 	bl	80036f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005956:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800595a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800595c:	f107 0310 	add.w	r3, r7, #16
 8005960:	4619      	mov	r1, r3
 8005962:	480e      	ldr	r0, [pc, #56]	@ (800599c <MX_TIM8_Init+0xa0>)
 8005964:	f005 fa66 	bl	800ae34 <HAL_TIM_ConfigClockSource>
 8005968:	4603      	mov	r3, r0
 800596a:	2b00      	cmp	r3, #0
 800596c:	d001      	beq.n	8005972 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 800596e:	f7fd fec3 	bl	80036f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005972:	2300      	movs	r3, #0
 8005974:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8005976:	2300      	movs	r3, #0
 8005978:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800597a:	2300      	movs	r3, #0
 800597c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800597e:	1d3b      	adds	r3, r7, #4
 8005980:	4619      	mov	r1, r3
 8005982:	4806      	ldr	r0, [pc, #24]	@ (800599c <MX_TIM8_Init+0xa0>)
 8005984:	f005 fc82 	bl	800b28c <HAL_TIMEx_MasterConfigSynchronization>
 8005988:	4603      	mov	r3, r0
 800598a:	2b00      	cmp	r3, #0
 800598c:	d001      	beq.n	8005992 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 800598e:	f7fd feb3 	bl	80036f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8005992:	bf00      	nop
 8005994:	3720      	adds	r7, #32
 8005996:	46bd      	mov	sp, r7
 8005998:	bd80      	pop	{r7, pc}
 800599a:	bf00      	nop
 800599c:	20000ca8 	.word	0x20000ca8
 80059a0:	40010400 	.word	0x40010400

080059a4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b08e      	sub	sp, #56	@ 0x38
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80059ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80059b0:	2200      	movs	r2, #0
 80059b2:	601a      	str	r2, [r3, #0]
 80059b4:	605a      	str	r2, [r3, #4]
 80059b6:	609a      	str	r2, [r3, #8]
 80059b8:	60da      	str	r2, [r3, #12]
 80059ba:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	4a3b      	ldr	r2, [pc, #236]	@ (8005ab0 <HAL_TIM_Base_MspInit+0x10c>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d10c      	bne.n	80059e0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80059c6:	4b3b      	ldr	r3, [pc, #236]	@ (8005ab4 <HAL_TIM_Base_MspInit+0x110>)
 80059c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059ca:	4a3a      	ldr	r2, [pc, #232]	@ (8005ab4 <HAL_TIM_Base_MspInit+0x110>)
 80059cc:	f043 0301 	orr.w	r3, r3, #1
 80059d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80059d2:	4b38      	ldr	r3, [pc, #224]	@ (8005ab4 <HAL_TIM_Base_MspInit+0x110>)
 80059d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059d6:	f003 0301 	and.w	r3, r3, #1
 80059da:	623b      	str	r3, [r7, #32]
 80059dc:	6a3b      	ldr	r3, [r7, #32]

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80059de:	e062      	b.n	8005aa6 <HAL_TIM_Base_MspInit+0x102>
  else if(tim_baseHandle->Instance==TIM2)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059e8:	d10c      	bne.n	8005a04 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80059ea:	4b32      	ldr	r3, [pc, #200]	@ (8005ab4 <HAL_TIM_Base_MspInit+0x110>)
 80059ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059ee:	4a31      	ldr	r2, [pc, #196]	@ (8005ab4 <HAL_TIM_Base_MspInit+0x110>)
 80059f0:	f043 0301 	orr.w	r3, r3, #1
 80059f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80059f6:	4b2f      	ldr	r3, [pc, #188]	@ (8005ab4 <HAL_TIM_Base_MspInit+0x110>)
 80059f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059fa:	f003 0301 	and.w	r3, r3, #1
 80059fe:	61fb      	str	r3, [r7, #28]
 8005a00:	69fb      	ldr	r3, [r7, #28]
}
 8005a02:	e050      	b.n	8005aa6 <HAL_TIM_Base_MspInit+0x102>
  else if(tim_baseHandle->Instance==TIM3)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4a2b      	ldr	r2, [pc, #172]	@ (8005ab8 <HAL_TIM_Base_MspInit+0x114>)
 8005a0a:	4293      	cmp	r3, r2
 8005a0c:	d10c      	bne.n	8005a28 <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005a0e:	4b29      	ldr	r3, [pc, #164]	@ (8005ab4 <HAL_TIM_Base_MspInit+0x110>)
 8005a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a12:	4a28      	ldr	r2, [pc, #160]	@ (8005ab4 <HAL_TIM_Base_MspInit+0x110>)
 8005a14:	f043 0302 	orr.w	r3, r3, #2
 8005a18:	6413      	str	r3, [r2, #64]	@ 0x40
 8005a1a:	4b26      	ldr	r3, [pc, #152]	@ (8005ab4 <HAL_TIM_Base_MspInit+0x110>)
 8005a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a1e:	f003 0302 	and.w	r3, r3, #2
 8005a22:	61bb      	str	r3, [r7, #24]
 8005a24:	69bb      	ldr	r3, [r7, #24]
}
 8005a26:	e03e      	b.n	8005aa6 <HAL_TIM_Base_MspInit+0x102>
  else if(tim_baseHandle->Instance==TIM5)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4a23      	ldr	r2, [pc, #140]	@ (8005abc <HAL_TIM_Base_MspInit+0x118>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d10c      	bne.n	8005a4c <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005a32:	4b20      	ldr	r3, [pc, #128]	@ (8005ab4 <HAL_TIM_Base_MspInit+0x110>)
 8005a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a36:	4a1f      	ldr	r2, [pc, #124]	@ (8005ab4 <HAL_TIM_Base_MspInit+0x110>)
 8005a38:	f043 0308 	orr.w	r3, r3, #8
 8005a3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8005a3e:	4b1d      	ldr	r3, [pc, #116]	@ (8005ab4 <HAL_TIM_Base_MspInit+0x110>)
 8005a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a42:	f003 0308 	and.w	r3, r3, #8
 8005a46:	617b      	str	r3, [r7, #20]
 8005a48:	697b      	ldr	r3, [r7, #20]
}
 8005a4a:	e02c      	b.n	8005aa6 <HAL_TIM_Base_MspInit+0x102>
  else if(tim_baseHandle->Instance==TIM8)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4a1b      	ldr	r2, [pc, #108]	@ (8005ac0 <HAL_TIM_Base_MspInit+0x11c>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d127      	bne.n	8005aa6 <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8005a56:	4b17      	ldr	r3, [pc, #92]	@ (8005ab4 <HAL_TIM_Base_MspInit+0x110>)
 8005a58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a5a:	4a16      	ldr	r2, [pc, #88]	@ (8005ab4 <HAL_TIM_Base_MspInit+0x110>)
 8005a5c:	f043 0302 	orr.w	r3, r3, #2
 8005a60:	6453      	str	r3, [r2, #68]	@ 0x44
 8005a62:	4b14      	ldr	r3, [pc, #80]	@ (8005ab4 <HAL_TIM_Base_MspInit+0x110>)
 8005a64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a66:	f003 0302 	and.w	r3, r3, #2
 8005a6a:	613b      	str	r3, [r7, #16]
 8005a6c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8005a6e:	4b11      	ldr	r3, [pc, #68]	@ (8005ab4 <HAL_TIM_Base_MspInit+0x110>)
 8005a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a72:	4a10      	ldr	r2, [pc, #64]	@ (8005ab4 <HAL_TIM_Base_MspInit+0x110>)
 8005a74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a78:	6313      	str	r3, [r2, #48]	@ 0x30
 8005a7a:	4b0e      	ldr	r3, [pc, #56]	@ (8005ab4 <HAL_TIM_Base_MspInit+0x110>)
 8005a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a82:	60fb      	str	r3, [r7, #12]
 8005a84:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005a86:	2304      	movs	r3, #4
 8005a88:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005a8a:	2302      	movs	r3, #2
 8005a8c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005a8e:	2300      	movs	r3, #0
 8005a90:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a92:	2300      	movs	r3, #0
 8005a94:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8005a96:	2303      	movs	r3, #3
 8005a98:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8005a9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005a9e:	4619      	mov	r1, r3
 8005aa0:	4808      	ldr	r0, [pc, #32]	@ (8005ac4 <HAL_TIM_Base_MspInit+0x120>)
 8005aa2:	f001 fd41 	bl	8007528 <HAL_GPIO_Init>
}
 8005aa6:	bf00      	nop
 8005aa8:	3738      	adds	r7, #56	@ 0x38
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}
 8005aae:	bf00      	nop
 8005ab0:	40010000 	.word	0x40010000
 8005ab4:	40023800 	.word	0x40023800
 8005ab8:	40000400 	.word	0x40000400
 8005abc:	40000c00 	.word	0x40000c00
 8005ac0:	40010400 	.word	0x40010400
 8005ac4:	40022000 	.word	0x40022000

08005ac8 <MX_UART7_Init>:
UART_HandleTypeDef huart1;
UART_HandleTypeDef huart6;

/* UART7 init function */
void MX_UART7_Init(void)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8005acc:	4b14      	ldr	r3, [pc, #80]	@ (8005b20 <MX_UART7_Init+0x58>)
 8005ace:	4a15      	ldr	r2, [pc, #84]	@ (8005b24 <MX_UART7_Init+0x5c>)
 8005ad0:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 8005ad2:	4b13      	ldr	r3, [pc, #76]	@ (8005b20 <MX_UART7_Init+0x58>)
 8005ad4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005ad8:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8005ada:	4b11      	ldr	r3, [pc, #68]	@ (8005b20 <MX_UART7_Init+0x58>)
 8005adc:	2200      	movs	r2, #0
 8005ade:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8005ae0:	4b0f      	ldr	r3, [pc, #60]	@ (8005b20 <MX_UART7_Init+0x58>)
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8005ae6:	4b0e      	ldr	r3, [pc, #56]	@ (8005b20 <MX_UART7_Init+0x58>)
 8005ae8:	2200      	movs	r2, #0
 8005aea:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8005aec:	4b0c      	ldr	r3, [pc, #48]	@ (8005b20 <MX_UART7_Init+0x58>)
 8005aee:	220c      	movs	r2, #12
 8005af0:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005af2:	4b0b      	ldr	r3, [pc, #44]	@ (8005b20 <MX_UART7_Init+0x58>)
 8005af4:	2200      	movs	r2, #0
 8005af6:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8005af8:	4b09      	ldr	r3, [pc, #36]	@ (8005b20 <MX_UART7_Init+0x58>)
 8005afa:	2200      	movs	r2, #0
 8005afc:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005afe:	4b08      	ldr	r3, [pc, #32]	@ (8005b20 <MX_UART7_Init+0x58>)
 8005b00:	2200      	movs	r2, #0
 8005b02:	621a      	str	r2, [r3, #32]
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005b04:	4b06      	ldr	r3, [pc, #24]	@ (8005b20 <MX_UART7_Init+0x58>)
 8005b06:	2200      	movs	r2, #0
 8005b08:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8005b0a:	4805      	ldr	r0, [pc, #20]	@ (8005b20 <MX_UART7_Init+0x58>)
 8005b0c:	f005 fc6a 	bl	800b3e4 <HAL_UART_Init>
 8005b10:	4603      	mov	r3, r0
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d001      	beq.n	8005b1a <MX_UART7_Init+0x52>
  {
    Error_Handler();
 8005b16:	f7fd fdef 	bl	80036f8 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 8005b1a:	bf00      	nop
 8005b1c:	bd80      	pop	{r7, pc}
 8005b1e:	bf00      	nop
 8005b20:	20000cf4 	.word	0x20000cf4
 8005b24:	40007800 	.word	0x40007800

08005b28 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005b2c:	4b14      	ldr	r3, [pc, #80]	@ (8005b80 <MX_USART1_UART_Init+0x58>)
 8005b2e:	4a15      	ldr	r2, [pc, #84]	@ (8005b84 <MX_USART1_UART_Init+0x5c>)
 8005b30:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8005b32:	4b13      	ldr	r3, [pc, #76]	@ (8005b80 <MX_USART1_UART_Init+0x58>)
 8005b34:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005b38:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005b3a:	4b11      	ldr	r3, [pc, #68]	@ (8005b80 <MX_USART1_UART_Init+0x58>)
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005b40:	4b0f      	ldr	r3, [pc, #60]	@ (8005b80 <MX_USART1_UART_Init+0x58>)
 8005b42:	2200      	movs	r2, #0
 8005b44:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005b46:	4b0e      	ldr	r3, [pc, #56]	@ (8005b80 <MX_USART1_UART_Init+0x58>)
 8005b48:	2200      	movs	r2, #0
 8005b4a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005b4c:	4b0c      	ldr	r3, [pc, #48]	@ (8005b80 <MX_USART1_UART_Init+0x58>)
 8005b4e:	220c      	movs	r2, #12
 8005b50:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005b52:	4b0b      	ldr	r3, [pc, #44]	@ (8005b80 <MX_USART1_UART_Init+0x58>)
 8005b54:	2200      	movs	r2, #0
 8005b56:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005b58:	4b09      	ldr	r3, [pc, #36]	@ (8005b80 <MX_USART1_UART_Init+0x58>)
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005b5e:	4b08      	ldr	r3, [pc, #32]	@ (8005b80 <MX_USART1_UART_Init+0x58>)
 8005b60:	2200      	movs	r2, #0
 8005b62:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005b64:	4b06      	ldr	r3, [pc, #24]	@ (8005b80 <MX_USART1_UART_Init+0x58>)
 8005b66:	2200      	movs	r2, #0
 8005b68:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005b6a:	4805      	ldr	r0, [pc, #20]	@ (8005b80 <MX_USART1_UART_Init+0x58>)
 8005b6c:	f005 fc3a 	bl	800b3e4 <HAL_UART_Init>
 8005b70:	4603      	mov	r3, r0
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d001      	beq.n	8005b7a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8005b76:	f7fd fdbf 	bl	80036f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8005b7a:	bf00      	nop
 8005b7c:	bd80      	pop	{r7, pc}
 8005b7e:	bf00      	nop
 8005b80:	20000d7c 	.word	0x20000d7c
 8005b84:	40011000 	.word	0x40011000

08005b88 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8005b8c:	4b14      	ldr	r3, [pc, #80]	@ (8005be0 <MX_USART6_UART_Init+0x58>)
 8005b8e:	4a15      	ldr	r2, [pc, #84]	@ (8005be4 <MX_USART6_UART_Init+0x5c>)
 8005b90:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8005b92:	4b13      	ldr	r3, [pc, #76]	@ (8005be0 <MX_USART6_UART_Init+0x58>)
 8005b94:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005b98:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8005b9a:	4b11      	ldr	r3, [pc, #68]	@ (8005be0 <MX_USART6_UART_Init+0x58>)
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8005ba0:	4b0f      	ldr	r3, [pc, #60]	@ (8005be0 <MX_USART6_UART_Init+0x58>)
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8005ba6:	4b0e      	ldr	r3, [pc, #56]	@ (8005be0 <MX_USART6_UART_Init+0x58>)
 8005ba8:	2200      	movs	r2, #0
 8005baa:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8005bac:	4b0c      	ldr	r3, [pc, #48]	@ (8005be0 <MX_USART6_UART_Init+0x58>)
 8005bae:	220c      	movs	r2, #12
 8005bb0:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005bb2:	4b0b      	ldr	r3, [pc, #44]	@ (8005be0 <MX_USART6_UART_Init+0x58>)
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8005bb8:	4b09      	ldr	r3, [pc, #36]	@ (8005be0 <MX_USART6_UART_Init+0x58>)
 8005bba:	2200      	movs	r2, #0
 8005bbc:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005bbe:	4b08      	ldr	r3, [pc, #32]	@ (8005be0 <MX_USART6_UART_Init+0x58>)
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005bc4:	4b06      	ldr	r3, [pc, #24]	@ (8005be0 <MX_USART6_UART_Init+0x58>)
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8005bca:	4805      	ldr	r0, [pc, #20]	@ (8005be0 <MX_USART6_UART_Init+0x58>)
 8005bcc:	f005 fc0a 	bl	800b3e4 <HAL_UART_Init>
 8005bd0:	4603      	mov	r3, r0
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d001      	beq.n	8005bda <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 8005bd6:	f7fd fd8f 	bl	80036f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8005bda:	bf00      	nop
 8005bdc:	bd80      	pop	{r7, pc}
 8005bde:	bf00      	nop
 8005be0:	20000e04 	.word	0x20000e04
 8005be4:	40011400 	.word	0x40011400

08005be8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b0b0      	sub	sp, #192	@ 0xc0
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005bf0:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	601a      	str	r2, [r3, #0]
 8005bf8:	605a      	str	r2, [r3, #4]
 8005bfa:	609a      	str	r2, [r3, #8]
 8005bfc:	60da      	str	r2, [r3, #12]
 8005bfe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005c00:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005c04:	2284      	movs	r2, #132	@ 0x84
 8005c06:	2100      	movs	r1, #0
 8005c08:	4618      	mov	r0, r3
 8005c0a:	f008 fd94 	bl	800e736 <memset>
  if(uartHandle->Instance==UART7)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4a75      	ldr	r2, [pc, #468]	@ (8005de8 <HAL_UART_MspInit+0x200>)
 8005c14:	4293      	cmp	r3, r2
 8005c16:	d13d      	bne.n	8005c94 <HAL_UART_MspInit+0xac>

  /* USER CODE END UART7_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 8005c18:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005c1c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Uart7ClockSelection = RCC_UART7CLKSOURCE_PCLK1;
 8005c1e:	2300      	movs	r3, #0
 8005c20:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005c24:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005c28:	4618      	mov	r0, r3
 8005c2a:	f003 fe11 	bl	8009850 <HAL_RCCEx_PeriphCLKConfig>
 8005c2e:	4603      	mov	r3, r0
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d001      	beq.n	8005c38 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8005c34:	f7fd fd60 	bl	80036f8 <Error_Handler>
    }

    /* UART7 clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 8005c38:	4b6c      	ldr	r3, [pc, #432]	@ (8005dec <HAL_UART_MspInit+0x204>)
 8005c3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c3c:	4a6b      	ldr	r2, [pc, #428]	@ (8005dec <HAL_UART_MspInit+0x204>)
 8005c3e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005c42:	6413      	str	r3, [r2, #64]	@ 0x40
 8005c44:	4b69      	ldr	r3, [pc, #420]	@ (8005dec <HAL_UART_MspInit+0x204>)
 8005c46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c48:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005c4c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8005c50:	4b66      	ldr	r3, [pc, #408]	@ (8005dec <HAL_UART_MspInit+0x204>)
 8005c52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c54:	4a65      	ldr	r2, [pc, #404]	@ (8005dec <HAL_UART_MspInit+0x204>)
 8005c56:	f043 0320 	orr.w	r3, r3, #32
 8005c5a:	6313      	str	r3, [r2, #48]	@ 0x30
 8005c5c:	4b63      	ldr	r3, [pc, #396]	@ (8005dec <HAL_UART_MspInit+0x204>)
 8005c5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c60:	f003 0320 	and.w	r3, r3, #32
 8005c64:	623b      	str	r3, [r7, #32]
 8005c66:	6a3b      	ldr	r3, [r7, #32]
    /**UART7 GPIO Configuration
    PF7     ------> UART7_TX
    PF6     ------> UART7_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8005c68:	23c0      	movs	r3, #192	@ 0xc0
 8005c6a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c6e:	2302      	movs	r3, #2
 8005c70:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c74:	2300      	movs	r3, #0
 8005c76:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005c7a:	2303      	movs	r3, #3
 8005c7c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8005c80:	2308      	movs	r3, #8
 8005c82:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8005c86:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8005c8a:	4619      	mov	r1, r3
 8005c8c:	4858      	ldr	r0, [pc, #352]	@ (8005df0 <HAL_UART_MspInit+0x208>)
 8005c8e:	f001 fc4b 	bl	8007528 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8005c92:	e0a4      	b.n	8005dde <HAL_UART_MspInit+0x1f6>
  else if(uartHandle->Instance==USART1)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	4a56      	ldr	r2, [pc, #344]	@ (8005df4 <HAL_UART_MspInit+0x20c>)
 8005c9a:	4293      	cmp	r3, r2
 8005c9c:	d15d      	bne.n	8005d5a <HAL_UART_MspInit+0x172>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8005c9e:	2340      	movs	r3, #64	@ 0x40
 8005ca0:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005ca6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005caa:	4618      	mov	r0, r3
 8005cac:	f003 fdd0 	bl	8009850 <HAL_RCCEx_PeriphCLKConfig>
 8005cb0:	4603      	mov	r3, r0
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d001      	beq.n	8005cba <HAL_UART_MspInit+0xd2>
      Error_Handler();
 8005cb6:	f7fd fd1f 	bl	80036f8 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8005cba:	4b4c      	ldr	r3, [pc, #304]	@ (8005dec <HAL_UART_MspInit+0x204>)
 8005cbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cbe:	4a4b      	ldr	r2, [pc, #300]	@ (8005dec <HAL_UART_MspInit+0x204>)
 8005cc0:	f043 0310 	orr.w	r3, r3, #16
 8005cc4:	6453      	str	r3, [r2, #68]	@ 0x44
 8005cc6:	4b49      	ldr	r3, [pc, #292]	@ (8005dec <HAL_UART_MspInit+0x204>)
 8005cc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cca:	f003 0310 	and.w	r3, r3, #16
 8005cce:	61fb      	str	r3, [r7, #28]
 8005cd0:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005cd2:	4b46      	ldr	r3, [pc, #280]	@ (8005dec <HAL_UART_MspInit+0x204>)
 8005cd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cd6:	4a45      	ldr	r2, [pc, #276]	@ (8005dec <HAL_UART_MspInit+0x204>)
 8005cd8:	f043 0302 	orr.w	r3, r3, #2
 8005cdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8005cde:	4b43      	ldr	r3, [pc, #268]	@ (8005dec <HAL_UART_MspInit+0x204>)
 8005ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ce2:	f003 0302 	and.w	r3, r3, #2
 8005ce6:	61bb      	str	r3, [r7, #24]
 8005ce8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005cea:	4b40      	ldr	r3, [pc, #256]	@ (8005dec <HAL_UART_MspInit+0x204>)
 8005cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cee:	4a3f      	ldr	r2, [pc, #252]	@ (8005dec <HAL_UART_MspInit+0x204>)
 8005cf0:	f043 0301 	orr.w	r3, r3, #1
 8005cf4:	6313      	str	r3, [r2, #48]	@ 0x30
 8005cf6:	4b3d      	ldr	r3, [pc, #244]	@ (8005dec <HAL_UART_MspInit+0x204>)
 8005cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cfa:	f003 0301 	and.w	r3, r3, #1
 8005cfe:	617b      	str	r3, [r7, #20]
 8005d00:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8005d02:	2380      	movs	r3, #128	@ 0x80
 8005d04:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d08:	2302      	movs	r3, #2
 8005d0a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d0e:	2300      	movs	r3, #0
 8005d10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d14:	2300      	movs	r3, #0
 8005d16:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005d1a:	2307      	movs	r3, #7
 8005d1c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8005d20:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8005d24:	4619      	mov	r1, r3
 8005d26:	4834      	ldr	r0, [pc, #208]	@ (8005df8 <HAL_UART_MspInit+0x210>)
 8005d28:	f001 fbfe 	bl	8007528 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8005d2c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005d30:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d34:	2302      	movs	r3, #2
 8005d36:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d40:	2300      	movs	r3, #0
 8005d42:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005d46:	2307      	movs	r3, #7
 8005d48:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8005d4c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8005d50:	4619      	mov	r1, r3
 8005d52:	482a      	ldr	r0, [pc, #168]	@ (8005dfc <HAL_UART_MspInit+0x214>)
 8005d54:	f001 fbe8 	bl	8007528 <HAL_GPIO_Init>
}
 8005d58:	e041      	b.n	8005dde <HAL_UART_MspInit+0x1f6>
  else if(uartHandle->Instance==USART6)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	4a28      	ldr	r2, [pc, #160]	@ (8005e00 <HAL_UART_MspInit+0x218>)
 8005d60:	4293      	cmp	r3, r2
 8005d62:	d13c      	bne.n	8005dde <HAL_UART_MspInit+0x1f6>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8005d64:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005d68:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005d70:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005d74:	4618      	mov	r0, r3
 8005d76:	f003 fd6b 	bl	8009850 <HAL_RCCEx_PeriphCLKConfig>
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d001      	beq.n	8005d84 <HAL_UART_MspInit+0x19c>
      Error_Handler();
 8005d80:	f7fd fcba 	bl	80036f8 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8005d84:	4b19      	ldr	r3, [pc, #100]	@ (8005dec <HAL_UART_MspInit+0x204>)
 8005d86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d88:	4a18      	ldr	r2, [pc, #96]	@ (8005dec <HAL_UART_MspInit+0x204>)
 8005d8a:	f043 0320 	orr.w	r3, r3, #32
 8005d8e:	6453      	str	r3, [r2, #68]	@ 0x44
 8005d90:	4b16      	ldr	r3, [pc, #88]	@ (8005dec <HAL_UART_MspInit+0x204>)
 8005d92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d94:	f003 0320 	and.w	r3, r3, #32
 8005d98:	613b      	str	r3, [r7, #16]
 8005d9a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005d9c:	4b13      	ldr	r3, [pc, #76]	@ (8005dec <HAL_UART_MspInit+0x204>)
 8005d9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005da0:	4a12      	ldr	r2, [pc, #72]	@ (8005dec <HAL_UART_MspInit+0x204>)
 8005da2:	f043 0304 	orr.w	r3, r3, #4
 8005da6:	6313      	str	r3, [r2, #48]	@ 0x30
 8005da8:	4b10      	ldr	r3, [pc, #64]	@ (8005dec <HAL_UART_MspInit+0x204>)
 8005daa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dac:	f003 0304 	and.w	r3, r3, #4
 8005db0:	60fb      	str	r3, [r7, #12]
 8005db2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8005db4:	23c0      	movs	r3, #192	@ 0xc0
 8005db6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005dba:	2302      	movs	r3, #2
 8005dbc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005dc6:	2303      	movs	r3, #3
 8005dc8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8005dcc:	2308      	movs	r3, #8
 8005dce:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005dd2:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8005dd6:	4619      	mov	r1, r3
 8005dd8:	480a      	ldr	r0, [pc, #40]	@ (8005e04 <HAL_UART_MspInit+0x21c>)
 8005dda:	f001 fba5 	bl	8007528 <HAL_GPIO_Init>
}
 8005dde:	bf00      	nop
 8005de0:	37c0      	adds	r7, #192	@ 0xc0
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bd80      	pop	{r7, pc}
 8005de6:	bf00      	nop
 8005de8:	40007800 	.word	0x40007800
 8005dec:	40023800 	.word	0x40023800
 8005df0:	40021400 	.word	0x40021400
 8005df4:	40011000 	.word	0x40011000
 8005df8:	40020400 	.word	0x40020400
 8005dfc:	40020000 	.word	0x40020000
 8005e00:	40011400 	.word	0x40011400
 8005e04:	40020800 	.word	0x40020800

08005e08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005e08:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005e40 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005e0c:	480d      	ldr	r0, [pc, #52]	@ (8005e44 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8005e0e:	490e      	ldr	r1, [pc, #56]	@ (8005e48 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8005e10:	4a0e      	ldr	r2, [pc, #56]	@ (8005e4c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8005e12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005e14:	e002      	b.n	8005e1c <LoopCopyDataInit>

08005e16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005e16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005e18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005e1a:	3304      	adds	r3, #4

08005e1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005e1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005e1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005e20:	d3f9      	bcc.n	8005e16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005e22:	4a0b      	ldr	r2, [pc, #44]	@ (8005e50 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8005e24:	4c0b      	ldr	r4, [pc, #44]	@ (8005e54 <LoopFillZerobss+0x26>)
  movs r3, #0
 8005e26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005e28:	e001      	b.n	8005e2e <LoopFillZerobss>

08005e2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005e2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005e2c:	3204      	adds	r2, #4

08005e2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005e2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005e30:	d3fb      	bcc.n	8005e2a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8005e32:	f7ff fc13 	bl	800565c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005e36:	f008 fd29 	bl	800e88c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005e3a:	f7fd fb5f 	bl	80034fc <main>
  bx  lr    
 8005e3e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005e40:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8005e44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005e48:	200000b4 	.word	0x200000b4
  ldr r2, =_sidata
 8005e4c:	0801de38 	.word	0x0801de38
  ldr r2, =_sbss
 8005e50:	200000b4 	.word	0x200000b4
  ldr r4, =_ebss
 8005e54:	20004d28 	.word	0x20004d28

08005e58 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005e58:	e7fe      	b.n	8005e58 <ADC_IRQHandler>

08005e5a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005e5a:	b580      	push	{r7, lr}
 8005e5c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005e5e:	2003      	movs	r0, #3
 8005e60:	f000 fcf3 	bl	800684a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005e64:	200f      	movs	r0, #15
 8005e66:	f7ff fa75 	bl	8005354 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005e6a:	f7ff fa4b 	bl	8005304 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005e6e:	2300      	movs	r3, #0
}
 8005e70:	4618      	mov	r0, r3
 8005e72:	bd80      	pop	{r7, pc}

08005e74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005e74:	b480      	push	{r7}
 8005e76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005e78:	4b06      	ldr	r3, [pc, #24]	@ (8005e94 <HAL_IncTick+0x20>)
 8005e7a:	781b      	ldrb	r3, [r3, #0]
 8005e7c:	461a      	mov	r2, r3
 8005e7e:	4b06      	ldr	r3, [pc, #24]	@ (8005e98 <HAL_IncTick+0x24>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	4413      	add	r3, r2
 8005e84:	4a04      	ldr	r2, [pc, #16]	@ (8005e98 <HAL_IncTick+0x24>)
 8005e86:	6013      	str	r3, [r2, #0]
}
 8005e88:	bf00      	nop
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e90:	4770      	bx	lr
 8005e92:	bf00      	nop
 8005e94:	20000050 	.word	0x20000050
 8005e98:	20000e8c 	.word	0x20000e8c

08005e9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	af00      	add	r7, sp, #0
  return uwTick;
 8005ea0:	4b03      	ldr	r3, [pc, #12]	@ (8005eb0 <HAL_GetTick+0x14>)
 8005ea2:	681b      	ldr	r3, [r3, #0]
}
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eac:	4770      	bx	lr
 8005eae:	bf00      	nop
 8005eb0:	20000e8c 	.word	0x20000e8c

08005eb4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b084      	sub	sp, #16
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005ebc:	f7ff ffee 	bl	8005e9c <HAL_GetTick>
 8005ec0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ecc:	d005      	beq.n	8005eda <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005ece:	4b0a      	ldr	r3, [pc, #40]	@ (8005ef8 <HAL_Delay+0x44>)
 8005ed0:	781b      	ldrb	r3, [r3, #0]
 8005ed2:	461a      	mov	r2, r3
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	4413      	add	r3, r2
 8005ed8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005eda:	bf00      	nop
 8005edc:	f7ff ffde 	bl	8005e9c <HAL_GetTick>
 8005ee0:	4602      	mov	r2, r0
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	1ad3      	subs	r3, r2, r3
 8005ee6:	68fa      	ldr	r2, [r7, #12]
 8005ee8:	429a      	cmp	r2, r3
 8005eea:	d8f7      	bhi.n	8005edc <HAL_Delay+0x28>
  {
  }
}
 8005eec:	bf00      	nop
 8005eee:	bf00      	nop
 8005ef0:	3710      	adds	r7, #16
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bd80      	pop	{r7, pc}
 8005ef6:	bf00      	nop
 8005ef8:	20000050 	.word	0x20000050

08005efc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b084      	sub	sp, #16
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005f04:	2300      	movs	r3, #0
 8005f06:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d101      	bne.n	8005f12 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005f0e:	2301      	movs	r3, #1
 8005f10:	e031      	b.n	8005f76 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d109      	bne.n	8005f2e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005f1a:	6878      	ldr	r0, [r7, #4]
 8005f1c:	f7fa ffd2 	bl	8000ec4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2200      	movs	r2, #0
 8005f24:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2200      	movs	r2, #0
 8005f2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f32:	f003 0310 	and.w	r3, r3, #16
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d116      	bne.n	8005f68 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005f3e:	4b10      	ldr	r3, [pc, #64]	@ (8005f80 <HAL_ADC_Init+0x84>)
 8005f40:	4013      	ands	r3, r2
 8005f42:	f043 0202 	orr.w	r2, r3, #2
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8005f4a:	6878      	ldr	r0, [r7, #4]
 8005f4c:	f000 fad6 	bl	80064fc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2200      	movs	r2, #0
 8005f54:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f5a:	f023 0303 	bic.w	r3, r3, #3
 8005f5e:	f043 0201 	orr.w	r2, r3, #1
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	641a      	str	r2, [r3, #64]	@ 0x40
 8005f66:	e001      	b.n	8005f6c <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005f68:	2301      	movs	r3, #1
 8005f6a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2200      	movs	r2, #0
 8005f70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005f74:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f76:	4618      	mov	r0, r3
 8005f78:	3710      	adds	r7, #16
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bd80      	pop	{r7, pc}
 8005f7e:	bf00      	nop
 8005f80:	ffffeefd 	.word	0xffffeefd

08005f84 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b085      	sub	sp, #20
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f96:	2b01      	cmp	r3, #1
 8005f98:	d101      	bne.n	8005f9e <HAL_ADC_Start+0x1a>
 8005f9a:	2302      	movs	r3, #2
 8005f9c:	e0ad      	b.n	80060fa <HAL_ADC_Start+0x176>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2201      	movs	r2, #1
 8005fa2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	689b      	ldr	r3, [r3, #8]
 8005fac:	f003 0301 	and.w	r3, r3, #1
 8005fb0:	2b01      	cmp	r3, #1
 8005fb2:	d018      	beq.n	8005fe6 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	689a      	ldr	r2, [r3, #8]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f042 0201 	orr.w	r2, r2, #1
 8005fc2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8005fc4:	4b50      	ldr	r3, [pc, #320]	@ (8006108 <HAL_ADC_Start+0x184>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	4a50      	ldr	r2, [pc, #320]	@ (800610c <HAL_ADC_Start+0x188>)
 8005fca:	fba2 2303 	umull	r2, r3, r2, r3
 8005fce:	0c9a      	lsrs	r2, r3, #18
 8005fd0:	4613      	mov	r3, r2
 8005fd2:	005b      	lsls	r3, r3, #1
 8005fd4:	4413      	add	r3, r2
 8005fd6:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8005fd8:	e002      	b.n	8005fe0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	3b01      	subs	r3, #1
 8005fde:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d1f9      	bne.n	8005fda <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	689b      	ldr	r3, [r3, #8]
 8005fec:	f003 0301 	and.w	r3, r3, #1
 8005ff0:	2b01      	cmp	r3, #1
 8005ff2:	d175      	bne.n	80060e0 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005ff8:	4b45      	ldr	r3, [pc, #276]	@ (8006110 <HAL_ADC_Start+0x18c>)
 8005ffa:	4013      	ands	r3, r2
 8005ffc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	685b      	ldr	r3, [r3, #4]
 800600a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800600e:	2b00      	cmp	r3, #0
 8006010:	d007      	beq.n	8006022 <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006016:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800601a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006026:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800602a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800602e:	d106      	bne.n	800603e <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006034:	f023 0206 	bic.w	r2, r3, #6
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	645a      	str	r2, [r3, #68]	@ 0x44
 800603c:	e002      	b.n	8006044 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2200      	movs	r2, #0
 8006042:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2200      	movs	r2, #0
 8006048:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8006054:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8006056:	4b2f      	ldr	r3, [pc, #188]	@ (8006114 <HAL_ADC_Start+0x190>)
 8006058:	685b      	ldr	r3, [r3, #4]
 800605a:	f003 031f 	and.w	r3, r3, #31
 800605e:	2b00      	cmp	r3, #0
 8006060:	d10f      	bne.n	8006082 <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	689b      	ldr	r3, [r3, #8]
 8006068:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800606c:	2b00      	cmp	r3, #0
 800606e:	d143      	bne.n	80060f8 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	689a      	ldr	r2, [r3, #8]
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800607e:	609a      	str	r2, [r3, #8]
 8006080:	e03a      	b.n	80060f8 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	4a24      	ldr	r2, [pc, #144]	@ (8006118 <HAL_ADC_Start+0x194>)
 8006088:	4293      	cmp	r3, r2
 800608a:	d10e      	bne.n	80060aa <HAL_ADC_Start+0x126>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	689b      	ldr	r3, [r3, #8]
 8006092:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006096:	2b00      	cmp	r3, #0
 8006098:	d107      	bne.n	80060aa <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	689a      	ldr	r2, [r3, #8]
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80060a8:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80060aa:	4b1a      	ldr	r3, [pc, #104]	@ (8006114 <HAL_ADC_Start+0x190>)
 80060ac:	685b      	ldr	r3, [r3, #4]
 80060ae:	f003 0310 	and.w	r3, r3, #16
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d120      	bne.n	80060f8 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	4a18      	ldr	r2, [pc, #96]	@ (800611c <HAL_ADC_Start+0x198>)
 80060bc:	4293      	cmp	r3, r2
 80060be:	d11b      	bne.n	80060f8 <HAL_ADC_Start+0x174>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	689b      	ldr	r3, [r3, #8]
 80060c6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d114      	bne.n	80060f8 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	689a      	ldr	r2, [r3, #8]
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80060dc:	609a      	str	r2, [r3, #8]
 80060de:	e00b      	b.n	80060f8 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060e4:	f043 0210 	orr.w	r2, r3, #16
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060f0:	f043 0201 	orr.w	r2, r3, #1
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80060f8:	2300      	movs	r3, #0
}
 80060fa:	4618      	mov	r0, r3
 80060fc:	3714      	adds	r7, #20
 80060fe:	46bd      	mov	sp, r7
 8006100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006104:	4770      	bx	lr
 8006106:	bf00      	nop
 8006108:	20000048 	.word	0x20000048
 800610c:	431bde83 	.word	0x431bde83
 8006110:	fffff8fe 	.word	0xfffff8fe
 8006114:	40012300 	.word	0x40012300
 8006118:	40012000 	.word	0x40012000
 800611c:	40012200 	.word	0x40012200

08006120 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b084      	sub	sp, #16
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
 8006128:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800612a:	2300      	movs	r3, #0
 800612c:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	689b      	ldr	r3, [r3, #8]
 8006134:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006138:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800613c:	d113      	bne.n	8006166 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	689b      	ldr	r3, [r3, #8]
 8006144:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8006148:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800614c:	d10b      	bne.n	8006166 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006152:	f043 0220 	orr.w	r2, r3, #32
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2200      	movs	r2, #0
 800615e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    return HAL_ERROR;
 8006162:	2301      	movs	r3, #1
 8006164:	e063      	b.n	800622e <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8006166:	f7ff fe99 	bl	8005e9c <HAL_GetTick>
 800616a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800616c:	e021      	b.n	80061b2 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800616e:	683b      	ldr	r3, [r7, #0]
 8006170:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006174:	d01d      	beq.n	80061b2 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8006176:	683b      	ldr	r3, [r7, #0]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d007      	beq.n	800618c <HAL_ADC_PollForConversion+0x6c>
 800617c:	f7ff fe8e 	bl	8005e9c <HAL_GetTick>
 8006180:	4602      	mov	r2, r0
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	1ad3      	subs	r3, r2, r3
 8006186:	683a      	ldr	r2, [r7, #0]
 8006188:	429a      	cmp	r2, r3
 800618a:	d212      	bcs.n	80061b2 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f003 0302 	and.w	r3, r3, #2
 8006196:	2b02      	cmp	r3, #2
 8006198:	d00b      	beq.n	80061b2 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800619e:	f043 0204 	orr.w	r2, r3, #4
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2200      	movs	r2, #0
 80061aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
          
          return HAL_TIMEOUT;
 80061ae:	2303      	movs	r3, #3
 80061b0:	e03d      	b.n	800622e <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f003 0302 	and.w	r3, r3, #2
 80061bc:	2b02      	cmp	r3, #2
 80061be:	d1d6      	bne.n	800616e <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f06f 0212 	mvn.w	r2, #18
 80061c8:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061ce:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	689b      	ldr	r3, [r3, #8]
 80061dc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d123      	bne.n	800622c <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d11f      	bne.n	800622c <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061f2:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d006      	beq.n	8006208 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	689b      	ldr	r3, [r3, #8]
 8006200:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8006204:	2b00      	cmp	r3, #0
 8006206:	d111      	bne.n	800622c <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800620c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	641a      	str	r2, [r3, #64]	@ 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006218:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800621c:	2b00      	cmp	r3, #0
 800621e:	d105      	bne.n	800622c <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006224:	f043 0201 	orr.w	r2, r3, #1
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800622c:	2300      	movs	r3, #0
}
 800622e:	4618      	mov	r0, r3
 8006230:	3710      	adds	r7, #16
 8006232:	46bd      	mov	sp, r7
 8006234:	bd80      	pop	{r7, pc}

08006236 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8006236:	b480      	push	{r7}
 8006238:	b083      	sub	sp, #12
 800623a:	af00      	add	r7, sp, #0
 800623c:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8006244:	4618      	mov	r0, r3
 8006246:	370c      	adds	r7, #12
 8006248:	46bd      	mov	sp, r7
 800624a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624e:	4770      	bx	lr

08006250 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8006250:	b480      	push	{r7}
 8006252:	b085      	sub	sp, #20
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
 8006258:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800625a:	2300      	movs	r3, #0
 800625c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006264:	2b01      	cmp	r3, #1
 8006266:	d101      	bne.n	800626c <HAL_ADC_ConfigChannel+0x1c>
 8006268:	2302      	movs	r3, #2
 800626a:	e136      	b.n	80064da <HAL_ADC_ConfigChannel+0x28a>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2201      	movs	r2, #1
 8006270:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	2b09      	cmp	r3, #9
 800627a:	d93a      	bls.n	80062f2 <HAL_ADC_ConfigChannel+0xa2>
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006284:	d035      	beq.n	80062f2 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	68d9      	ldr	r1, [r3, #12]
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	b29b      	uxth	r3, r3
 8006292:	461a      	mov	r2, r3
 8006294:	4613      	mov	r3, r2
 8006296:	005b      	lsls	r3, r3, #1
 8006298:	4413      	add	r3, r2
 800629a:	3b1e      	subs	r3, #30
 800629c:	2207      	movs	r2, #7
 800629e:	fa02 f303 	lsl.w	r3, r2, r3
 80062a2:	43da      	mvns	r2, r3
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	400a      	ands	r2, r1
 80062aa:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4a8d      	ldr	r2, [pc, #564]	@ (80064e8 <HAL_ADC_ConfigChannel+0x298>)
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d10a      	bne.n	80062cc <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	68d9      	ldr	r1, [r3, #12]
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	689b      	ldr	r3, [r3, #8]
 80062c0:	061a      	lsls	r2, r3, #24
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	430a      	orrs	r2, r1
 80062c8:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80062ca:	e035      	b.n	8006338 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	68d9      	ldr	r1, [r3, #12]
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	689a      	ldr	r2, [r3, #8]
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	b29b      	uxth	r3, r3
 80062dc:	4618      	mov	r0, r3
 80062de:	4603      	mov	r3, r0
 80062e0:	005b      	lsls	r3, r3, #1
 80062e2:	4403      	add	r3, r0
 80062e4:	3b1e      	subs	r3, #30
 80062e6:	409a      	lsls	r2, r3
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	430a      	orrs	r2, r1
 80062ee:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80062f0:	e022      	b.n	8006338 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	6919      	ldr	r1, [r3, #16]
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	b29b      	uxth	r3, r3
 80062fe:	461a      	mov	r2, r3
 8006300:	4613      	mov	r3, r2
 8006302:	005b      	lsls	r3, r3, #1
 8006304:	4413      	add	r3, r2
 8006306:	2207      	movs	r2, #7
 8006308:	fa02 f303 	lsl.w	r3, r2, r3
 800630c:	43da      	mvns	r2, r3
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	400a      	ands	r2, r1
 8006314:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	6919      	ldr	r1, [r3, #16]
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	689a      	ldr	r2, [r3, #8]
 8006320:	683b      	ldr	r3, [r7, #0]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	b29b      	uxth	r3, r3
 8006326:	4618      	mov	r0, r3
 8006328:	4603      	mov	r3, r0
 800632a:	005b      	lsls	r3, r3, #1
 800632c:	4403      	add	r3, r0
 800632e:	409a      	lsls	r2, r3
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	430a      	orrs	r2, r1
 8006336:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8006338:	683b      	ldr	r3, [r7, #0]
 800633a:	685b      	ldr	r3, [r3, #4]
 800633c:	2b06      	cmp	r3, #6
 800633e:	d824      	bhi.n	800638a <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	685a      	ldr	r2, [r3, #4]
 800634a:	4613      	mov	r3, r2
 800634c:	009b      	lsls	r3, r3, #2
 800634e:	4413      	add	r3, r2
 8006350:	3b05      	subs	r3, #5
 8006352:	221f      	movs	r2, #31
 8006354:	fa02 f303 	lsl.w	r3, r2, r3
 8006358:	43da      	mvns	r2, r3
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	400a      	ands	r2, r1
 8006360:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	b29b      	uxth	r3, r3
 800636e:	4618      	mov	r0, r3
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	685a      	ldr	r2, [r3, #4]
 8006374:	4613      	mov	r3, r2
 8006376:	009b      	lsls	r3, r3, #2
 8006378:	4413      	add	r3, r2
 800637a:	3b05      	subs	r3, #5
 800637c:	fa00 f203 	lsl.w	r2, r0, r3
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	430a      	orrs	r2, r1
 8006386:	635a      	str	r2, [r3, #52]	@ 0x34
 8006388:	e04c      	b.n	8006424 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	685b      	ldr	r3, [r3, #4]
 800638e:	2b0c      	cmp	r3, #12
 8006390:	d824      	bhi.n	80063dc <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	685a      	ldr	r2, [r3, #4]
 800639c:	4613      	mov	r3, r2
 800639e:	009b      	lsls	r3, r3, #2
 80063a0:	4413      	add	r3, r2
 80063a2:	3b23      	subs	r3, #35	@ 0x23
 80063a4:	221f      	movs	r2, #31
 80063a6:	fa02 f303 	lsl.w	r3, r2, r3
 80063aa:	43da      	mvns	r2, r3
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	400a      	ands	r2, r1
 80063b2:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	b29b      	uxth	r3, r3
 80063c0:	4618      	mov	r0, r3
 80063c2:	683b      	ldr	r3, [r7, #0]
 80063c4:	685a      	ldr	r2, [r3, #4]
 80063c6:	4613      	mov	r3, r2
 80063c8:	009b      	lsls	r3, r3, #2
 80063ca:	4413      	add	r3, r2
 80063cc:	3b23      	subs	r3, #35	@ 0x23
 80063ce:	fa00 f203 	lsl.w	r2, r0, r3
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	430a      	orrs	r2, r1
 80063d8:	631a      	str	r2, [r3, #48]	@ 0x30
 80063da:	e023      	b.n	8006424 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	685a      	ldr	r2, [r3, #4]
 80063e6:	4613      	mov	r3, r2
 80063e8:	009b      	lsls	r3, r3, #2
 80063ea:	4413      	add	r3, r2
 80063ec:	3b41      	subs	r3, #65	@ 0x41
 80063ee:	221f      	movs	r2, #31
 80063f0:	fa02 f303 	lsl.w	r3, r2, r3
 80063f4:	43da      	mvns	r2, r3
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	400a      	ands	r2, r1
 80063fc:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	b29b      	uxth	r3, r3
 800640a:	4618      	mov	r0, r3
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	685a      	ldr	r2, [r3, #4]
 8006410:	4613      	mov	r3, r2
 8006412:	009b      	lsls	r3, r3, #2
 8006414:	4413      	add	r3, r2
 8006416:	3b41      	subs	r3, #65	@ 0x41
 8006418:	fa00 f203 	lsl.w	r2, r0, r3
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	430a      	orrs	r2, r1
 8006422:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	4a30      	ldr	r2, [pc, #192]	@ (80064ec <HAL_ADC_ConfigChannel+0x29c>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d10a      	bne.n	8006444 <HAL_ADC_ConfigChannel+0x1f4>
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006436:	d105      	bne.n	8006444 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8006438:	4b2d      	ldr	r3, [pc, #180]	@ (80064f0 <HAL_ADC_ConfigChannel+0x2a0>)
 800643a:	685b      	ldr	r3, [r3, #4]
 800643c:	4a2c      	ldr	r2, [pc, #176]	@ (80064f0 <HAL_ADC_ConfigChannel+0x2a0>)
 800643e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8006442:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	4a28      	ldr	r2, [pc, #160]	@ (80064ec <HAL_ADC_ConfigChannel+0x29c>)
 800644a:	4293      	cmp	r3, r2
 800644c:	d10f      	bne.n	800646e <HAL_ADC_ConfigChannel+0x21e>
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	2b12      	cmp	r3, #18
 8006454:	d10b      	bne.n	800646e <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8006456:	4b26      	ldr	r3, [pc, #152]	@ (80064f0 <HAL_ADC_ConfigChannel+0x2a0>)
 8006458:	685b      	ldr	r3, [r3, #4]
 800645a:	4a25      	ldr	r2, [pc, #148]	@ (80064f0 <HAL_ADC_ConfigChannel+0x2a0>)
 800645c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006460:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8006462:	4b23      	ldr	r3, [pc, #140]	@ (80064f0 <HAL_ADC_ConfigChannel+0x2a0>)
 8006464:	685b      	ldr	r3, [r3, #4]
 8006466:	4a22      	ldr	r2, [pc, #136]	@ (80064f0 <HAL_ADC_ConfigChannel+0x2a0>)
 8006468:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800646c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	4a1e      	ldr	r2, [pc, #120]	@ (80064ec <HAL_ADC_ConfigChannel+0x29c>)
 8006474:	4293      	cmp	r3, r2
 8006476:	d12b      	bne.n	80064d0 <HAL_ADC_ConfigChannel+0x280>
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a1a      	ldr	r2, [pc, #104]	@ (80064e8 <HAL_ADC_ConfigChannel+0x298>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d003      	beq.n	800648a <HAL_ADC_ConfigChannel+0x23a>
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	2b11      	cmp	r3, #17
 8006488:	d122      	bne.n	80064d0 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 800648a:	4b19      	ldr	r3, [pc, #100]	@ (80064f0 <HAL_ADC_ConfigChannel+0x2a0>)
 800648c:	685b      	ldr	r3, [r3, #4]
 800648e:	4a18      	ldr	r2, [pc, #96]	@ (80064f0 <HAL_ADC_ConfigChannel+0x2a0>)
 8006490:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8006494:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8006496:	4b16      	ldr	r3, [pc, #88]	@ (80064f0 <HAL_ADC_ConfigChannel+0x2a0>)
 8006498:	685b      	ldr	r3, [r3, #4]
 800649a:	4a15      	ldr	r2, [pc, #84]	@ (80064f0 <HAL_ADC_ConfigChannel+0x2a0>)
 800649c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80064a0:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	4a10      	ldr	r2, [pc, #64]	@ (80064e8 <HAL_ADC_ConfigChannel+0x298>)
 80064a8:	4293      	cmp	r3, r2
 80064aa:	d111      	bne.n	80064d0 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80064ac:	4b11      	ldr	r3, [pc, #68]	@ (80064f4 <HAL_ADC_ConfigChannel+0x2a4>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a11      	ldr	r2, [pc, #68]	@ (80064f8 <HAL_ADC_ConfigChannel+0x2a8>)
 80064b2:	fba2 2303 	umull	r2, r3, r2, r3
 80064b6:	0c9a      	lsrs	r2, r3, #18
 80064b8:	4613      	mov	r3, r2
 80064ba:	009b      	lsls	r3, r3, #2
 80064bc:	4413      	add	r3, r2
 80064be:	005b      	lsls	r3, r3, #1
 80064c0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80064c2:	e002      	b.n	80064ca <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	3b01      	subs	r3, #1
 80064c8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d1f9      	bne.n	80064c4 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2200      	movs	r2, #0
 80064d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 80064d8:	2300      	movs	r3, #0
}
 80064da:	4618      	mov	r0, r3
 80064dc:	3714      	adds	r7, #20
 80064de:	46bd      	mov	sp, r7
 80064e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e4:	4770      	bx	lr
 80064e6:	bf00      	nop
 80064e8:	10000012 	.word	0x10000012
 80064ec:	40012000 	.word	0x40012000
 80064f0:	40012300 	.word	0x40012300
 80064f4:	20000048 	.word	0x20000048
 80064f8:	431bde83 	.word	0x431bde83

080064fc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80064fc:	b480      	push	{r7}
 80064fe:	b083      	sub	sp, #12
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8006504:	4b78      	ldr	r3, [pc, #480]	@ (80066e8 <ADC_Init+0x1ec>)
 8006506:	685b      	ldr	r3, [r3, #4]
 8006508:	4a77      	ldr	r2, [pc, #476]	@ (80066e8 <ADC_Init+0x1ec>)
 800650a:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800650e:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8006510:	4b75      	ldr	r3, [pc, #468]	@ (80066e8 <ADC_Init+0x1ec>)
 8006512:	685a      	ldr	r2, [r3, #4]
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	685b      	ldr	r3, [r3, #4]
 8006518:	4973      	ldr	r1, [pc, #460]	@ (80066e8 <ADC_Init+0x1ec>)
 800651a:	4313      	orrs	r3, r2
 800651c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	685a      	ldr	r2, [r3, #4]
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800652c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	6859      	ldr	r1, [r3, #4]
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	691b      	ldr	r3, [r3, #16]
 8006538:	021a      	lsls	r2, r3, #8
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	430a      	orrs	r2, r1
 8006540:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	685a      	ldr	r2, [r3, #4]
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8006550:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	6859      	ldr	r1, [r3, #4]
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	689a      	ldr	r2, [r3, #8]
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	430a      	orrs	r2, r1
 8006562:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	689a      	ldr	r2, [r3, #8]
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006572:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	6899      	ldr	r1, [r3, #8]
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	68da      	ldr	r2, [r3, #12]
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	430a      	orrs	r2, r1
 8006584:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800658a:	4a58      	ldr	r2, [pc, #352]	@ (80066ec <ADC_Init+0x1f0>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d022      	beq.n	80065d6 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	689a      	ldr	r2, [r3, #8]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800659e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	6899      	ldr	r1, [r3, #8]
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	430a      	orrs	r2, r1
 80065b0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	689a      	ldr	r2, [r3, #8]
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80065c0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	6899      	ldr	r1, [r3, #8]
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	430a      	orrs	r2, r1
 80065d2:	609a      	str	r2, [r3, #8]
 80065d4:	e00f      	b.n	80065f6 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	689a      	ldr	r2, [r3, #8]
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80065e4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	689a      	ldr	r2, [r3, #8]
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80065f4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	689a      	ldr	r2, [r3, #8]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f022 0202 	bic.w	r2, r2, #2
 8006604:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	6899      	ldr	r1, [r3, #8]
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	699b      	ldr	r3, [r3, #24]
 8006610:	005a      	lsls	r2, r3, #1
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	430a      	orrs	r2, r1
 8006618:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d01b      	beq.n	800665c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	685a      	ldr	r2, [r3, #4]
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006632:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	685a      	ldr	r2, [r3, #4]
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8006642:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	6859      	ldr	r1, [r3, #4]
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800664e:	3b01      	subs	r3, #1
 8006650:	035a      	lsls	r2, r3, #13
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	430a      	orrs	r2, r1
 8006658:	605a      	str	r2, [r3, #4]
 800665a:	e007      	b.n	800666c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	685a      	ldr	r2, [r3, #4]
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800666a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800667a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	69db      	ldr	r3, [r3, #28]
 8006686:	3b01      	subs	r3, #1
 8006688:	051a      	lsls	r2, r3, #20
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	430a      	orrs	r2, r1
 8006690:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	689a      	ldr	r2, [r3, #8]
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80066a0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	6899      	ldr	r1, [r3, #8]
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80066ae:	025a      	lsls	r2, r3, #9
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	430a      	orrs	r2, r1
 80066b6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	689a      	ldr	r2, [r3, #8]
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80066c6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	6899      	ldr	r1, [r3, #8]
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	695b      	ldr	r3, [r3, #20]
 80066d2:	029a      	lsls	r2, r3, #10
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	430a      	orrs	r2, r1
 80066da:	609a      	str	r2, [r3, #8]
}
 80066dc:	bf00      	nop
 80066de:	370c      	adds	r7, #12
 80066e0:	46bd      	mov	sp, r7
 80066e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e6:	4770      	bx	lr
 80066e8:	40012300 	.word	0x40012300
 80066ec:	0f000001 	.word	0x0f000001

080066f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80066f0:	b480      	push	{r7}
 80066f2:	b085      	sub	sp, #20
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	f003 0307 	and.w	r3, r3, #7
 80066fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006700:	4b0b      	ldr	r3, [pc, #44]	@ (8006730 <__NVIC_SetPriorityGrouping+0x40>)
 8006702:	68db      	ldr	r3, [r3, #12]
 8006704:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006706:	68ba      	ldr	r2, [r7, #8]
 8006708:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800670c:	4013      	ands	r3, r2
 800670e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8006718:	4b06      	ldr	r3, [pc, #24]	@ (8006734 <__NVIC_SetPriorityGrouping+0x44>)
 800671a:	4313      	orrs	r3, r2
 800671c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800671e:	4a04      	ldr	r2, [pc, #16]	@ (8006730 <__NVIC_SetPriorityGrouping+0x40>)
 8006720:	68bb      	ldr	r3, [r7, #8]
 8006722:	60d3      	str	r3, [r2, #12]
}
 8006724:	bf00      	nop
 8006726:	3714      	adds	r7, #20
 8006728:	46bd      	mov	sp, r7
 800672a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672e:	4770      	bx	lr
 8006730:	e000ed00 	.word	0xe000ed00
 8006734:	05fa0000 	.word	0x05fa0000

08006738 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006738:	b480      	push	{r7}
 800673a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800673c:	4b04      	ldr	r3, [pc, #16]	@ (8006750 <__NVIC_GetPriorityGrouping+0x18>)
 800673e:	68db      	ldr	r3, [r3, #12]
 8006740:	0a1b      	lsrs	r3, r3, #8
 8006742:	f003 0307 	and.w	r3, r3, #7
}
 8006746:	4618      	mov	r0, r3
 8006748:	46bd      	mov	sp, r7
 800674a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674e:	4770      	bx	lr
 8006750:	e000ed00 	.word	0xe000ed00

08006754 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006754:	b480      	push	{r7}
 8006756:	b083      	sub	sp, #12
 8006758:	af00      	add	r7, sp, #0
 800675a:	4603      	mov	r3, r0
 800675c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800675e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006762:	2b00      	cmp	r3, #0
 8006764:	db0b      	blt.n	800677e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006766:	79fb      	ldrb	r3, [r7, #7]
 8006768:	f003 021f 	and.w	r2, r3, #31
 800676c:	4907      	ldr	r1, [pc, #28]	@ (800678c <__NVIC_EnableIRQ+0x38>)
 800676e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006772:	095b      	lsrs	r3, r3, #5
 8006774:	2001      	movs	r0, #1
 8006776:	fa00 f202 	lsl.w	r2, r0, r2
 800677a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800677e:	bf00      	nop
 8006780:	370c      	adds	r7, #12
 8006782:	46bd      	mov	sp, r7
 8006784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006788:	4770      	bx	lr
 800678a:	bf00      	nop
 800678c:	e000e100 	.word	0xe000e100

08006790 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006790:	b480      	push	{r7}
 8006792:	b083      	sub	sp, #12
 8006794:	af00      	add	r7, sp, #0
 8006796:	4603      	mov	r3, r0
 8006798:	6039      	str	r1, [r7, #0]
 800679a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800679c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	db0a      	blt.n	80067ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	b2da      	uxtb	r2, r3
 80067a8:	490c      	ldr	r1, [pc, #48]	@ (80067dc <__NVIC_SetPriority+0x4c>)
 80067aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067ae:	0112      	lsls	r2, r2, #4
 80067b0:	b2d2      	uxtb	r2, r2
 80067b2:	440b      	add	r3, r1
 80067b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80067b8:	e00a      	b.n	80067d0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	b2da      	uxtb	r2, r3
 80067be:	4908      	ldr	r1, [pc, #32]	@ (80067e0 <__NVIC_SetPriority+0x50>)
 80067c0:	79fb      	ldrb	r3, [r7, #7]
 80067c2:	f003 030f 	and.w	r3, r3, #15
 80067c6:	3b04      	subs	r3, #4
 80067c8:	0112      	lsls	r2, r2, #4
 80067ca:	b2d2      	uxtb	r2, r2
 80067cc:	440b      	add	r3, r1
 80067ce:	761a      	strb	r2, [r3, #24]
}
 80067d0:	bf00      	nop
 80067d2:	370c      	adds	r7, #12
 80067d4:	46bd      	mov	sp, r7
 80067d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067da:	4770      	bx	lr
 80067dc:	e000e100 	.word	0xe000e100
 80067e0:	e000ed00 	.word	0xe000ed00

080067e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80067e4:	b480      	push	{r7}
 80067e6:	b089      	sub	sp, #36	@ 0x24
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	60f8      	str	r0, [r7, #12]
 80067ec:	60b9      	str	r1, [r7, #8]
 80067ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	f003 0307 	and.w	r3, r3, #7
 80067f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80067f8:	69fb      	ldr	r3, [r7, #28]
 80067fa:	f1c3 0307 	rsb	r3, r3, #7
 80067fe:	2b04      	cmp	r3, #4
 8006800:	bf28      	it	cs
 8006802:	2304      	movcs	r3, #4
 8006804:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006806:	69fb      	ldr	r3, [r7, #28]
 8006808:	3304      	adds	r3, #4
 800680a:	2b06      	cmp	r3, #6
 800680c:	d902      	bls.n	8006814 <NVIC_EncodePriority+0x30>
 800680e:	69fb      	ldr	r3, [r7, #28]
 8006810:	3b03      	subs	r3, #3
 8006812:	e000      	b.n	8006816 <NVIC_EncodePriority+0x32>
 8006814:	2300      	movs	r3, #0
 8006816:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006818:	f04f 32ff 	mov.w	r2, #4294967295
 800681c:	69bb      	ldr	r3, [r7, #24]
 800681e:	fa02 f303 	lsl.w	r3, r2, r3
 8006822:	43da      	mvns	r2, r3
 8006824:	68bb      	ldr	r3, [r7, #8]
 8006826:	401a      	ands	r2, r3
 8006828:	697b      	ldr	r3, [r7, #20]
 800682a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800682c:	f04f 31ff 	mov.w	r1, #4294967295
 8006830:	697b      	ldr	r3, [r7, #20]
 8006832:	fa01 f303 	lsl.w	r3, r1, r3
 8006836:	43d9      	mvns	r1, r3
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800683c:	4313      	orrs	r3, r2
         );
}
 800683e:	4618      	mov	r0, r3
 8006840:	3724      	adds	r7, #36	@ 0x24
 8006842:	46bd      	mov	sp, r7
 8006844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006848:	4770      	bx	lr

0800684a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800684a:	b580      	push	{r7, lr}
 800684c:	b082      	sub	sp, #8
 800684e:	af00      	add	r7, sp, #0
 8006850:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006852:	6878      	ldr	r0, [r7, #4]
 8006854:	f7ff ff4c 	bl	80066f0 <__NVIC_SetPriorityGrouping>
}
 8006858:	bf00      	nop
 800685a:	3708      	adds	r7, #8
 800685c:	46bd      	mov	sp, r7
 800685e:	bd80      	pop	{r7, pc}

08006860 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006860:	b580      	push	{r7, lr}
 8006862:	b086      	sub	sp, #24
 8006864:	af00      	add	r7, sp, #0
 8006866:	4603      	mov	r3, r0
 8006868:	60b9      	str	r1, [r7, #8]
 800686a:	607a      	str	r2, [r7, #4]
 800686c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800686e:	2300      	movs	r3, #0
 8006870:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006872:	f7ff ff61 	bl	8006738 <__NVIC_GetPriorityGrouping>
 8006876:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006878:	687a      	ldr	r2, [r7, #4]
 800687a:	68b9      	ldr	r1, [r7, #8]
 800687c:	6978      	ldr	r0, [r7, #20]
 800687e:	f7ff ffb1 	bl	80067e4 <NVIC_EncodePriority>
 8006882:	4602      	mov	r2, r0
 8006884:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006888:	4611      	mov	r1, r2
 800688a:	4618      	mov	r0, r3
 800688c:	f7ff ff80 	bl	8006790 <__NVIC_SetPriority>
}
 8006890:	bf00      	nop
 8006892:	3718      	adds	r7, #24
 8006894:	46bd      	mov	sp, r7
 8006896:	bd80      	pop	{r7, pc}

08006898 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006898:	b580      	push	{r7, lr}
 800689a:	b082      	sub	sp, #8
 800689c:	af00      	add	r7, sp, #0
 800689e:	4603      	mov	r3, r0
 80068a0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80068a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80068a6:	4618      	mov	r0, r3
 80068a8:	f7ff ff54 	bl	8006754 <__NVIC_EnableIRQ>
}
 80068ac:	bf00      	nop
 80068ae:	3708      	adds	r7, #8
 80068b0:	46bd      	mov	sp, r7
 80068b2:	bd80      	pop	{r7, pc}

080068b4 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b082      	sub	sp, #8
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d101      	bne.n	80068c6 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80068c2:	2301      	movs	r3, #1
 80068c4:	e014      	b.n	80068f0 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	791b      	ldrb	r3, [r3, #4]
 80068ca:	b2db      	uxtb	r3, r3
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d105      	bne.n	80068dc <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2200      	movs	r2, #0
 80068d4:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80068d6:	6878      	ldr	r0, [r7, #4]
 80068d8:	f7fa fb8c 	bl	8000ff4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2202      	movs	r2, #2
 80068e0:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	2200      	movs	r2, #0
 80068e6:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2201      	movs	r2, #1
 80068ec:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80068ee:	2300      	movs	r3, #0
}
 80068f0:	4618      	mov	r0, r3
 80068f2:	3708      	adds	r7, #8
 80068f4:	46bd      	mov	sp, r7
 80068f6:	bd80      	pop	{r7, pc}

080068f8 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b082      	sub	sp, #8
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800690a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800690e:	d120      	bne.n	8006952 <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006916:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800691a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800691e:	d118      	bne.n	8006952 <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	2204      	movs	r2, #4
 8006924:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	691b      	ldr	r3, [r3, #16]
 800692a:	f043 0201 	orr.w	r2, r3, #1
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800693a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	681a      	ldr	r2, [r3, #0]
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800694a:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 800694c:	6878      	ldr	r0, [r7, #4]
 800694e:	f000 f82d 	bl	80069ac <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800695c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006960:	d120      	bne.n	80069a4 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006968:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800696c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006970:	d118      	bne.n	80069a4 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2204      	movs	r2, #4
 8006976:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	691b      	ldr	r3, [r3, #16]
 800697c:	f043 0202 	orr.w	r2, r3, #2
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800698c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	681a      	ldr	r2, [r3, #0]
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 800699c:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 800699e:	6878      	ldr	r0, [r7, #4]
 80069a0:	f000 f85d 	bl	8006a5e <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 80069a4:	bf00      	nop
 80069a6:	3708      	adds	r7, #8
 80069a8:	46bd      	mov	sp, r7
 80069aa:	bd80      	pop	{r7, pc}

080069ac <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80069ac:	b480      	push	{r7}
 80069ae:	b083      	sub	sp, #12
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 80069b4:	bf00      	nop
 80069b6:	370c      	adds	r7, #12
 80069b8:	46bd      	mov	sp, r7
 80069ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069be:	4770      	bx	lr

080069c0 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80069c0:	b480      	push	{r7}
 80069c2:	b087      	sub	sp, #28
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	60f8      	str	r0, [r7, #12]
 80069c8:	60b9      	str	r1, [r7, #8]
 80069ca:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	795b      	ldrb	r3, [r3, #5]
 80069d0:	2b01      	cmp	r3, #1
 80069d2:	d101      	bne.n	80069d8 <HAL_DAC_ConfigChannel+0x18>
 80069d4:	2302      	movs	r3, #2
 80069d6:	e03c      	b.n	8006a52 <HAL_DAC_ConfigChannel+0x92>
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	2201      	movs	r2, #1
 80069dc:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	2202      	movs	r2, #2
 80069e2:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	f003 0310 	and.w	r3, r3, #16
 80069f2:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80069f6:	fa02 f303 	lsl.w	r3, r2, r3
 80069fa:	43db      	mvns	r3, r3
 80069fc:	697a      	ldr	r2, [r7, #20]
 80069fe:	4013      	ands	r3, r2
 8006a00:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8006a02:	68bb      	ldr	r3, [r7, #8]
 8006a04:	681a      	ldr	r2, [r3, #0]
 8006a06:	68bb      	ldr	r3, [r7, #8]
 8006a08:	685b      	ldr	r3, [r3, #4]
 8006a0a:	4313      	orrs	r3, r2
 8006a0c:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	f003 0310 	and.w	r3, r3, #16
 8006a14:	693a      	ldr	r2, [r7, #16]
 8006a16:	fa02 f303 	lsl.w	r3, r2, r3
 8006a1a:	697a      	ldr	r2, [r7, #20]
 8006a1c:	4313      	orrs	r3, r2
 8006a1e:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	697a      	ldr	r2, [r7, #20]
 8006a26:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	6819      	ldr	r1, [r3, #0]
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	f003 0310 	and.w	r3, r3, #16
 8006a34:	22c0      	movs	r2, #192	@ 0xc0
 8006a36:	fa02 f303 	lsl.w	r3, r2, r3
 8006a3a:	43da      	mvns	r2, r3
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	400a      	ands	r2, r1
 8006a42:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	2201      	movs	r2, #1
 8006a48:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8006a50:	2300      	movs	r3, #0
}
 8006a52:	4618      	mov	r0, r3
 8006a54:	371c      	adds	r7, #28
 8006a56:	46bd      	mov	sp, r7
 8006a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5c:	4770      	bx	lr

08006a5e <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8006a5e:	b480      	push	{r7}
 8006a60:	b083      	sub	sp, #12
 8006a62:	af00      	add	r7, sp, #0
 8006a64:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8006a66:	bf00      	nop
 8006a68:	370c      	adds	r7, #12
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a70:	4770      	bx	lr
	...

08006a74 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b086      	sub	sp, #24
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006a80:	f7ff fa0c 	bl	8005e9c <HAL_GetTick>
 8006a84:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d101      	bne.n	8006a90 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	e099      	b.n	8006bc4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2202      	movs	r2, #2
 8006a94:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	681a      	ldr	r2, [r3, #0]
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f022 0201 	bic.w	r2, r2, #1
 8006aae:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006ab0:	e00f      	b.n	8006ad2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006ab2:	f7ff f9f3 	bl	8005e9c <HAL_GetTick>
 8006ab6:	4602      	mov	r2, r0
 8006ab8:	693b      	ldr	r3, [r7, #16]
 8006aba:	1ad3      	subs	r3, r2, r3
 8006abc:	2b05      	cmp	r3, #5
 8006abe:	d908      	bls.n	8006ad2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2220      	movs	r2, #32
 8006ac4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2203      	movs	r2, #3
 8006aca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8006ace:	2303      	movs	r3, #3
 8006ad0:	e078      	b.n	8006bc4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f003 0301 	and.w	r3, r3, #1
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d1e8      	bne.n	8006ab2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006ae8:	697a      	ldr	r2, [r7, #20]
 8006aea:	4b38      	ldr	r3, [pc, #224]	@ (8006bcc <HAL_DMA_Init+0x158>)
 8006aec:	4013      	ands	r3, r2
 8006aee:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	685a      	ldr	r2, [r3, #4]
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	689b      	ldr	r3, [r3, #8]
 8006af8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006afe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	691b      	ldr	r3, [r3, #16]
 8006b04:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006b0a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	699b      	ldr	r3, [r3, #24]
 8006b10:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006b16:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	6a1b      	ldr	r3, [r3, #32]
 8006b1c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006b1e:	697a      	ldr	r2, [r7, #20]
 8006b20:	4313      	orrs	r3, r2
 8006b22:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b28:	2b04      	cmp	r3, #4
 8006b2a:	d107      	bne.n	8006b3c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b34:	4313      	orrs	r3, r2
 8006b36:	697a      	ldr	r2, [r7, #20]
 8006b38:	4313      	orrs	r3, r2
 8006b3a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	697a      	ldr	r2, [r7, #20]
 8006b42:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	695b      	ldr	r3, [r3, #20]
 8006b4a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006b4c:	697b      	ldr	r3, [r7, #20]
 8006b4e:	f023 0307 	bic.w	r3, r3, #7
 8006b52:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b58:	697a      	ldr	r2, [r7, #20]
 8006b5a:	4313      	orrs	r3, r2
 8006b5c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b62:	2b04      	cmp	r3, #4
 8006b64:	d117      	bne.n	8006b96 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b6a:	697a      	ldr	r2, [r7, #20]
 8006b6c:	4313      	orrs	r3, r2
 8006b6e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d00e      	beq.n	8006b96 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006b78:	6878      	ldr	r0, [r7, #4]
 8006b7a:	f000 f8bd 	bl	8006cf8 <DMA_CheckFifoParam>
 8006b7e:	4603      	mov	r3, r0
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d008      	beq.n	8006b96 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2240      	movs	r2, #64	@ 0x40
 8006b88:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2201      	movs	r2, #1
 8006b8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8006b92:	2301      	movs	r3, #1
 8006b94:	e016      	b.n	8006bc4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	697a      	ldr	r2, [r7, #20]
 8006b9c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006b9e:	6878      	ldr	r0, [r7, #4]
 8006ba0:	f000 f874 	bl	8006c8c <DMA_CalcBaseAndBitshift>
 8006ba4:	4603      	mov	r3, r0
 8006ba6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006bac:	223f      	movs	r2, #63	@ 0x3f
 8006bae:	409a      	lsls	r2, r3
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2201      	movs	r2, #1
 8006bbe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006bc2:	2300      	movs	r3, #0
}
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	3718      	adds	r7, #24
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	bd80      	pop	{r7, pc}
 8006bcc:	f010803f 	.word	0xf010803f

08006bd0 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b084      	sub	sp, #16
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d101      	bne.n	8006be2 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8006bde:	2301      	movs	r3, #1
 8006be0:	e050      	b.n	8006c84 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006be8:	b2db      	uxtb	r3, r3
 8006bea:	2b02      	cmp	r3, #2
 8006bec:	d101      	bne.n	8006bf2 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8006bee:	2302      	movs	r3, #2
 8006bf0:	e048      	b.n	8006c84 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	681a      	ldr	r2, [r3, #0]
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f022 0201 	bic.w	r2, r2, #1
 8006c00:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	2200      	movs	r2, #0
 8006c08:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	2200      	movs	r2, #0
 8006c10:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	2200      	movs	r2, #0
 8006c18:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	2200      	movs	r2, #0
 8006c20:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	2200      	movs	r2, #0
 8006c28:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	2221      	movs	r2, #33	@ 0x21
 8006c30:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006c32:	6878      	ldr	r0, [r7, #4]
 8006c34:	f000 f82a 	bl	8006c8c <DMA_CalcBaseAndBitshift>
 8006c38:	4603      	mov	r3, r0
 8006c3a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c40:	223f      	movs	r2, #63	@ 0x3f
 8006c42:	409a      	lsls	r2, r3
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2200      	movs	r2, #0
 8006c52:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2200      	movs	r2, #0
 8006c58:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2200      	movs	r2, #0
 8006c64:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;  
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	2200      	movs	r2, #0
 8006c6a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2200      	movs	r2, #0
 8006c70:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	2200      	movs	r2, #0
 8006c76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006c82:	2300      	movs	r3, #0
}
 8006c84:	4618      	mov	r0, r3
 8006c86:	3710      	adds	r7, #16
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	bd80      	pop	{r7, pc}

08006c8c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006c8c:	b480      	push	{r7}
 8006c8e:	b085      	sub	sp, #20
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	b2db      	uxtb	r3, r3
 8006c9a:	3b10      	subs	r3, #16
 8006c9c:	4a13      	ldr	r2, [pc, #76]	@ (8006cec <DMA_CalcBaseAndBitshift+0x60>)
 8006c9e:	fba2 2303 	umull	r2, r3, r2, r3
 8006ca2:	091b      	lsrs	r3, r3, #4
 8006ca4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006ca6:	4a12      	ldr	r2, [pc, #72]	@ (8006cf0 <DMA_CalcBaseAndBitshift+0x64>)
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	4413      	add	r3, r2
 8006cac:	781b      	ldrb	r3, [r3, #0]
 8006cae:	461a      	mov	r2, r3
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	2b03      	cmp	r3, #3
 8006cb8:	d908      	bls.n	8006ccc <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	461a      	mov	r2, r3
 8006cc0:	4b0c      	ldr	r3, [pc, #48]	@ (8006cf4 <DMA_CalcBaseAndBitshift+0x68>)
 8006cc2:	4013      	ands	r3, r2
 8006cc4:	1d1a      	adds	r2, r3, #4
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	659a      	str	r2, [r3, #88]	@ 0x58
 8006cca:	e006      	b.n	8006cda <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	461a      	mov	r2, r3
 8006cd2:	4b08      	ldr	r3, [pc, #32]	@ (8006cf4 <DMA_CalcBaseAndBitshift+0x68>)
 8006cd4:	4013      	ands	r3, r2
 8006cd6:	687a      	ldr	r2, [r7, #4]
 8006cd8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8006cde:	4618      	mov	r0, r3
 8006ce0:	3714      	adds	r7, #20
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce8:	4770      	bx	lr
 8006cea:	bf00      	nop
 8006cec:	aaaaaaab 	.word	0xaaaaaaab
 8006cf0:	0801dd40 	.word	0x0801dd40
 8006cf4:	fffffc00 	.word	0xfffffc00

08006cf8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006cf8:	b480      	push	{r7}
 8006cfa:	b085      	sub	sp, #20
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006d00:	2300      	movs	r3, #0
 8006d02:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d08:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	699b      	ldr	r3, [r3, #24]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d11f      	bne.n	8006d52 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006d12:	68bb      	ldr	r3, [r7, #8]
 8006d14:	2b03      	cmp	r3, #3
 8006d16:	d856      	bhi.n	8006dc6 <DMA_CheckFifoParam+0xce>
 8006d18:	a201      	add	r2, pc, #4	@ (adr r2, 8006d20 <DMA_CheckFifoParam+0x28>)
 8006d1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d1e:	bf00      	nop
 8006d20:	08006d31 	.word	0x08006d31
 8006d24:	08006d43 	.word	0x08006d43
 8006d28:	08006d31 	.word	0x08006d31
 8006d2c:	08006dc7 	.word	0x08006dc7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d34:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d046      	beq.n	8006dca <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006d3c:	2301      	movs	r3, #1
 8006d3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006d40:	e043      	b.n	8006dca <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d46:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006d4a:	d140      	bne.n	8006dce <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006d50:	e03d      	b.n	8006dce <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	699b      	ldr	r3, [r3, #24]
 8006d56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d5a:	d121      	bne.n	8006da0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006d5c:	68bb      	ldr	r3, [r7, #8]
 8006d5e:	2b03      	cmp	r3, #3
 8006d60:	d837      	bhi.n	8006dd2 <DMA_CheckFifoParam+0xda>
 8006d62:	a201      	add	r2, pc, #4	@ (adr r2, 8006d68 <DMA_CheckFifoParam+0x70>)
 8006d64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d68:	08006d79 	.word	0x08006d79
 8006d6c:	08006d7f 	.word	0x08006d7f
 8006d70:	08006d79 	.word	0x08006d79
 8006d74:	08006d91 	.word	0x08006d91
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006d78:	2301      	movs	r3, #1
 8006d7a:	73fb      	strb	r3, [r7, #15]
      break;
 8006d7c:	e030      	b.n	8006de0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d82:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d025      	beq.n	8006dd6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006d8a:	2301      	movs	r3, #1
 8006d8c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006d8e:	e022      	b.n	8006dd6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d94:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006d98:	d11f      	bne.n	8006dda <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006d9a:	2301      	movs	r3, #1
 8006d9c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006d9e:	e01c      	b.n	8006dda <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006da0:	68bb      	ldr	r3, [r7, #8]
 8006da2:	2b02      	cmp	r3, #2
 8006da4:	d903      	bls.n	8006dae <DMA_CheckFifoParam+0xb6>
 8006da6:	68bb      	ldr	r3, [r7, #8]
 8006da8:	2b03      	cmp	r3, #3
 8006daa:	d003      	beq.n	8006db4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006dac:	e018      	b.n	8006de0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8006dae:	2301      	movs	r3, #1
 8006db0:	73fb      	strb	r3, [r7, #15]
      break;
 8006db2:	e015      	b.n	8006de0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006db8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d00e      	beq.n	8006dde <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	73fb      	strb	r3, [r7, #15]
      break;
 8006dc4:	e00b      	b.n	8006dde <DMA_CheckFifoParam+0xe6>
      break;
 8006dc6:	bf00      	nop
 8006dc8:	e00a      	b.n	8006de0 <DMA_CheckFifoParam+0xe8>
      break;
 8006dca:	bf00      	nop
 8006dcc:	e008      	b.n	8006de0 <DMA_CheckFifoParam+0xe8>
      break;
 8006dce:	bf00      	nop
 8006dd0:	e006      	b.n	8006de0 <DMA_CheckFifoParam+0xe8>
      break;
 8006dd2:	bf00      	nop
 8006dd4:	e004      	b.n	8006de0 <DMA_CheckFifoParam+0xe8>
      break;
 8006dd6:	bf00      	nop
 8006dd8:	e002      	b.n	8006de0 <DMA_CheckFifoParam+0xe8>
      break;   
 8006dda:	bf00      	nop
 8006ddc:	e000      	b.n	8006de0 <DMA_CheckFifoParam+0xe8>
      break;
 8006dde:	bf00      	nop
    }
  } 
  
  return status; 
 8006de0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006de2:	4618      	mov	r0, r3
 8006de4:	3714      	adds	r7, #20
 8006de6:	46bd      	mov	sp, r7
 8006de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dec:	4770      	bx	lr
 8006dee:	bf00      	nop

08006df0 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8006df0:	b580      	push	{r7, lr}
 8006df2:	b082      	sub	sp, #8
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d101      	bne.n	8006e02 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8006dfe:	2301      	movs	r3, #1
 8006e00:	e039      	b.n	8006e76 <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8006e08:	b2db      	uxtb	r3, r3
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d106      	bne.n	8006e1c <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	2200      	movs	r2, #0
 8006e12:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8006e16:	6878      	ldr	r0, [r7, #4]
 8006e18:	f7fa f966 	bl	80010e8 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2202      	movs	r2, #2
 8006e20:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	685a      	ldr	r2, [r3, #4]
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	430a      	orrs	r2, r1
 8006e38:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e40:	f023 0107 	bic.w	r1, r3, #7
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	689a      	ldr	r2, [r3, #8]
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	430a      	orrs	r2, r1
 8006e4e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006e56:	4b0a      	ldr	r3, [pc, #40]	@ (8006e80 <HAL_DMA2D_Init+0x90>)
 8006e58:	4013      	ands	r3, r2
 8006e5a:	687a      	ldr	r2, [r7, #4]
 8006e5c:	68d1      	ldr	r1, [r2, #12]
 8006e5e:	687a      	ldr	r2, [r7, #4]
 8006e60:	6812      	ldr	r2, [r2, #0]
 8006e62:	430b      	orrs	r3, r1
 8006e64:	6413      	str	r3, [r2, #64]	@ 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2200      	movs	r2, #0
 8006e6a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2201      	movs	r2, #1
 8006e70:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8006e74:	2300      	movs	r3, #0
}
 8006e76:	4618      	mov	r0, r3
 8006e78:	3708      	adds	r7, #8
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	bd80      	pop	{r7, pc}
 8006e7e:	bf00      	nop
 8006e80:	ffffc000 	.word	0xffffc000

08006e84 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b086      	sub	sp, #24
 8006e88:	af02      	add	r7, sp, #8
 8006e8a:	60f8      	str	r0, [r7, #12]
 8006e8c:	60b9      	str	r1, [r7, #8]
 8006e8e:	607a      	str	r2, [r7, #4]
 8006e90:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006e98:	2b01      	cmp	r3, #1
 8006e9a:	d101      	bne.n	8006ea0 <HAL_DMA2D_Start+0x1c>
 8006e9c:	2302      	movs	r3, #2
 8006e9e:	e018      	b.n	8006ed2 <HAL_DMA2D_Start+0x4e>
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	2201      	movs	r2, #1
 8006ea4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	2202      	movs	r2, #2
 8006eac:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8006eb0:	69bb      	ldr	r3, [r7, #24]
 8006eb2:	9300      	str	r3, [sp, #0]
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	687a      	ldr	r2, [r7, #4]
 8006eb8:	68b9      	ldr	r1, [r7, #8]
 8006eba:	68f8      	ldr	r0, [r7, #12]
 8006ebc:	f000 fa98 	bl	80073f0 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	681a      	ldr	r2, [r3, #0]
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f042 0201 	orr.w	r2, r2, #1
 8006ece:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8006ed0:	2300      	movs	r3, #0
}
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	3710      	adds	r7, #16
 8006ed6:	46bd      	mov	sp, r7
 8006ed8:	bd80      	pop	{r7, pc}

08006eda <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8006eda:	b580      	push	{r7, lr}
 8006edc:	b086      	sub	sp, #24
 8006ede:	af00      	add	r7, sp, #0
 8006ee0:	6078      	str	r0, [r7, #4]
 8006ee2:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f003 0301 	and.w	r3, r3, #1
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d056      	beq.n	8006fa4 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8006ef6:	f7fe ffd1 	bl	8005e9c <HAL_GetTick>
 8006efa:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8006efc:	e04b      	b.n	8006f96 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	685b      	ldr	r3, [r3, #4]
 8006f04:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d023      	beq.n	8006f58 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	f003 0320 	and.w	r3, r3, #32
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d005      	beq.n	8006f26 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f1e:	f043 0202 	orr.w	r2, r3, #2
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	f003 0301 	and.w	r3, r3, #1
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d005      	beq.n	8006f3c <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f34:	f043 0201 	orr.w	r2, r3, #1
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	2221      	movs	r2, #33	@ 0x21
 8006f42:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2204      	movs	r2, #4
 8006f48:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2200      	movs	r2, #0
 8006f50:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 8006f54:	2301      	movs	r3, #1
 8006f56:	e0a5      	b.n	80070a4 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f5e:	d01a      	beq.n	8006f96 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006f60:	f7fe ff9c 	bl	8005e9c <HAL_GetTick>
 8006f64:	4602      	mov	r2, r0
 8006f66:	697b      	ldr	r3, [r7, #20]
 8006f68:	1ad3      	subs	r3, r2, r3
 8006f6a:	683a      	ldr	r2, [r7, #0]
 8006f6c:	429a      	cmp	r2, r3
 8006f6e:	d302      	bcc.n	8006f76 <HAL_DMA2D_PollForTransfer+0x9c>
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d10f      	bne.n	8006f96 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f7a:	f043 0220 	orr.w	r2, r3, #32
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2203      	movs	r2, #3
 8006f86:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 8006f92:	2303      	movs	r3, #3
 8006f94:	e086      	b.n	80070a4 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	685b      	ldr	r3, [r3, #4]
 8006f9c:	f003 0302 	and.w	r3, r3, #2
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d0ac      	beq.n	8006efe <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	69db      	ldr	r3, [r3, #28]
 8006faa:	f003 0320 	and.w	r3, r3, #32
 8006fae:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fb6:	f003 0320 	and.w	r3, r3, #32
 8006fba:	693a      	ldr	r2, [r7, #16]
 8006fbc:	4313      	orrs	r3, r2
 8006fbe:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8006fc0:	693b      	ldr	r3, [r7, #16]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d061      	beq.n	800708a <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8006fc6:	f7fe ff69 	bl	8005e9c <HAL_GetTick>
 8006fca:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8006fcc:	e056      	b.n	800707c <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	685b      	ldr	r3, [r3, #4]
 8006fd4:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	f003 0329 	and.w	r3, r3, #41	@ 0x29
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d02e      	beq.n	800703e <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	f003 0308 	and.w	r3, r3, #8
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d005      	beq.n	8006ff6 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fee:	f043 0204 	orr.w	r2, r3, #4
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	f003 0320 	and.w	r3, r3, #32
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d005      	beq.n	800700c <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007004:	f043 0202 	orr.w	r2, r3, #2
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	f003 0301 	and.w	r3, r3, #1
 8007012:	2b00      	cmp	r3, #0
 8007014:	d005      	beq.n	8007022 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800701a:	f043 0201 	orr.w	r2, r3, #1
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	2229      	movs	r2, #41	@ 0x29
 8007028:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	2204      	movs	r2, #4
 800702e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2200      	movs	r2, #0
 8007036:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 800703a:	2301      	movs	r3, #1
 800703c:	e032      	b.n	80070a4 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800703e:	683b      	ldr	r3, [r7, #0]
 8007040:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007044:	d01a      	beq.n	800707c <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007046:	f7fe ff29 	bl	8005e9c <HAL_GetTick>
 800704a:	4602      	mov	r2, r0
 800704c:	697b      	ldr	r3, [r7, #20]
 800704e:	1ad3      	subs	r3, r2, r3
 8007050:	683a      	ldr	r2, [r7, #0]
 8007052:	429a      	cmp	r2, r3
 8007054:	d302      	bcc.n	800705c <HAL_DMA2D_PollForTransfer+0x182>
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	2b00      	cmp	r3, #0
 800705a:	d10f      	bne.n	800707c <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007060:	f043 0220 	orr.w	r2, r3, #32
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2203      	movs	r2, #3
 800706c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2200      	movs	r2, #0
 8007074:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 8007078:	2303      	movs	r3, #3
 800707a:	e013      	b.n	80070a4 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	685b      	ldr	r3, [r3, #4]
 8007082:	f003 0310 	and.w	r3, r3, #16
 8007086:	2b00      	cmp	r3, #0
 8007088:	d0a1      	beq.n	8006fce <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	2212      	movs	r2, #18
 8007090:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	2201      	movs	r2, #1
 8007096:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2200      	movs	r2, #0
 800709e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 80070a2:	2300      	movs	r3, #0
}
 80070a4:	4618      	mov	r0, r3
 80070a6:	3718      	adds	r7, #24
 80070a8:	46bd      	mov	sp, r7
 80070aa:	bd80      	pop	{r7, pc}

080070ac <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b084      	sub	sp, #16
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	685b      	ldr	r3, [r3, #4]
 80070ba:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	f003 0301 	and.w	r3, r3, #1
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d026      	beq.n	800711c <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 80070ce:	68bb      	ldr	r3, [r7, #8]
 80070d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d021      	beq.n	800711c <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	681a      	ldr	r2, [r3, #0]
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80070e6:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070ec:	f043 0201 	orr.w	r2, r3, #1
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	2201      	movs	r2, #1
 80070fa:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	2204      	movs	r2, #4
 8007100:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2200      	movs	r2, #0
 8007108:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	695b      	ldr	r3, [r3, #20]
 8007110:	2b00      	cmp	r3, #0
 8007112:	d003      	beq.n	800711c <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	695b      	ldr	r3, [r3, #20]
 8007118:	6878      	ldr	r0, [r7, #4]
 800711a:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	f003 0320 	and.w	r3, r3, #32
 8007122:	2b00      	cmp	r3, #0
 8007124:	d026      	beq.n	8007174 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8007126:	68bb      	ldr	r3, [r7, #8]
 8007128:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800712c:	2b00      	cmp	r3, #0
 800712e:	d021      	beq.n	8007174 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	681a      	ldr	r2, [r3, #0]
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800713e:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	2220      	movs	r2, #32
 8007146:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800714c:	f043 0202 	orr.w	r2, r3, #2
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2204      	movs	r2, #4
 8007158:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2200      	movs	r2, #0
 8007160:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	695b      	ldr	r3, [r3, #20]
 8007168:	2b00      	cmp	r3, #0
 800716a:	d003      	beq.n	8007174 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	695b      	ldr	r3, [r3, #20]
 8007170:	6878      	ldr	r0, [r7, #4]
 8007172:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	f003 0308 	and.w	r3, r3, #8
 800717a:	2b00      	cmp	r3, #0
 800717c:	d026      	beq.n	80071cc <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 800717e:	68bb      	ldr	r3, [r7, #8]
 8007180:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007184:	2b00      	cmp	r3, #0
 8007186:	d021      	beq.n	80071cc <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	681a      	ldr	r2, [r3, #0]
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007196:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	2208      	movs	r2, #8
 800719e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071a4:	f043 0204 	orr.w	r2, r3, #4
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2204      	movs	r2, #4
 80071b0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2200      	movs	r2, #0
 80071b8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	695b      	ldr	r3, [r3, #20]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d003      	beq.n	80071cc <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	695b      	ldr	r3, [r3, #20]
 80071c8:	6878      	ldr	r0, [r7, #4]
 80071ca:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	f003 0304 	and.w	r3, r3, #4
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d013      	beq.n	80071fe <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 80071d6:	68bb      	ldr	r3, [r7, #8]
 80071d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d00e      	beq.n	80071fe <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	681a      	ldr	r2, [r3, #0]
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80071ee:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	2204      	movs	r2, #4
 80071f6:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 80071f8:	6878      	ldr	r0, [r7, #4]
 80071fa:	f000 f853 	bl	80072a4 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	f003 0302 	and.w	r3, r3, #2
 8007204:	2b00      	cmp	r3, #0
 8007206:	d024      	beq.n	8007252 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8007208:	68bb      	ldr	r3, [r7, #8]
 800720a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800720e:	2b00      	cmp	r3, #0
 8007210:	d01f      	beq.n	8007252 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	681a      	ldr	r2, [r3, #0]
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8007220:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	2202      	movs	r2, #2
 8007228:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2201      	movs	r2, #1
 8007236:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2200      	movs	r2, #0
 800723e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	691b      	ldr	r3, [r3, #16]
 8007246:	2b00      	cmp	r3, #0
 8007248:	d003      	beq.n	8007252 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	691b      	ldr	r3, [r3, #16]
 800724e:	6878      	ldr	r0, [r7, #4]
 8007250:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	f003 0310 	and.w	r3, r3, #16
 8007258:	2b00      	cmp	r3, #0
 800725a:	d01f      	beq.n	800729c <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 800725c:	68bb      	ldr	r3, [r7, #8]
 800725e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007262:	2b00      	cmp	r3, #0
 8007264:	d01a      	beq.n	800729c <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	681a      	ldr	r2, [r3, #0]
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007274:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	2210      	movs	r2, #16
 800727c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	2201      	movs	r2, #1
 800728a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	2200      	movs	r2, #0
 8007292:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8007296:	6878      	ldr	r0, [r7, #4]
 8007298:	f000 f80e 	bl	80072b8 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 800729c:	bf00      	nop
 800729e:	3710      	adds	r7, #16
 80072a0:	46bd      	mov	sp, r7
 80072a2:	bd80      	pop	{r7, pc}

080072a4 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 80072a4:	b480      	push	{r7}
 80072a6:	b083      	sub	sp, #12
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 80072ac:	bf00      	nop
 80072ae:	370c      	adds	r7, #12
 80072b0:	46bd      	mov	sp, r7
 80072b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b6:	4770      	bx	lr

080072b8 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 80072b8:	b480      	push	{r7}
 80072ba:	b083      	sub	sp, #12
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 80072c0:	bf00      	nop
 80072c2:	370c      	adds	r7, #12
 80072c4:	46bd      	mov	sp, r7
 80072c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ca:	4770      	bx	lr

080072cc <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 80072cc:	b480      	push	{r7}
 80072ce:	b087      	sub	sp, #28
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	6078      	str	r0, [r7, #4]
 80072d4:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	685b      	ldr	r3, [r3, #4]
 80072da:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80072e4:	2b01      	cmp	r3, #1
 80072e6:	d101      	bne.n	80072ec <HAL_DMA2D_ConfigLayer+0x20>
 80072e8:	2302      	movs	r3, #2
 80072ea:	e079      	b.n	80073e0 <HAL_DMA2D_ConfigLayer+0x114>
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2201      	movs	r2, #1
 80072f0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2202      	movs	r2, #2
 80072f8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80072fc:	683b      	ldr	r3, [r7, #0]
 80072fe:	011b      	lsls	r3, r3, #4
 8007300:	3318      	adds	r3, #24
 8007302:	687a      	ldr	r2, [r7, #4]
 8007304:	4413      	add	r3, r2
 8007306:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8007308:	693b      	ldr	r3, [r7, #16]
 800730a:	685a      	ldr	r2, [r3, #4]
 800730c:	693b      	ldr	r3, [r7, #16]
 800730e:	689b      	ldr	r3, [r3, #8]
 8007310:	041b      	lsls	r3, r3, #16
 8007312:	4313      	orrs	r3, r2
 8007314:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8007316:	4b35      	ldr	r3, [pc, #212]	@ (80073ec <HAL_DMA2D_ConfigLayer+0x120>)
 8007318:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800731a:	693b      	ldr	r3, [r7, #16]
 800731c:	685b      	ldr	r3, [r3, #4]
 800731e:	2b0a      	cmp	r3, #10
 8007320:	d003      	beq.n	800732a <HAL_DMA2D_ConfigLayer+0x5e>
 8007322:	693b      	ldr	r3, [r7, #16]
 8007324:	685b      	ldr	r3, [r3, #4]
 8007326:	2b09      	cmp	r3, #9
 8007328:	d107      	bne.n	800733a <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 800732a:	693b      	ldr	r3, [r7, #16]
 800732c:	68db      	ldr	r3, [r3, #12]
 800732e:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8007332:	697a      	ldr	r2, [r7, #20]
 8007334:	4313      	orrs	r3, r2
 8007336:	617b      	str	r3, [r7, #20]
 8007338:	e005      	b.n	8007346 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 800733a:	693b      	ldr	r3, [r7, #16]
 800733c:	68db      	ldr	r3, [r3, #12]
 800733e:	061b      	lsls	r3, r3, #24
 8007340:	697a      	ldr	r2, [r7, #20]
 8007342:	4313      	orrs	r3, r2
 8007344:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d120      	bne.n	800738e <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	43db      	mvns	r3, r3
 8007356:	ea02 0103 	and.w	r1, r2, r3
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	697a      	ldr	r2, [r7, #20]
 8007360:	430a      	orrs	r2, r1
 8007362:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	693a      	ldr	r2, [r7, #16]
 800736a:	6812      	ldr	r2, [r2, #0]
 800736c:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800736e:	693b      	ldr	r3, [r7, #16]
 8007370:	685b      	ldr	r3, [r3, #4]
 8007372:	2b0a      	cmp	r3, #10
 8007374:	d003      	beq.n	800737e <HAL_DMA2D_ConfigLayer+0xb2>
 8007376:	693b      	ldr	r3, [r7, #16]
 8007378:	685b      	ldr	r3, [r3, #4]
 800737a:	2b09      	cmp	r3, #9
 800737c:	d127      	bne.n	80073ce <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 800737e:	693b      	ldr	r3, [r7, #16]
 8007380:	68da      	ldr	r2, [r3, #12]
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 800738a:	629a      	str	r2, [r3, #40]	@ 0x28
 800738c:	e01f      	b.n	80073ce <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	69da      	ldr	r2, [r3, #28]
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	43db      	mvns	r3, r3
 8007398:	ea02 0103 	and.w	r1, r2, r3
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	697a      	ldr	r2, [r7, #20]
 80073a2:	430a      	orrs	r2, r1
 80073a4:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	693a      	ldr	r2, [r7, #16]
 80073ac:	6812      	ldr	r2, [r2, #0]
 80073ae:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80073b0:	693b      	ldr	r3, [r7, #16]
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	2b0a      	cmp	r3, #10
 80073b6:	d003      	beq.n	80073c0 <HAL_DMA2D_ConfigLayer+0xf4>
 80073b8:	693b      	ldr	r3, [r7, #16]
 80073ba:	685b      	ldr	r3, [r3, #4]
 80073bc:	2b09      	cmp	r3, #9
 80073be:	d106      	bne.n	80073ce <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 80073c0:	693b      	ldr	r3, [r7, #16]
 80073c2:	68da      	ldr	r2, [r3, #12]
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 80073cc:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	2201      	movs	r2, #1
 80073d2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2200      	movs	r2, #0
 80073da:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 80073de:	2300      	movs	r3, #0
}
 80073e0:	4618      	mov	r0, r3
 80073e2:	371c      	adds	r7, #28
 80073e4:	46bd      	mov	sp, r7
 80073e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ea:	4770      	bx	lr
 80073ec:	ff03000f 	.word	0xff03000f

080073f0 <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 80073f0:	b480      	push	{r7}
 80073f2:	b08b      	sub	sp, #44	@ 0x2c
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	60f8      	str	r0, [r7, #12]
 80073f8:	60b9      	str	r1, [r7, #8]
 80073fa:	607a      	str	r2, [r7, #4]
 80073fc:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007404:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 8007408:	683b      	ldr	r3, [r7, #0]
 800740a:	041a      	lsls	r2, r3, #16
 800740c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800740e:	431a      	orrs	r2, r3
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	430a      	orrs	r2, r1
 8007416:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	687a      	ldr	r2, [r7, #4]
 800741e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	685b      	ldr	r3, [r3, #4]
 8007424:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007428:	d174      	bne.n	8007514 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 800742a:	68bb      	ldr	r3, [r7, #8]
 800742c:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8007430:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8007432:	68bb      	ldr	r3, [r7, #8]
 8007434:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007438:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 800743a:	68bb      	ldr	r3, [r7, #8]
 800743c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8007440:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8007442:	68bb      	ldr	r3, [r7, #8]
 8007444:	b2db      	uxtb	r3, r3
 8007446:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	689b      	ldr	r3, [r3, #8]
 800744c:	2b00      	cmp	r3, #0
 800744e:	d108      	bne.n	8007462 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 8007450:	69ba      	ldr	r2, [r7, #24]
 8007452:	69fb      	ldr	r3, [r7, #28]
 8007454:	431a      	orrs	r2, r3
 8007456:	6a3b      	ldr	r3, [r7, #32]
 8007458:	4313      	orrs	r3, r2
 800745a:	697a      	ldr	r2, [r7, #20]
 800745c:	4313      	orrs	r3, r2
 800745e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007460:	e053      	b.n	800750a <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	689b      	ldr	r3, [r3, #8]
 8007466:	2b01      	cmp	r3, #1
 8007468:	d106      	bne.n	8007478 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 800746a:	69ba      	ldr	r2, [r7, #24]
 800746c:	69fb      	ldr	r3, [r7, #28]
 800746e:	4313      	orrs	r3, r2
 8007470:	697a      	ldr	r2, [r7, #20]
 8007472:	4313      	orrs	r3, r2
 8007474:	627b      	str	r3, [r7, #36]	@ 0x24
 8007476:	e048      	b.n	800750a <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	689b      	ldr	r3, [r3, #8]
 800747c:	2b02      	cmp	r3, #2
 800747e:	d111      	bne.n	80074a4 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8007480:	69fb      	ldr	r3, [r7, #28]
 8007482:	0cdb      	lsrs	r3, r3, #19
 8007484:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8007486:	69bb      	ldr	r3, [r7, #24]
 8007488:	0a9b      	lsrs	r3, r3, #10
 800748a:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 800748c:	697b      	ldr	r3, [r7, #20]
 800748e:	08db      	lsrs	r3, r3, #3
 8007490:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8007492:	69bb      	ldr	r3, [r7, #24]
 8007494:	015a      	lsls	r2, r3, #5
 8007496:	69fb      	ldr	r3, [r7, #28]
 8007498:	02db      	lsls	r3, r3, #11
 800749a:	4313      	orrs	r3, r2
 800749c:	697a      	ldr	r2, [r7, #20]
 800749e:	4313      	orrs	r3, r2
 80074a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80074a2:	e032      	b.n	800750a <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	689b      	ldr	r3, [r3, #8]
 80074a8:	2b03      	cmp	r3, #3
 80074aa:	d117      	bne.n	80074dc <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 80074ac:	6a3b      	ldr	r3, [r7, #32]
 80074ae:	0fdb      	lsrs	r3, r3, #31
 80074b0:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 80074b2:	69fb      	ldr	r3, [r7, #28]
 80074b4:	0cdb      	lsrs	r3, r3, #19
 80074b6:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 80074b8:	69bb      	ldr	r3, [r7, #24]
 80074ba:	0adb      	lsrs	r3, r3, #11
 80074bc:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 80074be:	697b      	ldr	r3, [r7, #20]
 80074c0:	08db      	lsrs	r3, r3, #3
 80074c2:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 80074c4:	69bb      	ldr	r3, [r7, #24]
 80074c6:	015a      	lsls	r2, r3, #5
 80074c8:	69fb      	ldr	r3, [r7, #28]
 80074ca:	029b      	lsls	r3, r3, #10
 80074cc:	431a      	orrs	r2, r3
 80074ce:	6a3b      	ldr	r3, [r7, #32]
 80074d0:	03db      	lsls	r3, r3, #15
 80074d2:	4313      	orrs	r3, r2
 80074d4:	697a      	ldr	r2, [r7, #20]
 80074d6:	4313      	orrs	r3, r2
 80074d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80074da:	e016      	b.n	800750a <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 80074dc:	6a3b      	ldr	r3, [r7, #32]
 80074de:	0f1b      	lsrs	r3, r3, #28
 80074e0:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 80074e2:	69fb      	ldr	r3, [r7, #28]
 80074e4:	0d1b      	lsrs	r3, r3, #20
 80074e6:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 80074e8:	69bb      	ldr	r3, [r7, #24]
 80074ea:	0b1b      	lsrs	r3, r3, #12
 80074ec:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 80074ee:	697b      	ldr	r3, [r7, #20]
 80074f0:	091b      	lsrs	r3, r3, #4
 80074f2:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 80074f4:	69bb      	ldr	r3, [r7, #24]
 80074f6:	011a      	lsls	r2, r3, #4
 80074f8:	69fb      	ldr	r3, [r7, #28]
 80074fa:	021b      	lsls	r3, r3, #8
 80074fc:	431a      	orrs	r2, r3
 80074fe:	6a3b      	ldr	r3, [r7, #32]
 8007500:	031b      	lsls	r3, r3, #12
 8007502:	4313      	orrs	r3, r2
 8007504:	697a      	ldr	r2, [r7, #20]
 8007506:	4313      	orrs	r3, r2
 8007508:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007510:	639a      	str	r2, [r3, #56]	@ 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8007512:	e003      	b.n	800751c <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	68ba      	ldr	r2, [r7, #8]
 800751a:	60da      	str	r2, [r3, #12]
}
 800751c:	bf00      	nop
 800751e:	372c      	adds	r7, #44	@ 0x2c
 8007520:	46bd      	mov	sp, r7
 8007522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007526:	4770      	bx	lr

08007528 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007528:	b480      	push	{r7}
 800752a:	b089      	sub	sp, #36	@ 0x24
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
 8007530:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8007532:	2300      	movs	r3, #0
 8007534:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8007536:	2300      	movs	r3, #0
 8007538:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800753a:	2300      	movs	r3, #0
 800753c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800753e:	2300      	movs	r3, #0
 8007540:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8007542:	2300      	movs	r3, #0
 8007544:	61fb      	str	r3, [r7, #28]
 8007546:	e175      	b.n	8007834 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8007548:	2201      	movs	r2, #1
 800754a:	69fb      	ldr	r3, [r7, #28]
 800754c:	fa02 f303 	lsl.w	r3, r2, r3
 8007550:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	697a      	ldr	r2, [r7, #20]
 8007558:	4013      	ands	r3, r2
 800755a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800755c:	693a      	ldr	r2, [r7, #16]
 800755e:	697b      	ldr	r3, [r7, #20]
 8007560:	429a      	cmp	r2, r3
 8007562:	f040 8164 	bne.w	800782e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	685b      	ldr	r3, [r3, #4]
 800756a:	f003 0303 	and.w	r3, r3, #3
 800756e:	2b01      	cmp	r3, #1
 8007570:	d005      	beq.n	800757e <HAL_GPIO_Init+0x56>
 8007572:	683b      	ldr	r3, [r7, #0]
 8007574:	685b      	ldr	r3, [r3, #4]
 8007576:	f003 0303 	and.w	r3, r3, #3
 800757a:	2b02      	cmp	r3, #2
 800757c:	d130      	bne.n	80075e0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	689b      	ldr	r3, [r3, #8]
 8007582:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8007584:	69fb      	ldr	r3, [r7, #28]
 8007586:	005b      	lsls	r3, r3, #1
 8007588:	2203      	movs	r2, #3
 800758a:	fa02 f303 	lsl.w	r3, r2, r3
 800758e:	43db      	mvns	r3, r3
 8007590:	69ba      	ldr	r2, [r7, #24]
 8007592:	4013      	ands	r3, r2
 8007594:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	68da      	ldr	r2, [r3, #12]
 800759a:	69fb      	ldr	r3, [r7, #28]
 800759c:	005b      	lsls	r3, r3, #1
 800759e:	fa02 f303 	lsl.w	r3, r2, r3
 80075a2:	69ba      	ldr	r2, [r7, #24]
 80075a4:	4313      	orrs	r3, r2
 80075a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	69ba      	ldr	r2, [r7, #24]
 80075ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	685b      	ldr	r3, [r3, #4]
 80075b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80075b4:	2201      	movs	r2, #1
 80075b6:	69fb      	ldr	r3, [r7, #28]
 80075b8:	fa02 f303 	lsl.w	r3, r2, r3
 80075bc:	43db      	mvns	r3, r3
 80075be:	69ba      	ldr	r2, [r7, #24]
 80075c0:	4013      	ands	r3, r2
 80075c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80075c4:	683b      	ldr	r3, [r7, #0]
 80075c6:	685b      	ldr	r3, [r3, #4]
 80075c8:	091b      	lsrs	r3, r3, #4
 80075ca:	f003 0201 	and.w	r2, r3, #1
 80075ce:	69fb      	ldr	r3, [r7, #28]
 80075d0:	fa02 f303 	lsl.w	r3, r2, r3
 80075d4:	69ba      	ldr	r2, [r7, #24]
 80075d6:	4313      	orrs	r3, r2
 80075d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	69ba      	ldr	r2, [r7, #24]
 80075de:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	685b      	ldr	r3, [r3, #4]
 80075e4:	f003 0303 	and.w	r3, r3, #3
 80075e8:	2b03      	cmp	r3, #3
 80075ea:	d017      	beq.n	800761c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	68db      	ldr	r3, [r3, #12]
 80075f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80075f2:	69fb      	ldr	r3, [r7, #28]
 80075f4:	005b      	lsls	r3, r3, #1
 80075f6:	2203      	movs	r2, #3
 80075f8:	fa02 f303 	lsl.w	r3, r2, r3
 80075fc:	43db      	mvns	r3, r3
 80075fe:	69ba      	ldr	r2, [r7, #24]
 8007600:	4013      	ands	r3, r2
 8007602:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	689a      	ldr	r2, [r3, #8]
 8007608:	69fb      	ldr	r3, [r7, #28]
 800760a:	005b      	lsls	r3, r3, #1
 800760c:	fa02 f303 	lsl.w	r3, r2, r3
 8007610:	69ba      	ldr	r2, [r7, #24]
 8007612:	4313      	orrs	r3, r2
 8007614:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	69ba      	ldr	r2, [r7, #24]
 800761a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	685b      	ldr	r3, [r3, #4]
 8007620:	f003 0303 	and.w	r3, r3, #3
 8007624:	2b02      	cmp	r3, #2
 8007626:	d123      	bne.n	8007670 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8007628:	69fb      	ldr	r3, [r7, #28]
 800762a:	08da      	lsrs	r2, r3, #3
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	3208      	adds	r2, #8
 8007630:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007634:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8007636:	69fb      	ldr	r3, [r7, #28]
 8007638:	f003 0307 	and.w	r3, r3, #7
 800763c:	009b      	lsls	r3, r3, #2
 800763e:	220f      	movs	r2, #15
 8007640:	fa02 f303 	lsl.w	r3, r2, r3
 8007644:	43db      	mvns	r3, r3
 8007646:	69ba      	ldr	r2, [r7, #24]
 8007648:	4013      	ands	r3, r2
 800764a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	691a      	ldr	r2, [r3, #16]
 8007650:	69fb      	ldr	r3, [r7, #28]
 8007652:	f003 0307 	and.w	r3, r3, #7
 8007656:	009b      	lsls	r3, r3, #2
 8007658:	fa02 f303 	lsl.w	r3, r2, r3
 800765c:	69ba      	ldr	r2, [r7, #24]
 800765e:	4313      	orrs	r3, r2
 8007660:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8007662:	69fb      	ldr	r3, [r7, #28]
 8007664:	08da      	lsrs	r2, r3, #3
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	3208      	adds	r2, #8
 800766a:	69b9      	ldr	r1, [r7, #24]
 800766c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8007676:	69fb      	ldr	r3, [r7, #28]
 8007678:	005b      	lsls	r3, r3, #1
 800767a:	2203      	movs	r2, #3
 800767c:	fa02 f303 	lsl.w	r3, r2, r3
 8007680:	43db      	mvns	r3, r3
 8007682:	69ba      	ldr	r2, [r7, #24]
 8007684:	4013      	ands	r3, r2
 8007686:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8007688:	683b      	ldr	r3, [r7, #0]
 800768a:	685b      	ldr	r3, [r3, #4]
 800768c:	f003 0203 	and.w	r2, r3, #3
 8007690:	69fb      	ldr	r3, [r7, #28]
 8007692:	005b      	lsls	r3, r3, #1
 8007694:	fa02 f303 	lsl.w	r3, r2, r3
 8007698:	69ba      	ldr	r2, [r7, #24]
 800769a:	4313      	orrs	r3, r2
 800769c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	69ba      	ldr	r2, [r7, #24]
 80076a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80076a4:	683b      	ldr	r3, [r7, #0]
 80076a6:	685b      	ldr	r3, [r3, #4]
 80076a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	f000 80be 	beq.w	800782e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80076b2:	4b66      	ldr	r3, [pc, #408]	@ (800784c <HAL_GPIO_Init+0x324>)
 80076b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80076b6:	4a65      	ldr	r2, [pc, #404]	@ (800784c <HAL_GPIO_Init+0x324>)
 80076b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80076bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80076be:	4b63      	ldr	r3, [pc, #396]	@ (800784c <HAL_GPIO_Init+0x324>)
 80076c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80076c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80076c6:	60fb      	str	r3, [r7, #12]
 80076c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80076ca:	4a61      	ldr	r2, [pc, #388]	@ (8007850 <HAL_GPIO_Init+0x328>)
 80076cc:	69fb      	ldr	r3, [r7, #28]
 80076ce:	089b      	lsrs	r3, r3, #2
 80076d0:	3302      	adds	r3, #2
 80076d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80076d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80076d8:	69fb      	ldr	r3, [r7, #28]
 80076da:	f003 0303 	and.w	r3, r3, #3
 80076de:	009b      	lsls	r3, r3, #2
 80076e0:	220f      	movs	r2, #15
 80076e2:	fa02 f303 	lsl.w	r3, r2, r3
 80076e6:	43db      	mvns	r3, r3
 80076e8:	69ba      	ldr	r2, [r7, #24]
 80076ea:	4013      	ands	r3, r2
 80076ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	4a58      	ldr	r2, [pc, #352]	@ (8007854 <HAL_GPIO_Init+0x32c>)
 80076f2:	4293      	cmp	r3, r2
 80076f4:	d037      	beq.n	8007766 <HAL_GPIO_Init+0x23e>
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	4a57      	ldr	r2, [pc, #348]	@ (8007858 <HAL_GPIO_Init+0x330>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d031      	beq.n	8007762 <HAL_GPIO_Init+0x23a>
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	4a56      	ldr	r2, [pc, #344]	@ (800785c <HAL_GPIO_Init+0x334>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d02b      	beq.n	800775e <HAL_GPIO_Init+0x236>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	4a55      	ldr	r2, [pc, #340]	@ (8007860 <HAL_GPIO_Init+0x338>)
 800770a:	4293      	cmp	r3, r2
 800770c:	d025      	beq.n	800775a <HAL_GPIO_Init+0x232>
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	4a54      	ldr	r2, [pc, #336]	@ (8007864 <HAL_GPIO_Init+0x33c>)
 8007712:	4293      	cmp	r3, r2
 8007714:	d01f      	beq.n	8007756 <HAL_GPIO_Init+0x22e>
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	4a53      	ldr	r2, [pc, #332]	@ (8007868 <HAL_GPIO_Init+0x340>)
 800771a:	4293      	cmp	r3, r2
 800771c:	d019      	beq.n	8007752 <HAL_GPIO_Init+0x22a>
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	4a52      	ldr	r2, [pc, #328]	@ (800786c <HAL_GPIO_Init+0x344>)
 8007722:	4293      	cmp	r3, r2
 8007724:	d013      	beq.n	800774e <HAL_GPIO_Init+0x226>
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	4a51      	ldr	r2, [pc, #324]	@ (8007870 <HAL_GPIO_Init+0x348>)
 800772a:	4293      	cmp	r3, r2
 800772c:	d00d      	beq.n	800774a <HAL_GPIO_Init+0x222>
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	4a50      	ldr	r2, [pc, #320]	@ (8007874 <HAL_GPIO_Init+0x34c>)
 8007732:	4293      	cmp	r3, r2
 8007734:	d007      	beq.n	8007746 <HAL_GPIO_Init+0x21e>
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	4a4f      	ldr	r2, [pc, #316]	@ (8007878 <HAL_GPIO_Init+0x350>)
 800773a:	4293      	cmp	r3, r2
 800773c:	d101      	bne.n	8007742 <HAL_GPIO_Init+0x21a>
 800773e:	2309      	movs	r3, #9
 8007740:	e012      	b.n	8007768 <HAL_GPIO_Init+0x240>
 8007742:	230a      	movs	r3, #10
 8007744:	e010      	b.n	8007768 <HAL_GPIO_Init+0x240>
 8007746:	2308      	movs	r3, #8
 8007748:	e00e      	b.n	8007768 <HAL_GPIO_Init+0x240>
 800774a:	2307      	movs	r3, #7
 800774c:	e00c      	b.n	8007768 <HAL_GPIO_Init+0x240>
 800774e:	2306      	movs	r3, #6
 8007750:	e00a      	b.n	8007768 <HAL_GPIO_Init+0x240>
 8007752:	2305      	movs	r3, #5
 8007754:	e008      	b.n	8007768 <HAL_GPIO_Init+0x240>
 8007756:	2304      	movs	r3, #4
 8007758:	e006      	b.n	8007768 <HAL_GPIO_Init+0x240>
 800775a:	2303      	movs	r3, #3
 800775c:	e004      	b.n	8007768 <HAL_GPIO_Init+0x240>
 800775e:	2302      	movs	r3, #2
 8007760:	e002      	b.n	8007768 <HAL_GPIO_Init+0x240>
 8007762:	2301      	movs	r3, #1
 8007764:	e000      	b.n	8007768 <HAL_GPIO_Init+0x240>
 8007766:	2300      	movs	r3, #0
 8007768:	69fa      	ldr	r2, [r7, #28]
 800776a:	f002 0203 	and.w	r2, r2, #3
 800776e:	0092      	lsls	r2, r2, #2
 8007770:	4093      	lsls	r3, r2
 8007772:	69ba      	ldr	r2, [r7, #24]
 8007774:	4313      	orrs	r3, r2
 8007776:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8007778:	4935      	ldr	r1, [pc, #212]	@ (8007850 <HAL_GPIO_Init+0x328>)
 800777a:	69fb      	ldr	r3, [r7, #28]
 800777c:	089b      	lsrs	r3, r3, #2
 800777e:	3302      	adds	r3, #2
 8007780:	69ba      	ldr	r2, [r7, #24]
 8007782:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007786:	4b3d      	ldr	r3, [pc, #244]	@ (800787c <HAL_GPIO_Init+0x354>)
 8007788:	689b      	ldr	r3, [r3, #8]
 800778a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800778c:	693b      	ldr	r3, [r7, #16]
 800778e:	43db      	mvns	r3, r3
 8007790:	69ba      	ldr	r2, [r7, #24]
 8007792:	4013      	ands	r3, r2
 8007794:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	685b      	ldr	r3, [r3, #4]
 800779a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d003      	beq.n	80077aa <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80077a2:	69ba      	ldr	r2, [r7, #24]
 80077a4:	693b      	ldr	r3, [r7, #16]
 80077a6:	4313      	orrs	r3, r2
 80077a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80077aa:	4a34      	ldr	r2, [pc, #208]	@ (800787c <HAL_GPIO_Init+0x354>)
 80077ac:	69bb      	ldr	r3, [r7, #24]
 80077ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80077b0:	4b32      	ldr	r3, [pc, #200]	@ (800787c <HAL_GPIO_Init+0x354>)
 80077b2:	68db      	ldr	r3, [r3, #12]
 80077b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80077b6:	693b      	ldr	r3, [r7, #16]
 80077b8:	43db      	mvns	r3, r3
 80077ba:	69ba      	ldr	r2, [r7, #24]
 80077bc:	4013      	ands	r3, r2
 80077be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80077c0:	683b      	ldr	r3, [r7, #0]
 80077c2:	685b      	ldr	r3, [r3, #4]
 80077c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d003      	beq.n	80077d4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80077cc:	69ba      	ldr	r2, [r7, #24]
 80077ce:	693b      	ldr	r3, [r7, #16]
 80077d0:	4313      	orrs	r3, r2
 80077d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80077d4:	4a29      	ldr	r2, [pc, #164]	@ (800787c <HAL_GPIO_Init+0x354>)
 80077d6:	69bb      	ldr	r3, [r7, #24]
 80077d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80077da:	4b28      	ldr	r3, [pc, #160]	@ (800787c <HAL_GPIO_Init+0x354>)
 80077dc:	685b      	ldr	r3, [r3, #4]
 80077de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80077e0:	693b      	ldr	r3, [r7, #16]
 80077e2:	43db      	mvns	r3, r3
 80077e4:	69ba      	ldr	r2, [r7, #24]
 80077e6:	4013      	ands	r3, r2
 80077e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	685b      	ldr	r3, [r3, #4]
 80077ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d003      	beq.n	80077fe <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80077f6:	69ba      	ldr	r2, [r7, #24]
 80077f8:	693b      	ldr	r3, [r7, #16]
 80077fa:	4313      	orrs	r3, r2
 80077fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80077fe:	4a1f      	ldr	r2, [pc, #124]	@ (800787c <HAL_GPIO_Init+0x354>)
 8007800:	69bb      	ldr	r3, [r7, #24]
 8007802:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007804:	4b1d      	ldr	r3, [pc, #116]	@ (800787c <HAL_GPIO_Init+0x354>)
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800780a:	693b      	ldr	r3, [r7, #16]
 800780c:	43db      	mvns	r3, r3
 800780e:	69ba      	ldr	r2, [r7, #24]
 8007810:	4013      	ands	r3, r2
 8007812:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007814:	683b      	ldr	r3, [r7, #0]
 8007816:	685b      	ldr	r3, [r3, #4]
 8007818:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800781c:	2b00      	cmp	r3, #0
 800781e:	d003      	beq.n	8007828 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8007820:	69ba      	ldr	r2, [r7, #24]
 8007822:	693b      	ldr	r3, [r7, #16]
 8007824:	4313      	orrs	r3, r2
 8007826:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007828:	4a14      	ldr	r2, [pc, #80]	@ (800787c <HAL_GPIO_Init+0x354>)
 800782a:	69bb      	ldr	r3, [r7, #24]
 800782c:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800782e:	69fb      	ldr	r3, [r7, #28]
 8007830:	3301      	adds	r3, #1
 8007832:	61fb      	str	r3, [r7, #28]
 8007834:	69fb      	ldr	r3, [r7, #28]
 8007836:	2b0f      	cmp	r3, #15
 8007838:	f67f ae86 	bls.w	8007548 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800783c:	bf00      	nop
 800783e:	bf00      	nop
 8007840:	3724      	adds	r7, #36	@ 0x24
 8007842:	46bd      	mov	sp, r7
 8007844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007848:	4770      	bx	lr
 800784a:	bf00      	nop
 800784c:	40023800 	.word	0x40023800
 8007850:	40013800 	.word	0x40013800
 8007854:	40020000 	.word	0x40020000
 8007858:	40020400 	.word	0x40020400
 800785c:	40020800 	.word	0x40020800
 8007860:	40020c00 	.word	0x40020c00
 8007864:	40021000 	.word	0x40021000
 8007868:	40021400 	.word	0x40021400
 800786c:	40021800 	.word	0x40021800
 8007870:	40021c00 	.word	0x40021c00
 8007874:	40022000 	.word	0x40022000
 8007878:	40022400 	.word	0x40022400
 800787c:	40013c00 	.word	0x40013c00

08007880 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8007880:	b480      	push	{r7}
 8007882:	b087      	sub	sp, #28
 8007884:	af00      	add	r7, sp, #0
 8007886:	6078      	str	r0, [r7, #4]
 8007888:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 800788a:	2300      	movs	r3, #0
 800788c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 800788e:	2300      	movs	r3, #0
 8007890:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8007892:	2300      	movs	r3, #0
 8007894:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8007896:	2300      	movs	r3, #0
 8007898:	617b      	str	r3, [r7, #20]
 800789a:	e0d9      	b.n	8007a50 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800789c:	2201      	movs	r2, #1
 800789e:	697b      	ldr	r3, [r7, #20]
 80078a0:	fa02 f303 	lsl.w	r3, r2, r3
 80078a4:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80078a6:	683a      	ldr	r2, [r7, #0]
 80078a8:	693b      	ldr	r3, [r7, #16]
 80078aa:	4013      	ands	r3, r2
 80078ac:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80078ae:	68fa      	ldr	r2, [r7, #12]
 80078b0:	693b      	ldr	r3, [r7, #16]
 80078b2:	429a      	cmp	r2, r3
 80078b4:	f040 80c9 	bne.w	8007a4a <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 80078b8:	4a6b      	ldr	r2, [pc, #428]	@ (8007a68 <HAL_GPIO_DeInit+0x1e8>)
 80078ba:	697b      	ldr	r3, [r7, #20]
 80078bc:	089b      	lsrs	r3, r3, #2
 80078be:	3302      	adds	r3, #2
 80078c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80078c4:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 80078c6:	697b      	ldr	r3, [r7, #20]
 80078c8:	f003 0303 	and.w	r3, r3, #3
 80078cc:	009b      	lsls	r3, r3, #2
 80078ce:	220f      	movs	r2, #15
 80078d0:	fa02 f303 	lsl.w	r3, r2, r3
 80078d4:	68ba      	ldr	r2, [r7, #8]
 80078d6:	4013      	ands	r3, r2
 80078d8:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	4a63      	ldr	r2, [pc, #396]	@ (8007a6c <HAL_GPIO_DeInit+0x1ec>)
 80078de:	4293      	cmp	r3, r2
 80078e0:	d037      	beq.n	8007952 <HAL_GPIO_DeInit+0xd2>
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	4a62      	ldr	r2, [pc, #392]	@ (8007a70 <HAL_GPIO_DeInit+0x1f0>)
 80078e6:	4293      	cmp	r3, r2
 80078e8:	d031      	beq.n	800794e <HAL_GPIO_DeInit+0xce>
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	4a61      	ldr	r2, [pc, #388]	@ (8007a74 <HAL_GPIO_DeInit+0x1f4>)
 80078ee:	4293      	cmp	r3, r2
 80078f0:	d02b      	beq.n	800794a <HAL_GPIO_DeInit+0xca>
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	4a60      	ldr	r2, [pc, #384]	@ (8007a78 <HAL_GPIO_DeInit+0x1f8>)
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d025      	beq.n	8007946 <HAL_GPIO_DeInit+0xc6>
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	4a5f      	ldr	r2, [pc, #380]	@ (8007a7c <HAL_GPIO_DeInit+0x1fc>)
 80078fe:	4293      	cmp	r3, r2
 8007900:	d01f      	beq.n	8007942 <HAL_GPIO_DeInit+0xc2>
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	4a5e      	ldr	r2, [pc, #376]	@ (8007a80 <HAL_GPIO_DeInit+0x200>)
 8007906:	4293      	cmp	r3, r2
 8007908:	d019      	beq.n	800793e <HAL_GPIO_DeInit+0xbe>
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	4a5d      	ldr	r2, [pc, #372]	@ (8007a84 <HAL_GPIO_DeInit+0x204>)
 800790e:	4293      	cmp	r3, r2
 8007910:	d013      	beq.n	800793a <HAL_GPIO_DeInit+0xba>
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	4a5c      	ldr	r2, [pc, #368]	@ (8007a88 <HAL_GPIO_DeInit+0x208>)
 8007916:	4293      	cmp	r3, r2
 8007918:	d00d      	beq.n	8007936 <HAL_GPIO_DeInit+0xb6>
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	4a5b      	ldr	r2, [pc, #364]	@ (8007a8c <HAL_GPIO_DeInit+0x20c>)
 800791e:	4293      	cmp	r3, r2
 8007920:	d007      	beq.n	8007932 <HAL_GPIO_DeInit+0xb2>
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	4a5a      	ldr	r2, [pc, #360]	@ (8007a90 <HAL_GPIO_DeInit+0x210>)
 8007926:	4293      	cmp	r3, r2
 8007928:	d101      	bne.n	800792e <HAL_GPIO_DeInit+0xae>
 800792a:	2309      	movs	r3, #9
 800792c:	e012      	b.n	8007954 <HAL_GPIO_DeInit+0xd4>
 800792e:	230a      	movs	r3, #10
 8007930:	e010      	b.n	8007954 <HAL_GPIO_DeInit+0xd4>
 8007932:	2308      	movs	r3, #8
 8007934:	e00e      	b.n	8007954 <HAL_GPIO_DeInit+0xd4>
 8007936:	2307      	movs	r3, #7
 8007938:	e00c      	b.n	8007954 <HAL_GPIO_DeInit+0xd4>
 800793a:	2306      	movs	r3, #6
 800793c:	e00a      	b.n	8007954 <HAL_GPIO_DeInit+0xd4>
 800793e:	2305      	movs	r3, #5
 8007940:	e008      	b.n	8007954 <HAL_GPIO_DeInit+0xd4>
 8007942:	2304      	movs	r3, #4
 8007944:	e006      	b.n	8007954 <HAL_GPIO_DeInit+0xd4>
 8007946:	2303      	movs	r3, #3
 8007948:	e004      	b.n	8007954 <HAL_GPIO_DeInit+0xd4>
 800794a:	2302      	movs	r3, #2
 800794c:	e002      	b.n	8007954 <HAL_GPIO_DeInit+0xd4>
 800794e:	2301      	movs	r3, #1
 8007950:	e000      	b.n	8007954 <HAL_GPIO_DeInit+0xd4>
 8007952:	2300      	movs	r3, #0
 8007954:	697a      	ldr	r2, [r7, #20]
 8007956:	f002 0203 	and.w	r2, r2, #3
 800795a:	0092      	lsls	r2, r2, #2
 800795c:	4093      	lsls	r3, r2
 800795e:	68ba      	ldr	r2, [r7, #8]
 8007960:	429a      	cmp	r2, r3
 8007962:	d132      	bne.n	80079ca <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8007964:	4b4b      	ldr	r3, [pc, #300]	@ (8007a94 <HAL_GPIO_DeInit+0x214>)
 8007966:	681a      	ldr	r2, [r3, #0]
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	43db      	mvns	r3, r3
 800796c:	4949      	ldr	r1, [pc, #292]	@ (8007a94 <HAL_GPIO_DeInit+0x214>)
 800796e:	4013      	ands	r3, r2
 8007970:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8007972:	4b48      	ldr	r3, [pc, #288]	@ (8007a94 <HAL_GPIO_DeInit+0x214>)
 8007974:	685a      	ldr	r2, [r3, #4]
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	43db      	mvns	r3, r3
 800797a:	4946      	ldr	r1, [pc, #280]	@ (8007a94 <HAL_GPIO_DeInit+0x214>)
 800797c:	4013      	ands	r3, r2
 800797e:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8007980:	4b44      	ldr	r3, [pc, #272]	@ (8007a94 <HAL_GPIO_DeInit+0x214>)
 8007982:	68da      	ldr	r2, [r3, #12]
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	43db      	mvns	r3, r3
 8007988:	4942      	ldr	r1, [pc, #264]	@ (8007a94 <HAL_GPIO_DeInit+0x214>)
 800798a:	4013      	ands	r3, r2
 800798c:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800798e:	4b41      	ldr	r3, [pc, #260]	@ (8007a94 <HAL_GPIO_DeInit+0x214>)
 8007990:	689a      	ldr	r2, [r3, #8]
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	43db      	mvns	r3, r3
 8007996:	493f      	ldr	r1, [pc, #252]	@ (8007a94 <HAL_GPIO_DeInit+0x214>)
 8007998:	4013      	ands	r3, r2
 800799a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 800799c:	697b      	ldr	r3, [r7, #20]
 800799e:	f003 0303 	and.w	r3, r3, #3
 80079a2:	009b      	lsls	r3, r3, #2
 80079a4:	220f      	movs	r2, #15
 80079a6:	fa02 f303 	lsl.w	r3, r2, r3
 80079aa:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 80079ac:	4a2e      	ldr	r2, [pc, #184]	@ (8007a68 <HAL_GPIO_DeInit+0x1e8>)
 80079ae:	697b      	ldr	r3, [r7, #20]
 80079b0:	089b      	lsrs	r3, r3, #2
 80079b2:	3302      	adds	r3, #2
 80079b4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	43da      	mvns	r2, r3
 80079bc:	482a      	ldr	r0, [pc, #168]	@ (8007a68 <HAL_GPIO_DeInit+0x1e8>)
 80079be:	697b      	ldr	r3, [r7, #20]
 80079c0:	089b      	lsrs	r3, r3, #2
 80079c2:	400a      	ands	r2, r1
 80079c4:	3302      	adds	r3, #2
 80079c6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681a      	ldr	r2, [r3, #0]
 80079ce:	697b      	ldr	r3, [r7, #20]
 80079d0:	005b      	lsls	r3, r3, #1
 80079d2:	2103      	movs	r1, #3
 80079d4:	fa01 f303 	lsl.w	r3, r1, r3
 80079d8:	43db      	mvns	r3, r3
 80079da:	401a      	ands	r2, r3
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80079e0:	697b      	ldr	r3, [r7, #20]
 80079e2:	08da      	lsrs	r2, r3, #3
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	3208      	adds	r2, #8
 80079e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80079ec:	697b      	ldr	r3, [r7, #20]
 80079ee:	f003 0307 	and.w	r3, r3, #7
 80079f2:	009b      	lsls	r3, r3, #2
 80079f4:	220f      	movs	r2, #15
 80079f6:	fa02 f303 	lsl.w	r3, r2, r3
 80079fa:	43db      	mvns	r3, r3
 80079fc:	697a      	ldr	r2, [r7, #20]
 80079fe:	08d2      	lsrs	r2, r2, #3
 8007a00:	4019      	ands	r1, r3
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	3208      	adds	r2, #8
 8007a06:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	68da      	ldr	r2, [r3, #12]
 8007a0e:	697b      	ldr	r3, [r7, #20]
 8007a10:	005b      	lsls	r3, r3, #1
 8007a12:	2103      	movs	r1, #3
 8007a14:	fa01 f303 	lsl.w	r3, r1, r3
 8007a18:	43db      	mvns	r3, r3
 8007a1a:	401a      	ands	r2, r3
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	685a      	ldr	r2, [r3, #4]
 8007a24:	2101      	movs	r1, #1
 8007a26:	697b      	ldr	r3, [r7, #20]
 8007a28:	fa01 f303 	lsl.w	r3, r1, r3
 8007a2c:	43db      	mvns	r3, r3
 8007a2e:	401a      	ands	r2, r3
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	689a      	ldr	r2, [r3, #8]
 8007a38:	697b      	ldr	r3, [r7, #20]
 8007a3a:	005b      	lsls	r3, r3, #1
 8007a3c:	2103      	movs	r1, #3
 8007a3e:	fa01 f303 	lsl.w	r3, r1, r3
 8007a42:	43db      	mvns	r3, r3
 8007a44:	401a      	ands	r2, r3
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	609a      	str	r2, [r3, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 8007a4a:	697b      	ldr	r3, [r7, #20]
 8007a4c:	3301      	adds	r3, #1
 8007a4e:	617b      	str	r3, [r7, #20]
 8007a50:	697b      	ldr	r3, [r7, #20]
 8007a52:	2b0f      	cmp	r3, #15
 8007a54:	f67f af22 	bls.w	800789c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8007a58:	bf00      	nop
 8007a5a:	bf00      	nop
 8007a5c:	371c      	adds	r7, #28
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a64:	4770      	bx	lr
 8007a66:	bf00      	nop
 8007a68:	40013800 	.word	0x40013800
 8007a6c:	40020000 	.word	0x40020000
 8007a70:	40020400 	.word	0x40020400
 8007a74:	40020800 	.word	0x40020800
 8007a78:	40020c00 	.word	0x40020c00
 8007a7c:	40021000 	.word	0x40021000
 8007a80:	40021400 	.word	0x40021400
 8007a84:	40021800 	.word	0x40021800
 8007a88:	40021c00 	.word	0x40021c00
 8007a8c:	40022000 	.word	0x40022000
 8007a90:	40022400 	.word	0x40022400
 8007a94:	40013c00 	.word	0x40013c00

08007a98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007a98:	b480      	push	{r7}
 8007a9a:	b083      	sub	sp, #12
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
 8007aa0:	460b      	mov	r3, r1
 8007aa2:	807b      	strh	r3, [r7, #2]
 8007aa4:	4613      	mov	r3, r2
 8007aa6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007aa8:	787b      	ldrb	r3, [r7, #1]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d003      	beq.n	8007ab6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007aae:	887a      	ldrh	r2, [r7, #2]
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8007ab4:	e003      	b.n	8007abe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8007ab6:	887b      	ldrh	r3, [r7, #2]
 8007ab8:	041a      	lsls	r2, r3, #16
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	619a      	str	r2, [r3, #24]
}
 8007abe:	bf00      	nop
 8007ac0:	370c      	adds	r7, #12
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac8:	4770      	bx	lr
	...

08007acc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b082      	sub	sp, #8
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d101      	bne.n	8007ade <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007ada:	2301      	movs	r3, #1
 8007adc:	e07f      	b.n	8007bde <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ae4:	b2db      	uxtb	r3, r3
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d106      	bne.n	8007af8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2200      	movs	r2, #0
 8007aee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007af2:	6878      	ldr	r0, [r7, #4]
 8007af4:	f7fb fa9a 	bl	800302c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2224      	movs	r2, #36	@ 0x24
 8007afc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	681a      	ldr	r2, [r3, #0]
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f022 0201 	bic.w	r2, r2, #1
 8007b0e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	685a      	ldr	r2, [r3, #4]
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007b1c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	689a      	ldr	r2, [r3, #8]
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007b2c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	68db      	ldr	r3, [r3, #12]
 8007b32:	2b01      	cmp	r3, #1
 8007b34:	d107      	bne.n	8007b46 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	689a      	ldr	r2, [r3, #8]
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007b42:	609a      	str	r2, [r3, #8]
 8007b44:	e006      	b.n	8007b54 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	689a      	ldr	r2, [r3, #8]
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8007b52:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	68db      	ldr	r3, [r3, #12]
 8007b58:	2b02      	cmp	r3, #2
 8007b5a:	d104      	bne.n	8007b66 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007b64:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	6859      	ldr	r1, [r3, #4]
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681a      	ldr	r2, [r3, #0]
 8007b70:	4b1d      	ldr	r3, [pc, #116]	@ (8007be8 <HAL_I2C_Init+0x11c>)
 8007b72:	430b      	orrs	r3, r1
 8007b74:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	68da      	ldr	r2, [r3, #12]
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007b84:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	691a      	ldr	r2, [r3, #16]
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	695b      	ldr	r3, [r3, #20]
 8007b8e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	699b      	ldr	r3, [r3, #24]
 8007b96:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	430a      	orrs	r2, r1
 8007b9e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	69d9      	ldr	r1, [r3, #28]
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	6a1a      	ldr	r2, [r3, #32]
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	430a      	orrs	r2, r1
 8007bae:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	681a      	ldr	r2, [r3, #0]
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	f042 0201 	orr.w	r2, r2, #1
 8007bbe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	2220      	movs	r2, #32
 8007bca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8007bdc:	2300      	movs	r3, #0
}
 8007bde:	4618      	mov	r0, r3
 8007be0:	3708      	adds	r7, #8
 8007be2:	46bd      	mov	sp, r7
 8007be4:	bd80      	pop	{r7, pc}
 8007be6:	bf00      	nop
 8007be8:	02008000 	.word	0x02008000

08007bec <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8007bec:	b580      	push	{r7, lr}
 8007bee:	b082      	sub	sp, #8
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d101      	bne.n	8007bfe <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	e021      	b.n	8007c42 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2224      	movs	r2, #36	@ 0x24
 8007c02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	681a      	ldr	r2, [r3, #0]
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	f022 0201 	bic.w	r2, r2, #1
 8007c14:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8007c16:	6878      	ldr	r0, [r7, #4]
 8007c18:	f7fb fab0 	bl	800317c <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2200      	movs	r2, #0
 8007c20:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	2200      	movs	r2, #0
 8007c26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	2200      	movs	r2, #0
 8007c34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8007c40:	2300      	movs	r3, #0
}
 8007c42:	4618      	mov	r0, r3
 8007c44:	3708      	adds	r7, #8
 8007c46:	46bd      	mov	sp, r7
 8007c48:	bd80      	pop	{r7, pc}
	...

08007c4c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007c4c:	b580      	push	{r7, lr}
 8007c4e:	b088      	sub	sp, #32
 8007c50:	af02      	add	r7, sp, #8
 8007c52:	60f8      	str	r0, [r7, #12]
 8007c54:	4608      	mov	r0, r1
 8007c56:	4611      	mov	r1, r2
 8007c58:	461a      	mov	r2, r3
 8007c5a:	4603      	mov	r3, r0
 8007c5c:	817b      	strh	r3, [r7, #10]
 8007c5e:	460b      	mov	r3, r1
 8007c60:	813b      	strh	r3, [r7, #8]
 8007c62:	4613      	mov	r3, r2
 8007c64:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c6c:	b2db      	uxtb	r3, r3
 8007c6e:	2b20      	cmp	r3, #32
 8007c70:	f040 80f9 	bne.w	8007e66 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c74:	6a3b      	ldr	r3, [r7, #32]
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d002      	beq.n	8007c80 <HAL_I2C_Mem_Write+0x34>
 8007c7a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d105      	bne.n	8007c8c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007c86:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007c88:	2301      	movs	r3, #1
 8007c8a:	e0ed      	b.n	8007e68 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007c92:	2b01      	cmp	r3, #1
 8007c94:	d101      	bne.n	8007c9a <HAL_I2C_Mem_Write+0x4e>
 8007c96:	2302      	movs	r3, #2
 8007c98:	e0e6      	b.n	8007e68 <HAL_I2C_Mem_Write+0x21c>
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	2201      	movs	r2, #1
 8007c9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007ca2:	f7fe f8fb 	bl	8005e9c <HAL_GetTick>
 8007ca6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007ca8:	697b      	ldr	r3, [r7, #20]
 8007caa:	9300      	str	r3, [sp, #0]
 8007cac:	2319      	movs	r3, #25
 8007cae:	2201      	movs	r2, #1
 8007cb0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007cb4:	68f8      	ldr	r0, [r7, #12]
 8007cb6:	f000 fad1 	bl	800825c <I2C_WaitOnFlagUntilTimeout>
 8007cba:	4603      	mov	r3, r0
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d001      	beq.n	8007cc4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8007cc0:	2301      	movs	r3, #1
 8007cc2:	e0d1      	b.n	8007e68 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	2221      	movs	r2, #33	@ 0x21
 8007cc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	2240      	movs	r2, #64	@ 0x40
 8007cd0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	6a3a      	ldr	r2, [r7, #32]
 8007cde:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007ce4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	2200      	movs	r2, #0
 8007cea:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007cec:	88f8      	ldrh	r0, [r7, #6]
 8007cee:	893a      	ldrh	r2, [r7, #8]
 8007cf0:	8979      	ldrh	r1, [r7, #10]
 8007cf2:	697b      	ldr	r3, [r7, #20]
 8007cf4:	9301      	str	r3, [sp, #4]
 8007cf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cf8:	9300      	str	r3, [sp, #0]
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	68f8      	ldr	r0, [r7, #12]
 8007cfe:	f000 f9e1 	bl	80080c4 <I2C_RequestMemoryWrite>
 8007d02:	4603      	mov	r3, r0
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d005      	beq.n	8007d14 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007d10:	2301      	movs	r3, #1
 8007d12:	e0a9      	b.n	8007e68 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d18:	b29b      	uxth	r3, r3
 8007d1a:	2bff      	cmp	r3, #255	@ 0xff
 8007d1c:	d90e      	bls.n	8007d3c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	22ff      	movs	r2, #255	@ 0xff
 8007d22:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d28:	b2da      	uxtb	r2, r3
 8007d2a:	8979      	ldrh	r1, [r7, #10]
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	9300      	str	r3, [sp, #0]
 8007d30:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007d34:	68f8      	ldr	r0, [r7, #12]
 8007d36:	f000 fc2d 	bl	8008594 <I2C_TransferConfig>
 8007d3a:	e00f      	b.n	8007d5c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d40:	b29a      	uxth	r2, r3
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d4a:	b2da      	uxtb	r2, r3
 8007d4c:	8979      	ldrh	r1, [r7, #10]
 8007d4e:	2300      	movs	r3, #0
 8007d50:	9300      	str	r3, [sp, #0]
 8007d52:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007d56:	68f8      	ldr	r0, [r7, #12]
 8007d58:	f000 fc1c 	bl	8008594 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007d5c:	697a      	ldr	r2, [r7, #20]
 8007d5e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007d60:	68f8      	ldr	r0, [r7, #12]
 8007d62:	f000 fabb 	bl	80082dc <I2C_WaitOnTXISFlagUntilTimeout>
 8007d66:	4603      	mov	r3, r0
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d001      	beq.n	8007d70 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8007d6c:	2301      	movs	r3, #1
 8007d6e:	e07b      	b.n	8007e68 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d74:	781a      	ldrb	r2, [r3, #0]
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	681b      	ldr	r3, [r3, #0]
 8007d7a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d80:	1c5a      	adds	r2, r3, #1
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d8a:	b29b      	uxth	r3, r3
 8007d8c:	3b01      	subs	r3, #1
 8007d8e:	b29a      	uxth	r2, r3
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d98:	3b01      	subs	r3, #1
 8007d9a:	b29a      	uxth	r2, r3
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007da4:	b29b      	uxth	r3, r3
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d034      	beq.n	8007e14 <HAL_I2C_Mem_Write+0x1c8>
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d130      	bne.n	8007e14 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007db2:	697b      	ldr	r3, [r7, #20]
 8007db4:	9300      	str	r3, [sp, #0]
 8007db6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007db8:	2200      	movs	r2, #0
 8007dba:	2180      	movs	r1, #128	@ 0x80
 8007dbc:	68f8      	ldr	r0, [r7, #12]
 8007dbe:	f000 fa4d 	bl	800825c <I2C_WaitOnFlagUntilTimeout>
 8007dc2:	4603      	mov	r3, r0
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d001      	beq.n	8007dcc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8007dc8:	2301      	movs	r3, #1
 8007dca:	e04d      	b.n	8007e68 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007dd0:	b29b      	uxth	r3, r3
 8007dd2:	2bff      	cmp	r3, #255	@ 0xff
 8007dd4:	d90e      	bls.n	8007df4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	22ff      	movs	r2, #255	@ 0xff
 8007dda:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007de0:	b2da      	uxtb	r2, r3
 8007de2:	8979      	ldrh	r1, [r7, #10]
 8007de4:	2300      	movs	r3, #0
 8007de6:	9300      	str	r3, [sp, #0]
 8007de8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007dec:	68f8      	ldr	r0, [r7, #12]
 8007dee:	f000 fbd1 	bl	8008594 <I2C_TransferConfig>
 8007df2:	e00f      	b.n	8007e14 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007df8:	b29a      	uxth	r2, r3
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e02:	b2da      	uxtb	r2, r3
 8007e04:	8979      	ldrh	r1, [r7, #10]
 8007e06:	2300      	movs	r3, #0
 8007e08:	9300      	str	r3, [sp, #0]
 8007e0a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007e0e:	68f8      	ldr	r0, [r7, #12]
 8007e10:	f000 fbc0 	bl	8008594 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e18:	b29b      	uxth	r3, r3
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d19e      	bne.n	8007d5c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007e1e:	697a      	ldr	r2, [r7, #20]
 8007e20:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007e22:	68f8      	ldr	r0, [r7, #12]
 8007e24:	f000 fa9a 	bl	800835c <I2C_WaitOnSTOPFlagUntilTimeout>
 8007e28:	4603      	mov	r3, r0
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d001      	beq.n	8007e32 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8007e2e:	2301      	movs	r3, #1
 8007e30:	e01a      	b.n	8007e68 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	2220      	movs	r2, #32
 8007e38:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	6859      	ldr	r1, [r3, #4]
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	681a      	ldr	r2, [r3, #0]
 8007e44:	4b0a      	ldr	r3, [pc, #40]	@ (8007e70 <HAL_I2C_Mem_Write+0x224>)
 8007e46:	400b      	ands	r3, r1
 8007e48:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	2220      	movs	r2, #32
 8007e4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	2200      	movs	r2, #0
 8007e56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007e62:	2300      	movs	r3, #0
 8007e64:	e000      	b.n	8007e68 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8007e66:	2302      	movs	r3, #2
  }
}
 8007e68:	4618      	mov	r0, r3
 8007e6a:	3718      	adds	r7, #24
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	bd80      	pop	{r7, pc}
 8007e70:	fe00e800 	.word	0xfe00e800

08007e74 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b088      	sub	sp, #32
 8007e78:	af02      	add	r7, sp, #8
 8007e7a:	60f8      	str	r0, [r7, #12]
 8007e7c:	4608      	mov	r0, r1
 8007e7e:	4611      	mov	r1, r2
 8007e80:	461a      	mov	r2, r3
 8007e82:	4603      	mov	r3, r0
 8007e84:	817b      	strh	r3, [r7, #10]
 8007e86:	460b      	mov	r3, r1
 8007e88:	813b      	strh	r3, [r7, #8]
 8007e8a:	4613      	mov	r3, r2
 8007e8c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e94:	b2db      	uxtb	r3, r3
 8007e96:	2b20      	cmp	r3, #32
 8007e98:	f040 80fd 	bne.w	8008096 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e9c:	6a3b      	ldr	r3, [r7, #32]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d002      	beq.n	8007ea8 <HAL_I2C_Mem_Read+0x34>
 8007ea2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d105      	bne.n	8007eb4 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007eae:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8007eb0:	2301      	movs	r3, #1
 8007eb2:	e0f1      	b.n	8008098 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007eba:	2b01      	cmp	r3, #1
 8007ebc:	d101      	bne.n	8007ec2 <HAL_I2C_Mem_Read+0x4e>
 8007ebe:	2302      	movs	r3, #2
 8007ec0:	e0ea      	b.n	8008098 <HAL_I2C_Mem_Read+0x224>
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	2201      	movs	r2, #1
 8007ec6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007eca:	f7fd ffe7 	bl	8005e9c <HAL_GetTick>
 8007ece:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007ed0:	697b      	ldr	r3, [r7, #20]
 8007ed2:	9300      	str	r3, [sp, #0]
 8007ed4:	2319      	movs	r3, #25
 8007ed6:	2201      	movs	r2, #1
 8007ed8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007edc:	68f8      	ldr	r0, [r7, #12]
 8007ede:	f000 f9bd 	bl	800825c <I2C_WaitOnFlagUntilTimeout>
 8007ee2:	4603      	mov	r3, r0
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d001      	beq.n	8007eec <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8007ee8:	2301      	movs	r3, #1
 8007eea:	e0d5      	b.n	8008098 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	2222      	movs	r2, #34	@ 0x22
 8007ef0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	2240      	movs	r2, #64	@ 0x40
 8007ef8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	2200      	movs	r2, #0
 8007f00:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	6a3a      	ldr	r2, [r7, #32]
 8007f06:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007f0c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	2200      	movs	r2, #0
 8007f12:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007f14:	88f8      	ldrh	r0, [r7, #6]
 8007f16:	893a      	ldrh	r2, [r7, #8]
 8007f18:	8979      	ldrh	r1, [r7, #10]
 8007f1a:	697b      	ldr	r3, [r7, #20]
 8007f1c:	9301      	str	r3, [sp, #4]
 8007f1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f20:	9300      	str	r3, [sp, #0]
 8007f22:	4603      	mov	r3, r0
 8007f24:	68f8      	ldr	r0, [r7, #12]
 8007f26:	f000 f921 	bl	800816c <I2C_RequestMemoryRead>
 8007f2a:	4603      	mov	r3, r0
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d005      	beq.n	8007f3c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	2200      	movs	r2, #0
 8007f34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007f38:	2301      	movs	r3, #1
 8007f3a:	e0ad      	b.n	8008098 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f40:	b29b      	uxth	r3, r3
 8007f42:	2bff      	cmp	r3, #255	@ 0xff
 8007f44:	d90e      	bls.n	8007f64 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	22ff      	movs	r2, #255	@ 0xff
 8007f4a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f50:	b2da      	uxtb	r2, r3
 8007f52:	8979      	ldrh	r1, [r7, #10]
 8007f54:	4b52      	ldr	r3, [pc, #328]	@ (80080a0 <HAL_I2C_Mem_Read+0x22c>)
 8007f56:	9300      	str	r3, [sp, #0]
 8007f58:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007f5c:	68f8      	ldr	r0, [r7, #12]
 8007f5e:	f000 fb19 	bl	8008594 <I2C_TransferConfig>
 8007f62:	e00f      	b.n	8007f84 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f68:	b29a      	uxth	r2, r3
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f72:	b2da      	uxtb	r2, r3
 8007f74:	8979      	ldrh	r1, [r7, #10]
 8007f76:	4b4a      	ldr	r3, [pc, #296]	@ (80080a0 <HAL_I2C_Mem_Read+0x22c>)
 8007f78:	9300      	str	r3, [sp, #0]
 8007f7a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007f7e:	68f8      	ldr	r0, [r7, #12]
 8007f80:	f000 fb08 	bl	8008594 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8007f84:	697b      	ldr	r3, [r7, #20]
 8007f86:	9300      	str	r3, [sp, #0]
 8007f88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	2104      	movs	r1, #4
 8007f8e:	68f8      	ldr	r0, [r7, #12]
 8007f90:	f000 f964 	bl	800825c <I2C_WaitOnFlagUntilTimeout>
 8007f94:	4603      	mov	r3, r0
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d001      	beq.n	8007f9e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8007f9a:	2301      	movs	r3, #1
 8007f9c:	e07c      	b.n	8008098 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fa8:	b2d2      	uxtb	r2, r2
 8007faa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fb0:	1c5a      	adds	r2, r3, #1
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007fba:	3b01      	subs	r3, #1
 8007fbc:	b29a      	uxth	r2, r3
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007fc6:	b29b      	uxth	r3, r3
 8007fc8:	3b01      	subs	r3, #1
 8007fca:	b29a      	uxth	r2, r3
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007fd4:	b29b      	uxth	r3, r3
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d034      	beq.n	8008044 <HAL_I2C_Mem_Read+0x1d0>
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d130      	bne.n	8008044 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007fe2:	697b      	ldr	r3, [r7, #20]
 8007fe4:	9300      	str	r3, [sp, #0]
 8007fe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fe8:	2200      	movs	r2, #0
 8007fea:	2180      	movs	r1, #128	@ 0x80
 8007fec:	68f8      	ldr	r0, [r7, #12]
 8007fee:	f000 f935 	bl	800825c <I2C_WaitOnFlagUntilTimeout>
 8007ff2:	4603      	mov	r3, r0
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d001      	beq.n	8007ffc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8007ff8:	2301      	movs	r3, #1
 8007ffa:	e04d      	b.n	8008098 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008000:	b29b      	uxth	r3, r3
 8008002:	2bff      	cmp	r3, #255	@ 0xff
 8008004:	d90e      	bls.n	8008024 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	22ff      	movs	r2, #255	@ 0xff
 800800a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008010:	b2da      	uxtb	r2, r3
 8008012:	8979      	ldrh	r1, [r7, #10]
 8008014:	2300      	movs	r3, #0
 8008016:	9300      	str	r3, [sp, #0]
 8008018:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800801c:	68f8      	ldr	r0, [r7, #12]
 800801e:	f000 fab9 	bl	8008594 <I2C_TransferConfig>
 8008022:	e00f      	b.n	8008044 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008028:	b29a      	uxth	r2, r3
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008032:	b2da      	uxtb	r2, r3
 8008034:	8979      	ldrh	r1, [r7, #10]
 8008036:	2300      	movs	r3, #0
 8008038:	9300      	str	r3, [sp, #0]
 800803a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800803e:	68f8      	ldr	r0, [r7, #12]
 8008040:	f000 faa8 	bl	8008594 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008048:	b29b      	uxth	r3, r3
 800804a:	2b00      	cmp	r3, #0
 800804c:	d19a      	bne.n	8007f84 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800804e:	697a      	ldr	r2, [r7, #20]
 8008050:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008052:	68f8      	ldr	r0, [r7, #12]
 8008054:	f000 f982 	bl	800835c <I2C_WaitOnSTOPFlagUntilTimeout>
 8008058:	4603      	mov	r3, r0
 800805a:	2b00      	cmp	r3, #0
 800805c:	d001      	beq.n	8008062 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800805e:	2301      	movs	r3, #1
 8008060:	e01a      	b.n	8008098 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	2220      	movs	r2, #32
 8008068:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	6859      	ldr	r1, [r3, #4]
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	681a      	ldr	r2, [r3, #0]
 8008074:	4b0b      	ldr	r3, [pc, #44]	@ (80080a4 <HAL_I2C_Mem_Read+0x230>)
 8008076:	400b      	ands	r3, r1
 8008078:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	2220      	movs	r2, #32
 800807e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	2200      	movs	r2, #0
 8008086:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	2200      	movs	r2, #0
 800808e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008092:	2300      	movs	r3, #0
 8008094:	e000      	b.n	8008098 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8008096:	2302      	movs	r3, #2
  }
}
 8008098:	4618      	mov	r0, r3
 800809a:	3718      	adds	r7, #24
 800809c:	46bd      	mov	sp, r7
 800809e:	bd80      	pop	{r7, pc}
 80080a0:	80002400 	.word	0x80002400
 80080a4:	fe00e800 	.word	0xfe00e800

080080a8 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80080a8:	b480      	push	{r7}
 80080aa:	b083      	sub	sp, #12
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80080b6:	b2db      	uxtb	r3, r3
}
 80080b8:	4618      	mov	r0, r3
 80080ba:	370c      	adds	r7, #12
 80080bc:	46bd      	mov	sp, r7
 80080be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c2:	4770      	bx	lr

080080c4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b086      	sub	sp, #24
 80080c8:	af02      	add	r7, sp, #8
 80080ca:	60f8      	str	r0, [r7, #12]
 80080cc:	4608      	mov	r0, r1
 80080ce:	4611      	mov	r1, r2
 80080d0:	461a      	mov	r2, r3
 80080d2:	4603      	mov	r3, r0
 80080d4:	817b      	strh	r3, [r7, #10]
 80080d6:	460b      	mov	r3, r1
 80080d8:	813b      	strh	r3, [r7, #8]
 80080da:	4613      	mov	r3, r2
 80080dc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80080de:	88fb      	ldrh	r3, [r7, #6]
 80080e0:	b2da      	uxtb	r2, r3
 80080e2:	8979      	ldrh	r1, [r7, #10]
 80080e4:	4b20      	ldr	r3, [pc, #128]	@ (8008168 <I2C_RequestMemoryWrite+0xa4>)
 80080e6:	9300      	str	r3, [sp, #0]
 80080e8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80080ec:	68f8      	ldr	r0, [r7, #12]
 80080ee:	f000 fa51 	bl	8008594 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80080f2:	69fa      	ldr	r2, [r7, #28]
 80080f4:	69b9      	ldr	r1, [r7, #24]
 80080f6:	68f8      	ldr	r0, [r7, #12]
 80080f8:	f000 f8f0 	bl	80082dc <I2C_WaitOnTXISFlagUntilTimeout>
 80080fc:	4603      	mov	r3, r0
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d001      	beq.n	8008106 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8008102:	2301      	movs	r3, #1
 8008104:	e02c      	b.n	8008160 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008106:	88fb      	ldrh	r3, [r7, #6]
 8008108:	2b01      	cmp	r3, #1
 800810a:	d105      	bne.n	8008118 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800810c:	893b      	ldrh	r3, [r7, #8]
 800810e:	b2da      	uxtb	r2, r3
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	629a      	str	r2, [r3, #40]	@ 0x28
 8008116:	e015      	b.n	8008144 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008118:	893b      	ldrh	r3, [r7, #8]
 800811a:	0a1b      	lsrs	r3, r3, #8
 800811c:	b29b      	uxth	r3, r3
 800811e:	b2da      	uxtb	r2, r3
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008126:	69fa      	ldr	r2, [r7, #28]
 8008128:	69b9      	ldr	r1, [r7, #24]
 800812a:	68f8      	ldr	r0, [r7, #12]
 800812c:	f000 f8d6 	bl	80082dc <I2C_WaitOnTXISFlagUntilTimeout>
 8008130:	4603      	mov	r3, r0
 8008132:	2b00      	cmp	r3, #0
 8008134:	d001      	beq.n	800813a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8008136:	2301      	movs	r3, #1
 8008138:	e012      	b.n	8008160 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800813a:	893b      	ldrh	r3, [r7, #8]
 800813c:	b2da      	uxtb	r2, r3
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8008144:	69fb      	ldr	r3, [r7, #28]
 8008146:	9300      	str	r3, [sp, #0]
 8008148:	69bb      	ldr	r3, [r7, #24]
 800814a:	2200      	movs	r2, #0
 800814c:	2180      	movs	r1, #128	@ 0x80
 800814e:	68f8      	ldr	r0, [r7, #12]
 8008150:	f000 f884 	bl	800825c <I2C_WaitOnFlagUntilTimeout>
 8008154:	4603      	mov	r3, r0
 8008156:	2b00      	cmp	r3, #0
 8008158:	d001      	beq.n	800815e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800815a:	2301      	movs	r3, #1
 800815c:	e000      	b.n	8008160 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800815e:	2300      	movs	r3, #0
}
 8008160:	4618      	mov	r0, r3
 8008162:	3710      	adds	r7, #16
 8008164:	46bd      	mov	sp, r7
 8008166:	bd80      	pop	{r7, pc}
 8008168:	80002000 	.word	0x80002000

0800816c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800816c:	b580      	push	{r7, lr}
 800816e:	b086      	sub	sp, #24
 8008170:	af02      	add	r7, sp, #8
 8008172:	60f8      	str	r0, [r7, #12]
 8008174:	4608      	mov	r0, r1
 8008176:	4611      	mov	r1, r2
 8008178:	461a      	mov	r2, r3
 800817a:	4603      	mov	r3, r0
 800817c:	817b      	strh	r3, [r7, #10]
 800817e:	460b      	mov	r3, r1
 8008180:	813b      	strh	r3, [r7, #8]
 8008182:	4613      	mov	r3, r2
 8008184:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8008186:	88fb      	ldrh	r3, [r7, #6]
 8008188:	b2da      	uxtb	r2, r3
 800818a:	8979      	ldrh	r1, [r7, #10]
 800818c:	4b20      	ldr	r3, [pc, #128]	@ (8008210 <I2C_RequestMemoryRead+0xa4>)
 800818e:	9300      	str	r3, [sp, #0]
 8008190:	2300      	movs	r3, #0
 8008192:	68f8      	ldr	r0, [r7, #12]
 8008194:	f000 f9fe 	bl	8008594 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008198:	69fa      	ldr	r2, [r7, #28]
 800819a:	69b9      	ldr	r1, [r7, #24]
 800819c:	68f8      	ldr	r0, [r7, #12]
 800819e:	f000 f89d 	bl	80082dc <I2C_WaitOnTXISFlagUntilTimeout>
 80081a2:	4603      	mov	r3, r0
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d001      	beq.n	80081ac <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80081a8:	2301      	movs	r3, #1
 80081aa:	e02c      	b.n	8008206 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80081ac:	88fb      	ldrh	r3, [r7, #6]
 80081ae:	2b01      	cmp	r3, #1
 80081b0:	d105      	bne.n	80081be <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80081b2:	893b      	ldrh	r3, [r7, #8]
 80081b4:	b2da      	uxtb	r2, r3
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	629a      	str	r2, [r3, #40]	@ 0x28
 80081bc:	e015      	b.n	80081ea <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80081be:	893b      	ldrh	r3, [r7, #8]
 80081c0:	0a1b      	lsrs	r3, r3, #8
 80081c2:	b29b      	uxth	r3, r3
 80081c4:	b2da      	uxtb	r2, r3
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80081cc:	69fa      	ldr	r2, [r7, #28]
 80081ce:	69b9      	ldr	r1, [r7, #24]
 80081d0:	68f8      	ldr	r0, [r7, #12]
 80081d2:	f000 f883 	bl	80082dc <I2C_WaitOnTXISFlagUntilTimeout>
 80081d6:	4603      	mov	r3, r0
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d001      	beq.n	80081e0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80081dc:	2301      	movs	r3, #1
 80081de:	e012      	b.n	8008206 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80081e0:	893b      	ldrh	r3, [r7, #8]
 80081e2:	b2da      	uxtb	r2, r3
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80081ea:	69fb      	ldr	r3, [r7, #28]
 80081ec:	9300      	str	r3, [sp, #0]
 80081ee:	69bb      	ldr	r3, [r7, #24]
 80081f0:	2200      	movs	r2, #0
 80081f2:	2140      	movs	r1, #64	@ 0x40
 80081f4:	68f8      	ldr	r0, [r7, #12]
 80081f6:	f000 f831 	bl	800825c <I2C_WaitOnFlagUntilTimeout>
 80081fa:	4603      	mov	r3, r0
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d001      	beq.n	8008204 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8008200:	2301      	movs	r3, #1
 8008202:	e000      	b.n	8008206 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8008204:	2300      	movs	r3, #0
}
 8008206:	4618      	mov	r0, r3
 8008208:	3710      	adds	r7, #16
 800820a:	46bd      	mov	sp, r7
 800820c:	bd80      	pop	{r7, pc}
 800820e:	bf00      	nop
 8008210:	80002000 	.word	0x80002000

08008214 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8008214:	b480      	push	{r7}
 8008216:	b083      	sub	sp, #12
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	699b      	ldr	r3, [r3, #24]
 8008222:	f003 0302 	and.w	r3, r3, #2
 8008226:	2b02      	cmp	r3, #2
 8008228:	d103      	bne.n	8008232 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	2200      	movs	r2, #0
 8008230:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	699b      	ldr	r3, [r3, #24]
 8008238:	f003 0301 	and.w	r3, r3, #1
 800823c:	2b01      	cmp	r3, #1
 800823e:	d007      	beq.n	8008250 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	699a      	ldr	r2, [r3, #24]
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	f042 0201 	orr.w	r2, r2, #1
 800824e:	619a      	str	r2, [r3, #24]
  }
}
 8008250:	bf00      	nop
 8008252:	370c      	adds	r7, #12
 8008254:	46bd      	mov	sp, r7
 8008256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825a:	4770      	bx	lr

0800825c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800825c:	b580      	push	{r7, lr}
 800825e:	b084      	sub	sp, #16
 8008260:	af00      	add	r7, sp, #0
 8008262:	60f8      	str	r0, [r7, #12]
 8008264:	60b9      	str	r1, [r7, #8]
 8008266:	603b      	str	r3, [r7, #0]
 8008268:	4613      	mov	r3, r2
 800826a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800826c:	e022      	b.n	80082b4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800826e:	683b      	ldr	r3, [r7, #0]
 8008270:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008274:	d01e      	beq.n	80082b4 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008276:	f7fd fe11 	bl	8005e9c <HAL_GetTick>
 800827a:	4602      	mov	r2, r0
 800827c:	69bb      	ldr	r3, [r7, #24]
 800827e:	1ad3      	subs	r3, r2, r3
 8008280:	683a      	ldr	r2, [r7, #0]
 8008282:	429a      	cmp	r2, r3
 8008284:	d302      	bcc.n	800828c <I2C_WaitOnFlagUntilTimeout+0x30>
 8008286:	683b      	ldr	r3, [r7, #0]
 8008288:	2b00      	cmp	r3, #0
 800828a:	d113      	bne.n	80082b4 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008290:	f043 0220 	orr.w	r2, r3, #32
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	2220      	movs	r2, #32
 800829c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	2200      	movs	r2, #0
 80082a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	2200      	movs	r2, #0
 80082ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 80082b0:	2301      	movs	r3, #1
 80082b2:	e00f      	b.n	80082d4 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	699a      	ldr	r2, [r3, #24]
 80082ba:	68bb      	ldr	r3, [r7, #8]
 80082bc:	4013      	ands	r3, r2
 80082be:	68ba      	ldr	r2, [r7, #8]
 80082c0:	429a      	cmp	r2, r3
 80082c2:	bf0c      	ite	eq
 80082c4:	2301      	moveq	r3, #1
 80082c6:	2300      	movne	r3, #0
 80082c8:	b2db      	uxtb	r3, r3
 80082ca:	461a      	mov	r2, r3
 80082cc:	79fb      	ldrb	r3, [r7, #7]
 80082ce:	429a      	cmp	r2, r3
 80082d0:	d0cd      	beq.n	800826e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80082d2:	2300      	movs	r3, #0
}
 80082d4:	4618      	mov	r0, r3
 80082d6:	3710      	adds	r7, #16
 80082d8:	46bd      	mov	sp, r7
 80082da:	bd80      	pop	{r7, pc}

080082dc <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80082dc:	b580      	push	{r7, lr}
 80082de:	b084      	sub	sp, #16
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	60f8      	str	r0, [r7, #12]
 80082e4:	60b9      	str	r1, [r7, #8]
 80082e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80082e8:	e02c      	b.n	8008344 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80082ea:	687a      	ldr	r2, [r7, #4]
 80082ec:	68b9      	ldr	r1, [r7, #8]
 80082ee:	68f8      	ldr	r0, [r7, #12]
 80082f0:	f000 f870 	bl	80083d4 <I2C_IsErrorOccurred>
 80082f4:	4603      	mov	r3, r0
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d001      	beq.n	80082fe <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80082fa:	2301      	movs	r3, #1
 80082fc:	e02a      	b.n	8008354 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80082fe:	68bb      	ldr	r3, [r7, #8]
 8008300:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008304:	d01e      	beq.n	8008344 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008306:	f7fd fdc9 	bl	8005e9c <HAL_GetTick>
 800830a:	4602      	mov	r2, r0
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	1ad3      	subs	r3, r2, r3
 8008310:	68ba      	ldr	r2, [r7, #8]
 8008312:	429a      	cmp	r2, r3
 8008314:	d302      	bcc.n	800831c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8008316:	68bb      	ldr	r3, [r7, #8]
 8008318:	2b00      	cmp	r3, #0
 800831a:	d113      	bne.n	8008344 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008320:	f043 0220 	orr.w	r2, r3, #32
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	2220      	movs	r2, #32
 800832c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	2200      	movs	r2, #0
 8008334:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	2200      	movs	r2, #0
 800833c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8008340:	2301      	movs	r3, #1
 8008342:	e007      	b.n	8008354 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	699b      	ldr	r3, [r3, #24]
 800834a:	f003 0302 	and.w	r3, r3, #2
 800834e:	2b02      	cmp	r3, #2
 8008350:	d1cb      	bne.n	80082ea <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008352:	2300      	movs	r3, #0
}
 8008354:	4618      	mov	r0, r3
 8008356:	3710      	adds	r7, #16
 8008358:	46bd      	mov	sp, r7
 800835a:	bd80      	pop	{r7, pc}

0800835c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800835c:	b580      	push	{r7, lr}
 800835e:	b084      	sub	sp, #16
 8008360:	af00      	add	r7, sp, #0
 8008362:	60f8      	str	r0, [r7, #12]
 8008364:	60b9      	str	r1, [r7, #8]
 8008366:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008368:	e028      	b.n	80083bc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800836a:	687a      	ldr	r2, [r7, #4]
 800836c:	68b9      	ldr	r1, [r7, #8]
 800836e:	68f8      	ldr	r0, [r7, #12]
 8008370:	f000 f830 	bl	80083d4 <I2C_IsErrorOccurred>
 8008374:	4603      	mov	r3, r0
 8008376:	2b00      	cmp	r3, #0
 8008378:	d001      	beq.n	800837e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800837a:	2301      	movs	r3, #1
 800837c:	e026      	b.n	80083cc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800837e:	f7fd fd8d 	bl	8005e9c <HAL_GetTick>
 8008382:	4602      	mov	r2, r0
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	1ad3      	subs	r3, r2, r3
 8008388:	68ba      	ldr	r2, [r7, #8]
 800838a:	429a      	cmp	r2, r3
 800838c:	d302      	bcc.n	8008394 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800838e:	68bb      	ldr	r3, [r7, #8]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d113      	bne.n	80083bc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008398:	f043 0220 	orr.w	r2, r3, #32
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	645a      	str	r2, [r3, #68]	@ 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	2220      	movs	r2, #32
 80083a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	2200      	movs	r2, #0
 80083ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	2200      	movs	r2, #0
 80083b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 80083b8:	2301      	movs	r3, #1
 80083ba:	e007      	b.n	80083cc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	699b      	ldr	r3, [r3, #24]
 80083c2:	f003 0320 	and.w	r3, r3, #32
 80083c6:	2b20      	cmp	r3, #32
 80083c8:	d1cf      	bne.n	800836a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80083ca:	2300      	movs	r3, #0
}
 80083cc:	4618      	mov	r0, r3
 80083ce:	3710      	adds	r7, #16
 80083d0:	46bd      	mov	sp, r7
 80083d2:	bd80      	pop	{r7, pc}

080083d4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80083d4:	b580      	push	{r7, lr}
 80083d6:	b08a      	sub	sp, #40	@ 0x28
 80083d8:	af00      	add	r7, sp, #0
 80083da:	60f8      	str	r0, [r7, #12]
 80083dc:	60b9      	str	r1, [r7, #8]
 80083de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80083e0:	2300      	movs	r3, #0
 80083e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	699b      	ldr	r3, [r3, #24]
 80083ec:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80083ee:	2300      	movs	r3, #0
 80083f0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80083f6:	69bb      	ldr	r3, [r7, #24]
 80083f8:	f003 0310 	and.w	r3, r3, #16
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d068      	beq.n	80084d2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	2210      	movs	r2, #16
 8008406:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008408:	e049      	b.n	800849e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800840a:	68bb      	ldr	r3, [r7, #8]
 800840c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008410:	d045      	beq.n	800849e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008412:	f7fd fd43 	bl	8005e9c <HAL_GetTick>
 8008416:	4602      	mov	r2, r0
 8008418:	69fb      	ldr	r3, [r7, #28]
 800841a:	1ad3      	subs	r3, r2, r3
 800841c:	68ba      	ldr	r2, [r7, #8]
 800841e:	429a      	cmp	r2, r3
 8008420:	d302      	bcc.n	8008428 <I2C_IsErrorOccurred+0x54>
 8008422:	68bb      	ldr	r3, [r7, #8]
 8008424:	2b00      	cmp	r3, #0
 8008426:	d13a      	bne.n	800849e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	685b      	ldr	r3, [r3, #4]
 800842e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008432:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800843a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	699b      	ldr	r3, [r3, #24]
 8008442:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008446:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800844a:	d121      	bne.n	8008490 <I2C_IsErrorOccurred+0xbc>
 800844c:	697b      	ldr	r3, [r7, #20]
 800844e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008452:	d01d      	beq.n	8008490 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8008454:	7cfb      	ldrb	r3, [r7, #19]
 8008456:	2b20      	cmp	r3, #32
 8008458:	d01a      	beq.n	8008490 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	685a      	ldr	r2, [r3, #4]
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008468:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800846a:	f7fd fd17 	bl	8005e9c <HAL_GetTick>
 800846e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008470:	e00e      	b.n	8008490 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8008472:	f7fd fd13 	bl	8005e9c <HAL_GetTick>
 8008476:	4602      	mov	r2, r0
 8008478:	69fb      	ldr	r3, [r7, #28]
 800847a:	1ad3      	subs	r3, r2, r3
 800847c:	2b19      	cmp	r3, #25
 800847e:	d907      	bls.n	8008490 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8008480:	6a3b      	ldr	r3, [r7, #32]
 8008482:	f043 0320 	orr.w	r3, r3, #32
 8008486:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8008488:	2301      	movs	r3, #1
 800848a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800848e:	e006      	b.n	800849e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	699b      	ldr	r3, [r3, #24]
 8008496:	f003 0320 	and.w	r3, r3, #32
 800849a:	2b20      	cmp	r3, #32
 800849c:	d1e9      	bne.n	8008472 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	699b      	ldr	r3, [r3, #24]
 80084a4:	f003 0320 	and.w	r3, r3, #32
 80084a8:	2b20      	cmp	r3, #32
 80084aa:	d003      	beq.n	80084b4 <I2C_IsErrorOccurred+0xe0>
 80084ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d0aa      	beq.n	800840a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80084b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d103      	bne.n	80084c4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	2220      	movs	r2, #32
 80084c2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80084c4:	6a3b      	ldr	r3, [r7, #32]
 80084c6:	f043 0304 	orr.w	r3, r3, #4
 80084ca:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80084cc:	2301      	movs	r3, #1
 80084ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	699b      	ldr	r3, [r3, #24]
 80084d8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80084da:	69bb      	ldr	r3, [r7, #24]
 80084dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d00b      	beq.n	80084fc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80084e4:	6a3b      	ldr	r3, [r7, #32]
 80084e6:	f043 0301 	orr.w	r3, r3, #1
 80084ea:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80084f4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80084f6:	2301      	movs	r3, #1
 80084f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80084fc:	69bb      	ldr	r3, [r7, #24]
 80084fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008502:	2b00      	cmp	r3, #0
 8008504:	d00b      	beq.n	800851e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8008506:	6a3b      	ldr	r3, [r7, #32]
 8008508:	f043 0308 	orr.w	r3, r3, #8
 800850c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8008516:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008518:	2301      	movs	r3, #1
 800851a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800851e:	69bb      	ldr	r3, [r7, #24]
 8008520:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008524:	2b00      	cmp	r3, #0
 8008526:	d00b      	beq.n	8008540 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8008528:	6a3b      	ldr	r3, [r7, #32]
 800852a:	f043 0302 	orr.w	r3, r3, #2
 800852e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008538:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800853a:	2301      	movs	r3, #1
 800853c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8008540:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008544:	2b00      	cmp	r3, #0
 8008546:	d01c      	beq.n	8008582 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008548:	68f8      	ldr	r0, [r7, #12]
 800854a:	f7ff fe63 	bl	8008214 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	6859      	ldr	r1, [r3, #4]
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	681a      	ldr	r2, [r3, #0]
 8008558:	4b0d      	ldr	r3, [pc, #52]	@ (8008590 <I2C_IsErrorOccurred+0x1bc>)
 800855a:	400b      	ands	r3, r1
 800855c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008562:	6a3b      	ldr	r3, [r7, #32]
 8008564:	431a      	orrs	r2, r3
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	2220      	movs	r2, #32
 800856e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	2200      	movs	r2, #0
 8008576:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	2200      	movs	r2, #0
 800857e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8008582:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8008586:	4618      	mov	r0, r3
 8008588:	3728      	adds	r7, #40	@ 0x28
 800858a:	46bd      	mov	sp, r7
 800858c:	bd80      	pop	{r7, pc}
 800858e:	bf00      	nop
 8008590:	fe00e800 	.word	0xfe00e800

08008594 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8008594:	b480      	push	{r7}
 8008596:	b087      	sub	sp, #28
 8008598:	af00      	add	r7, sp, #0
 800859a:	60f8      	str	r0, [r7, #12]
 800859c:	607b      	str	r3, [r7, #4]
 800859e:	460b      	mov	r3, r1
 80085a0:	817b      	strh	r3, [r7, #10]
 80085a2:	4613      	mov	r3, r2
 80085a4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80085a6:	897b      	ldrh	r3, [r7, #10]
 80085a8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80085ac:	7a7b      	ldrb	r3, [r7, #9]
 80085ae:	041b      	lsls	r3, r3, #16
 80085b0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80085b4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80085ba:	6a3b      	ldr	r3, [r7, #32]
 80085bc:	4313      	orrs	r3, r2
 80085be:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80085c2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	685a      	ldr	r2, [r3, #4]
 80085ca:	6a3b      	ldr	r3, [r7, #32]
 80085cc:	0d5b      	lsrs	r3, r3, #21
 80085ce:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80085d2:	4b08      	ldr	r3, [pc, #32]	@ (80085f4 <I2C_TransferConfig+0x60>)
 80085d4:	430b      	orrs	r3, r1
 80085d6:	43db      	mvns	r3, r3
 80085d8:	ea02 0103 	and.w	r1, r2, r3
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	697a      	ldr	r2, [r7, #20]
 80085e2:	430a      	orrs	r2, r1
 80085e4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80085e6:	bf00      	nop
 80085e8:	371c      	adds	r7, #28
 80085ea:	46bd      	mov	sp, r7
 80085ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085f0:	4770      	bx	lr
 80085f2:	bf00      	nop
 80085f4:	03ff63ff 	.word	0x03ff63ff

080085f8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80085f8:	b480      	push	{r7}
 80085fa:	b083      	sub	sp, #12
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	6078      	str	r0, [r7, #4]
 8008600:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008608:	b2db      	uxtb	r3, r3
 800860a:	2b20      	cmp	r3, #32
 800860c:	d138      	bne.n	8008680 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008614:	2b01      	cmp	r3, #1
 8008616:	d101      	bne.n	800861c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008618:	2302      	movs	r3, #2
 800861a:	e032      	b.n	8008682 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2201      	movs	r2, #1
 8008620:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	2224      	movs	r2, #36	@ 0x24
 8008628:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	681a      	ldr	r2, [r3, #0]
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	f022 0201 	bic.w	r2, r2, #1
 800863a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	681a      	ldr	r2, [r3, #0]
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800864a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	6819      	ldr	r1, [r3, #0]
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	683a      	ldr	r2, [r7, #0]
 8008658:	430a      	orrs	r2, r1
 800865a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	681a      	ldr	r2, [r3, #0]
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f042 0201 	orr.w	r2, r2, #1
 800866a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2220      	movs	r2, #32
 8008670:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2200      	movs	r2, #0
 8008678:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800867c:	2300      	movs	r3, #0
 800867e:	e000      	b.n	8008682 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008680:	2302      	movs	r3, #2
  }
}
 8008682:	4618      	mov	r0, r3
 8008684:	370c      	adds	r7, #12
 8008686:	46bd      	mov	sp, r7
 8008688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868c:	4770      	bx	lr

0800868e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800868e:	b480      	push	{r7}
 8008690:	b085      	sub	sp, #20
 8008692:	af00      	add	r7, sp, #0
 8008694:	6078      	str	r0, [r7, #4]
 8008696:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800869e:	b2db      	uxtb	r3, r3
 80086a0:	2b20      	cmp	r3, #32
 80086a2:	d139      	bne.n	8008718 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80086aa:	2b01      	cmp	r3, #1
 80086ac:	d101      	bne.n	80086b2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80086ae:	2302      	movs	r3, #2
 80086b0:	e033      	b.n	800871a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2201      	movs	r2, #1
 80086b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	2224      	movs	r2, #36	@ 0x24
 80086be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	681a      	ldr	r2, [r3, #0]
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	f022 0201 	bic.w	r2, r2, #1
 80086d0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80086e0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80086e2:	683b      	ldr	r3, [r7, #0]
 80086e4:	021b      	lsls	r3, r3, #8
 80086e6:	68fa      	ldr	r2, [r7, #12]
 80086e8:	4313      	orrs	r3, r2
 80086ea:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	68fa      	ldr	r2, [r7, #12]
 80086f2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	681a      	ldr	r2, [r3, #0]
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	f042 0201 	orr.w	r2, r2, #1
 8008702:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2220      	movs	r2, #32
 8008708:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	2200      	movs	r2, #0
 8008710:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008714:	2300      	movs	r3, #0
 8008716:	e000      	b.n	800871a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008718:	2302      	movs	r3, #2
  }
}
 800871a:	4618      	mov	r0, r3
 800871c:	3714      	adds	r7, #20
 800871e:	46bd      	mov	sp, r7
 8008720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008724:	4770      	bx	lr
	...

08008728 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8008728:	b580      	push	{r7, lr}
 800872a:	b084      	sub	sp, #16
 800872c:	af00      	add	r7, sp, #0
 800872e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d101      	bne.n	800873a <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8008736:	2301      	movs	r3, #1
 8008738:	e0bf      	b.n	80088ba <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8008740:	b2db      	uxtb	r3, r3
 8008742:	2b00      	cmp	r3, #0
 8008744:	d106      	bne.n	8008754 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	2200      	movs	r2, #0
 800874a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800874e:	6878      	ldr	r0, [r7, #4]
 8008750:	f7fa fdd2 	bl	80032f8 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	2202      	movs	r2, #2
 8008758:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	699a      	ldr	r2, [r3, #24]
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 800876a:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	6999      	ldr	r1, [r3, #24]
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	685a      	ldr	r2, [r3, #4]
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	689b      	ldr	r3, [r3, #8]
 800877a:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8008780:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	691b      	ldr	r3, [r3, #16]
 8008786:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	430a      	orrs	r2, r1
 800878e:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	6899      	ldr	r1, [r3, #8]
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681a      	ldr	r2, [r3, #0]
 800879a:	4b4a      	ldr	r3, [pc, #296]	@ (80088c4 <HAL_LTDC_Init+0x19c>)
 800879c:	400b      	ands	r3, r1
 800879e:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	695b      	ldr	r3, [r3, #20]
 80087a4:	041b      	lsls	r3, r3, #16
 80087a6:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	6899      	ldr	r1, [r3, #8]
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	699a      	ldr	r2, [r3, #24]
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	431a      	orrs	r2, r3
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	430a      	orrs	r2, r1
 80087bc:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	68d9      	ldr	r1, [r3, #12]
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	681a      	ldr	r2, [r3, #0]
 80087c8:	4b3e      	ldr	r3, [pc, #248]	@ (80088c4 <HAL_LTDC_Init+0x19c>)
 80087ca:	400b      	ands	r3, r1
 80087cc:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	69db      	ldr	r3, [r3, #28]
 80087d2:	041b      	lsls	r3, r3, #16
 80087d4:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	68d9      	ldr	r1, [r3, #12]
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	6a1a      	ldr	r2, [r3, #32]
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	431a      	orrs	r2, r3
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	430a      	orrs	r2, r1
 80087ea:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	6919      	ldr	r1, [r3, #16]
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681a      	ldr	r2, [r3, #0]
 80087f6:	4b33      	ldr	r3, [pc, #204]	@ (80088c4 <HAL_LTDC_Init+0x19c>)
 80087f8:	400b      	ands	r3, r1
 80087fa:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008800:	041b      	lsls	r3, r3, #16
 8008802:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	6919      	ldr	r1, [r3, #16]
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	431a      	orrs	r2, r3
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	430a      	orrs	r2, r1
 8008818:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	6959      	ldr	r1, [r3, #20]
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681a      	ldr	r2, [r3, #0]
 8008824:	4b27      	ldr	r3, [pc, #156]	@ (80088c4 <HAL_LTDC_Init+0x19c>)
 8008826:	400b      	ands	r3, r1
 8008828:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800882e:	041b      	lsls	r3, r3, #16
 8008830:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	6959      	ldr	r1, [r3, #20]
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	431a      	orrs	r2, r3
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	430a      	orrs	r2, r1
 8008846:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800884e:	021b      	lsls	r3, r3, #8
 8008850:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8008858:	041b      	lsls	r3, r3, #16
 800885a:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 800886a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8008872:	68ba      	ldr	r2, [r7, #8]
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	4313      	orrs	r3, r2
 8008878:	687a      	ldr	r2, [r7, #4]
 800887a:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 800887e:	431a      	orrs	r2, r3
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	430a      	orrs	r2, r1
 8008886:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	f042 0206 	orr.w	r2, r2, #6
 8008896:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	699a      	ldr	r2, [r3, #24]
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	f042 0201 	orr.w	r2, r2, #1
 80088a6:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2200      	movs	r2, #0
 80088ac:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	2201      	movs	r2, #1
 80088b4:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 80088b8:	2300      	movs	r3, #0
}
 80088ba:	4618      	mov	r0, r3
 80088bc:	3710      	adds	r7, #16
 80088be:	46bd      	mov	sp, r7
 80088c0:	bd80      	pop	{r7, pc}
 80088c2:	bf00      	nop
 80088c4:	f000f800 	.word	0xf000f800

080088c8 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 80088c8:	b580      	push	{r7, lr}
 80088ca:	b084      	sub	sp, #16
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088d6:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80088de:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	f003 0304 	and.w	r3, r3, #4
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d023      	beq.n	8008932 <HAL_LTDC_IRQHandler+0x6a>
 80088ea:	68bb      	ldr	r3, [r7, #8]
 80088ec:	f003 0304 	and.w	r3, r3, #4
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d01e      	beq.n	8008932 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	f022 0204 	bic.w	r2, r2, #4
 8008902:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	2204      	movs	r2, #4
 800890a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008912:	f043 0201 	orr.w	r2, r3, #1
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	2204      	movs	r2, #4
 8008920:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	2200      	movs	r2, #0
 8008928:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800892c:	6878      	ldr	r0, [r7, #4]
 800892e:	f000 f86f 	bl	8008a10 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	f003 0302 	and.w	r3, r3, #2
 8008938:	2b00      	cmp	r3, #0
 800893a:	d023      	beq.n	8008984 <HAL_LTDC_IRQHandler+0xbc>
 800893c:	68bb      	ldr	r3, [r7, #8]
 800893e:	f003 0302 	and.w	r3, r3, #2
 8008942:	2b00      	cmp	r3, #0
 8008944:	d01e      	beq.n	8008984 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	f022 0202 	bic.w	r2, r2, #2
 8008954:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	2202      	movs	r2, #2
 800895c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008964:	f043 0202 	orr.w	r2, r3, #2
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	2204      	movs	r2, #4
 8008972:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	2200      	movs	r2, #0
 800897a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800897e:	6878      	ldr	r0, [r7, #4]
 8008980:	f000 f846 	bl	8008a10 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	f003 0301 	and.w	r3, r3, #1
 800898a:	2b00      	cmp	r3, #0
 800898c:	d01b      	beq.n	80089c6 <HAL_LTDC_IRQHandler+0xfe>
 800898e:	68bb      	ldr	r3, [r7, #8]
 8008990:	f003 0301 	and.w	r3, r3, #1
 8008994:	2b00      	cmp	r3, #0
 8008996:	d016      	beq.n	80089c6 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	f022 0201 	bic.w	r2, r2, #1
 80089a6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	2201      	movs	r2, #1
 80089ae:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	2201      	movs	r2, #1
 80089b4:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	2200      	movs	r2, #0
 80089bc:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 80089c0:	6878      	ldr	r0, [r7, #4]
 80089c2:	f000 f82f 	bl	8008a24 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	f003 0308 	and.w	r3, r3, #8
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d01b      	beq.n	8008a08 <HAL_LTDC_IRQHandler+0x140>
 80089d0:	68bb      	ldr	r3, [r7, #8]
 80089d2:	f003 0308 	and.w	r3, r3, #8
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d016      	beq.n	8008a08 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	f022 0208 	bic.w	r2, r2, #8
 80089e8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	2208      	movs	r2, #8
 80089f0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	2201      	movs	r2, #1
 80089f6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	2200      	movs	r2, #0
 80089fe:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8008a02:	6878      	ldr	r0, [r7, #4]
 8008a04:	f000 f818 	bl	8008a38 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8008a08:	bf00      	nop
 8008a0a:	3710      	adds	r7, #16
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	bd80      	pop	{r7, pc}

08008a10 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8008a10:	b480      	push	{r7}
 8008a12:	b083      	sub	sp, #12
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8008a18:	bf00      	nop
 8008a1a:	370c      	adds	r7, #12
 8008a1c:	46bd      	mov	sp, r7
 8008a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a22:	4770      	bx	lr

08008a24 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8008a24:	b480      	push	{r7}
 8008a26:	b083      	sub	sp, #12
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8008a2c:	bf00      	nop
 8008a2e:	370c      	adds	r7, #12
 8008a30:	46bd      	mov	sp, r7
 8008a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a36:	4770      	bx	lr

08008a38 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8008a38:	b480      	push	{r7}
 8008a3a:	b083      	sub	sp, #12
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8008a40:	bf00      	nop
 8008a42:	370c      	adds	r7, #12
 8008a44:	46bd      	mov	sp, r7
 8008a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4a:	4770      	bx	lr

08008a4c <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8008a4c:	b5b0      	push	{r4, r5, r7, lr}
 8008a4e:	b084      	sub	sp, #16
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	60f8      	str	r0, [r7, #12]
 8008a54:	60b9      	str	r1, [r7, #8]
 8008a56:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8008a5e:	2b01      	cmp	r3, #1
 8008a60:	d101      	bne.n	8008a66 <HAL_LTDC_ConfigLayer+0x1a>
 8008a62:	2302      	movs	r3, #2
 8008a64:	e02c      	b.n	8008ac0 <HAL_LTDC_ConfigLayer+0x74>
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	2201      	movs	r2, #1
 8008a6a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	2202      	movs	r2, #2
 8008a72:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8008a76:	68fa      	ldr	r2, [r7, #12]
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	2134      	movs	r1, #52	@ 0x34
 8008a7c:	fb01 f303 	mul.w	r3, r1, r3
 8008a80:	4413      	add	r3, r2
 8008a82:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8008a86:	68bb      	ldr	r3, [r7, #8]
 8008a88:	4614      	mov	r4, r2
 8008a8a:	461d      	mov	r5, r3
 8008a8c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008a8e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008a90:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008a92:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008a94:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008a96:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008a98:	682b      	ldr	r3, [r5, #0]
 8008a9a:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8008a9c:	687a      	ldr	r2, [r7, #4]
 8008a9e:	68b9      	ldr	r1, [r7, #8]
 8008aa0:	68f8      	ldr	r0, [r7, #12]
 8008aa2:	f000 f81f 	bl	8008ae4 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	2201      	movs	r2, #1
 8008aac:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	2201      	movs	r2, #1
 8008ab2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	2200      	movs	r2, #0
 8008aba:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8008abe:	2300      	movs	r3, #0
}
 8008ac0:	4618      	mov	r0, r3
 8008ac2:	3710      	adds	r7, #16
 8008ac4:	46bd      	mov	sp, r7
 8008ac6:	bdb0      	pop	{r4, r5, r7, pc}

08008ac8 <HAL_LTDC_GetState>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL state
  */
HAL_LTDC_StateTypeDef HAL_LTDC_GetState(LTDC_HandleTypeDef *hltdc)
{
 8008ac8:	b480      	push	{r7}
 8008aca:	b083      	sub	sp, #12
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	6078      	str	r0, [r7, #4]
  return hltdc->State;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8008ad6:	b2db      	uxtb	r3, r3
}
 8008ad8:	4618      	mov	r0, r3
 8008ada:	370c      	adds	r7, #12
 8008adc:	46bd      	mov	sp, r7
 8008ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae2:	4770      	bx	lr

08008ae4 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8008ae4:	b480      	push	{r7}
 8008ae6:	b089      	sub	sp, #36	@ 0x24
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	60f8      	str	r0, [r7, #12]
 8008aec:	60b9      	str	r1, [r7, #8]
 8008aee:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8008af0:	68bb      	ldr	r3, [r7, #8]
 8008af2:	685a      	ldr	r2, [r3, #4]
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	68db      	ldr	r3, [r3, #12]
 8008afa:	0c1b      	lsrs	r3, r3, #16
 8008afc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008b00:	4413      	add	r3, r2
 8008b02:	041b      	lsls	r3, r3, #16
 8008b04:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	461a      	mov	r2, r3
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	01db      	lsls	r3, r3, #7
 8008b10:	4413      	add	r3, r2
 8008b12:	3384      	adds	r3, #132	@ 0x84
 8008b14:	685b      	ldr	r3, [r3, #4]
 8008b16:	68fa      	ldr	r2, [r7, #12]
 8008b18:	6812      	ldr	r2, [r2, #0]
 8008b1a:	4611      	mov	r1, r2
 8008b1c:	687a      	ldr	r2, [r7, #4]
 8008b1e:	01d2      	lsls	r2, r2, #7
 8008b20:	440a      	add	r2, r1
 8008b22:	3284      	adds	r2, #132	@ 0x84
 8008b24:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8008b28:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8008b2a:	68bb      	ldr	r3, [r7, #8]
 8008b2c:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	68db      	ldr	r3, [r3, #12]
 8008b34:	0c1b      	lsrs	r3, r3, #16
 8008b36:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8008b3a:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8008b3c:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	4619      	mov	r1, r3
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	01db      	lsls	r3, r3, #7
 8008b48:	440b      	add	r3, r1
 8008b4a:	3384      	adds	r3, #132	@ 0x84
 8008b4c:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8008b4e:	69fb      	ldr	r3, [r7, #28]
 8008b50:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8008b52:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8008b54:	68bb      	ldr	r3, [r7, #8]
 8008b56:	68da      	ldr	r2, [r3, #12]
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	68db      	ldr	r3, [r3, #12]
 8008b5e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008b62:	4413      	add	r3, r2
 8008b64:	041b      	lsls	r3, r3, #16
 8008b66:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	461a      	mov	r2, r3
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	01db      	lsls	r3, r3, #7
 8008b72:	4413      	add	r3, r2
 8008b74:	3384      	adds	r3, #132	@ 0x84
 8008b76:	689b      	ldr	r3, [r3, #8]
 8008b78:	68fa      	ldr	r2, [r7, #12]
 8008b7a:	6812      	ldr	r2, [r2, #0]
 8008b7c:	4611      	mov	r1, r2
 8008b7e:	687a      	ldr	r2, [r7, #4]
 8008b80:	01d2      	lsls	r2, r2, #7
 8008b82:	440a      	add	r2, r1
 8008b84:	3284      	adds	r2, #132	@ 0x84
 8008b86:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8008b8a:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8008b8c:	68bb      	ldr	r3, [r7, #8]
 8008b8e:	689a      	ldr	r2, [r3, #8]
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	68db      	ldr	r3, [r3, #12]
 8008b96:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008b9a:	4413      	add	r3, r2
 8008b9c:	1c5a      	adds	r2, r3, #1
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	4619      	mov	r1, r3
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	01db      	lsls	r3, r3, #7
 8008ba8:	440b      	add	r3, r1
 8008baa:	3384      	adds	r3, #132	@ 0x84
 8008bac:	4619      	mov	r1, r3
 8008bae:	69fb      	ldr	r3, [r7, #28]
 8008bb0:	4313      	orrs	r3, r2
 8008bb2:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	461a      	mov	r2, r3
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	01db      	lsls	r3, r3, #7
 8008bbe:	4413      	add	r3, r2
 8008bc0:	3384      	adds	r3, #132	@ 0x84
 8008bc2:	691b      	ldr	r3, [r3, #16]
 8008bc4:	68fa      	ldr	r2, [r7, #12]
 8008bc6:	6812      	ldr	r2, [r2, #0]
 8008bc8:	4611      	mov	r1, r2
 8008bca:	687a      	ldr	r2, [r7, #4]
 8008bcc:	01d2      	lsls	r2, r2, #7
 8008bce:	440a      	add	r2, r1
 8008bd0:	3284      	adds	r2, #132	@ 0x84
 8008bd2:	f023 0307 	bic.w	r3, r3, #7
 8008bd6:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	461a      	mov	r2, r3
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	01db      	lsls	r3, r3, #7
 8008be2:	4413      	add	r3, r2
 8008be4:	3384      	adds	r3, #132	@ 0x84
 8008be6:	461a      	mov	r2, r3
 8008be8:	68bb      	ldr	r3, [r7, #8]
 8008bea:	691b      	ldr	r3, [r3, #16]
 8008bec:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8008bee:	68bb      	ldr	r3, [r7, #8]
 8008bf0:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8008bf4:	021b      	lsls	r3, r3, #8
 8008bf6:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8008bf8:	68bb      	ldr	r3, [r7, #8]
 8008bfa:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8008bfe:	041b      	lsls	r3, r3, #16
 8008c00:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8008c02:	68bb      	ldr	r3, [r7, #8]
 8008c04:	699b      	ldr	r3, [r3, #24]
 8008c06:	061b      	lsls	r3, r3, #24
 8008c08:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	461a      	mov	r2, r3
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	01db      	lsls	r3, r3, #7
 8008c14:	4413      	add	r3, r2
 8008c16:	3384      	adds	r3, #132	@ 0x84
 8008c18:	699b      	ldr	r3, [r3, #24]
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	461a      	mov	r2, r3
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	01db      	lsls	r3, r3, #7
 8008c24:	4413      	add	r3, r2
 8008c26:	3384      	adds	r3, #132	@ 0x84
 8008c28:	461a      	mov	r2, r3
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8008c2e:	68bb      	ldr	r3, [r7, #8]
 8008c30:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008c34:	461a      	mov	r2, r3
 8008c36:	69fb      	ldr	r3, [r7, #28]
 8008c38:	431a      	orrs	r2, r3
 8008c3a:	69bb      	ldr	r3, [r7, #24]
 8008c3c:	431a      	orrs	r2, r3
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	4619      	mov	r1, r3
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	01db      	lsls	r3, r3, #7
 8008c48:	440b      	add	r3, r1
 8008c4a:	3384      	adds	r3, #132	@ 0x84
 8008c4c:	4619      	mov	r1, r3
 8008c4e:	697b      	ldr	r3, [r7, #20]
 8008c50:	4313      	orrs	r3, r2
 8008c52:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	461a      	mov	r2, r3
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	01db      	lsls	r3, r3, #7
 8008c5e:	4413      	add	r3, r2
 8008c60:	3384      	adds	r3, #132	@ 0x84
 8008c62:	695b      	ldr	r3, [r3, #20]
 8008c64:	68fa      	ldr	r2, [r7, #12]
 8008c66:	6812      	ldr	r2, [r2, #0]
 8008c68:	4611      	mov	r1, r2
 8008c6a:	687a      	ldr	r2, [r7, #4]
 8008c6c:	01d2      	lsls	r2, r2, #7
 8008c6e:	440a      	add	r2, r1
 8008c70:	3284      	adds	r2, #132	@ 0x84
 8008c72:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8008c76:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	461a      	mov	r2, r3
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	01db      	lsls	r3, r3, #7
 8008c82:	4413      	add	r3, r2
 8008c84:	3384      	adds	r3, #132	@ 0x84
 8008c86:	461a      	mov	r2, r3
 8008c88:	68bb      	ldr	r3, [r7, #8]
 8008c8a:	695b      	ldr	r3, [r3, #20]
 8008c8c:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	461a      	mov	r2, r3
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	01db      	lsls	r3, r3, #7
 8008c98:	4413      	add	r3, r2
 8008c9a:	3384      	adds	r3, #132	@ 0x84
 8008c9c:	69da      	ldr	r2, [r3, #28]
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	4619      	mov	r1, r3
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	01db      	lsls	r3, r3, #7
 8008ca8:	440b      	add	r3, r1
 8008caa:	3384      	adds	r3, #132	@ 0x84
 8008cac:	4619      	mov	r1, r3
 8008cae:	4b58      	ldr	r3, [pc, #352]	@ (8008e10 <LTDC_SetConfig+0x32c>)
 8008cb0:	4013      	ands	r3, r2
 8008cb2:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8008cb4:	68bb      	ldr	r3, [r7, #8]
 8008cb6:	69da      	ldr	r2, [r3, #28]
 8008cb8:	68bb      	ldr	r3, [r7, #8]
 8008cba:	6a1b      	ldr	r3, [r3, #32]
 8008cbc:	68f9      	ldr	r1, [r7, #12]
 8008cbe:	6809      	ldr	r1, [r1, #0]
 8008cc0:	4608      	mov	r0, r1
 8008cc2:	6879      	ldr	r1, [r7, #4]
 8008cc4:	01c9      	lsls	r1, r1, #7
 8008cc6:	4401      	add	r1, r0
 8008cc8:	3184      	adds	r1, #132	@ 0x84
 8008cca:	4313      	orrs	r3, r2
 8008ccc:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	461a      	mov	r2, r3
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	01db      	lsls	r3, r3, #7
 8008cd8:	4413      	add	r3, r2
 8008cda:	3384      	adds	r3, #132	@ 0x84
 8008cdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	461a      	mov	r2, r3
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	01db      	lsls	r3, r3, #7
 8008ce8:	4413      	add	r3, r2
 8008cea:	3384      	adds	r3, #132	@ 0x84
 8008cec:	461a      	mov	r2, r3
 8008cee:	2300      	movs	r3, #0
 8008cf0:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	461a      	mov	r2, r3
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	01db      	lsls	r3, r3, #7
 8008cfc:	4413      	add	r3, r2
 8008cfe:	3384      	adds	r3, #132	@ 0x84
 8008d00:	461a      	mov	r2, r3
 8008d02:	68bb      	ldr	r3, [r7, #8]
 8008d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d06:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8008d08:	68bb      	ldr	r3, [r7, #8]
 8008d0a:	691b      	ldr	r3, [r3, #16]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d102      	bne.n	8008d16 <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 8008d10:	2304      	movs	r3, #4
 8008d12:	61fb      	str	r3, [r7, #28]
 8008d14:	e01b      	b.n	8008d4e <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8008d16:	68bb      	ldr	r3, [r7, #8]
 8008d18:	691b      	ldr	r3, [r3, #16]
 8008d1a:	2b01      	cmp	r3, #1
 8008d1c:	d102      	bne.n	8008d24 <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 8008d1e:	2303      	movs	r3, #3
 8008d20:	61fb      	str	r3, [r7, #28]
 8008d22:	e014      	b.n	8008d4e <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8008d24:	68bb      	ldr	r3, [r7, #8]
 8008d26:	691b      	ldr	r3, [r3, #16]
 8008d28:	2b04      	cmp	r3, #4
 8008d2a:	d00b      	beq.n	8008d44 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8008d2c:	68bb      	ldr	r3, [r7, #8]
 8008d2e:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8008d30:	2b02      	cmp	r3, #2
 8008d32:	d007      	beq.n	8008d44 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8008d34:	68bb      	ldr	r3, [r7, #8]
 8008d36:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8008d38:	2b03      	cmp	r3, #3
 8008d3a:	d003      	beq.n	8008d44 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8008d3c:	68bb      	ldr	r3, [r7, #8]
 8008d3e:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8008d40:	2b07      	cmp	r3, #7
 8008d42:	d102      	bne.n	8008d4a <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 8008d44:	2302      	movs	r3, #2
 8008d46:	61fb      	str	r3, [r7, #28]
 8008d48:	e001      	b.n	8008d4e <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 8008d4a:	2301      	movs	r3, #1
 8008d4c:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	461a      	mov	r2, r3
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	01db      	lsls	r3, r3, #7
 8008d58:	4413      	add	r3, r2
 8008d5a:	3384      	adds	r3, #132	@ 0x84
 8008d5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d5e:	68fa      	ldr	r2, [r7, #12]
 8008d60:	6812      	ldr	r2, [r2, #0]
 8008d62:	4611      	mov	r1, r2
 8008d64:	687a      	ldr	r2, [r7, #4]
 8008d66:	01d2      	lsls	r2, r2, #7
 8008d68:	440a      	add	r2, r1
 8008d6a:	3284      	adds	r2, #132	@ 0x84
 8008d6c:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8008d70:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8008d72:	68bb      	ldr	r3, [r7, #8]
 8008d74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d76:	69fa      	ldr	r2, [r7, #28]
 8008d78:	fb02 f303 	mul.w	r3, r2, r3
 8008d7c:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8008d7e:	68bb      	ldr	r3, [r7, #8]
 8008d80:	6859      	ldr	r1, [r3, #4]
 8008d82:	68bb      	ldr	r3, [r7, #8]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	1acb      	subs	r3, r1, r3
 8008d88:	69f9      	ldr	r1, [r7, #28]
 8008d8a:	fb01 f303 	mul.w	r3, r1, r3
 8008d8e:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8008d90:	68f9      	ldr	r1, [r7, #12]
 8008d92:	6809      	ldr	r1, [r1, #0]
 8008d94:	4608      	mov	r0, r1
 8008d96:	6879      	ldr	r1, [r7, #4]
 8008d98:	01c9      	lsls	r1, r1, #7
 8008d9a:	4401      	add	r1, r0
 8008d9c:	3184      	adds	r1, #132	@ 0x84
 8008d9e:	4313      	orrs	r3, r2
 8008da0:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	461a      	mov	r2, r3
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	01db      	lsls	r3, r3, #7
 8008dac:	4413      	add	r3, r2
 8008dae:	3384      	adds	r3, #132	@ 0x84
 8008db0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	4619      	mov	r1, r3
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	01db      	lsls	r3, r3, #7
 8008dbc:	440b      	add	r3, r1
 8008dbe:	3384      	adds	r3, #132	@ 0x84
 8008dc0:	4619      	mov	r1, r3
 8008dc2:	4b14      	ldr	r3, [pc, #80]	@ (8008e14 <LTDC_SetConfig+0x330>)
 8008dc4:	4013      	ands	r3, r2
 8008dc6:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	461a      	mov	r2, r3
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	01db      	lsls	r3, r3, #7
 8008dd2:	4413      	add	r3, r2
 8008dd4:	3384      	adds	r3, #132	@ 0x84
 8008dd6:	461a      	mov	r2, r3
 8008dd8:	68bb      	ldr	r3, [r7, #8]
 8008dda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ddc:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	461a      	mov	r2, r3
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	01db      	lsls	r3, r3, #7
 8008de8:	4413      	add	r3, r2
 8008dea:	3384      	adds	r3, #132	@ 0x84
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	68fa      	ldr	r2, [r7, #12]
 8008df0:	6812      	ldr	r2, [r2, #0]
 8008df2:	4611      	mov	r1, r2
 8008df4:	687a      	ldr	r2, [r7, #4]
 8008df6:	01d2      	lsls	r2, r2, #7
 8008df8:	440a      	add	r2, r1
 8008dfa:	3284      	adds	r2, #132	@ 0x84
 8008dfc:	f043 0301 	orr.w	r3, r3, #1
 8008e00:	6013      	str	r3, [r2, #0]
}
 8008e02:	bf00      	nop
 8008e04:	3724      	adds	r7, #36	@ 0x24
 8008e06:	46bd      	mov	sp, r7
 8008e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e0c:	4770      	bx	lr
 8008e0e:	bf00      	nop
 8008e10:	fffff8f8 	.word	0xfffff8f8
 8008e14:	fffff800 	.word	0xfffff800

08008e18 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8008e18:	b480      	push	{r7}
 8008e1a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008e1c:	4b05      	ldr	r3, [pc, #20]	@ (8008e34 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	4a04      	ldr	r2, [pc, #16]	@ (8008e34 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008e22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008e26:	6013      	str	r3, [r2, #0]
}
 8008e28:	bf00      	nop
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e30:	4770      	bx	lr
 8008e32:	bf00      	nop
 8008e34:	40007000 	.word	0x40007000

08008e38 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8008e38:	b580      	push	{r7, lr}
 8008e3a:	b082      	sub	sp, #8
 8008e3c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8008e3e:	2300      	movs	r3, #0
 8008e40:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8008e42:	4b23      	ldr	r3, [pc, #140]	@ (8008ed0 <HAL_PWREx_EnableOverDrive+0x98>)
 8008e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e46:	4a22      	ldr	r2, [pc, #136]	@ (8008ed0 <HAL_PWREx_EnableOverDrive+0x98>)
 8008e48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008e4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8008e4e:	4b20      	ldr	r3, [pc, #128]	@ (8008ed0 <HAL_PWREx_EnableOverDrive+0x98>)
 8008e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008e56:	603b      	str	r3, [r7, #0]
 8008e58:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8008e5a:	4b1e      	ldr	r3, [pc, #120]	@ (8008ed4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	4a1d      	ldr	r2, [pc, #116]	@ (8008ed4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008e60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008e64:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008e66:	f7fd f819 	bl	8005e9c <HAL_GetTick>
 8008e6a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8008e6c:	e009      	b.n	8008e82 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8008e6e:	f7fd f815 	bl	8005e9c <HAL_GetTick>
 8008e72:	4602      	mov	r2, r0
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	1ad3      	subs	r3, r2, r3
 8008e78:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008e7c:	d901      	bls.n	8008e82 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8008e7e:	2303      	movs	r3, #3
 8008e80:	e022      	b.n	8008ec8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8008e82:	4b14      	ldr	r3, [pc, #80]	@ (8008ed4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008e84:	685b      	ldr	r3, [r3, #4]
 8008e86:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008e8a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008e8e:	d1ee      	bne.n	8008e6e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8008e90:	4b10      	ldr	r3, [pc, #64]	@ (8008ed4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	4a0f      	ldr	r2, [pc, #60]	@ (8008ed4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008e96:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008e9a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008e9c:	f7fc fffe 	bl	8005e9c <HAL_GetTick>
 8008ea0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8008ea2:	e009      	b.n	8008eb8 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8008ea4:	f7fc fffa 	bl	8005e9c <HAL_GetTick>
 8008ea8:	4602      	mov	r2, r0
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	1ad3      	subs	r3, r2, r3
 8008eae:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008eb2:	d901      	bls.n	8008eb8 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8008eb4:	2303      	movs	r3, #3
 8008eb6:	e007      	b.n	8008ec8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8008eb8:	4b06      	ldr	r3, [pc, #24]	@ (8008ed4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008eba:	685b      	ldr	r3, [r3, #4]
 8008ebc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008ec0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008ec4:	d1ee      	bne.n	8008ea4 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8008ec6:	2300      	movs	r3, #0
}
 8008ec8:	4618      	mov	r0, r3
 8008eca:	3708      	adds	r7, #8
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	bd80      	pop	{r7, pc}
 8008ed0:	40023800 	.word	0x40023800
 8008ed4:	40007000 	.word	0x40007000

08008ed8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	b086      	sub	sp, #24
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8008ee0:	2300      	movs	r3, #0
 8008ee2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d101      	bne.n	8008eee <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8008eea:	2301      	movs	r3, #1
 8008eec:	e291      	b.n	8009412 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	f003 0301 	and.w	r3, r3, #1
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	f000 8087 	beq.w	800900a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008efc:	4b96      	ldr	r3, [pc, #600]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 8008efe:	689b      	ldr	r3, [r3, #8]
 8008f00:	f003 030c 	and.w	r3, r3, #12
 8008f04:	2b04      	cmp	r3, #4
 8008f06:	d00c      	beq.n	8008f22 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008f08:	4b93      	ldr	r3, [pc, #588]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 8008f0a:	689b      	ldr	r3, [r3, #8]
 8008f0c:	f003 030c 	and.w	r3, r3, #12
 8008f10:	2b08      	cmp	r3, #8
 8008f12:	d112      	bne.n	8008f3a <HAL_RCC_OscConfig+0x62>
 8008f14:	4b90      	ldr	r3, [pc, #576]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 8008f16:	685b      	ldr	r3, [r3, #4]
 8008f18:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008f1c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008f20:	d10b      	bne.n	8008f3a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008f22:	4b8d      	ldr	r3, [pc, #564]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d06c      	beq.n	8009008 <HAL_RCC_OscConfig+0x130>
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	685b      	ldr	r3, [r3, #4]
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d168      	bne.n	8009008 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8008f36:	2301      	movs	r3, #1
 8008f38:	e26b      	b.n	8009412 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	685b      	ldr	r3, [r3, #4]
 8008f3e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008f42:	d106      	bne.n	8008f52 <HAL_RCC_OscConfig+0x7a>
 8008f44:	4b84      	ldr	r3, [pc, #528]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	4a83      	ldr	r2, [pc, #524]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 8008f4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008f4e:	6013      	str	r3, [r2, #0]
 8008f50:	e02e      	b.n	8008fb0 <HAL_RCC_OscConfig+0xd8>
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	685b      	ldr	r3, [r3, #4]
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d10c      	bne.n	8008f74 <HAL_RCC_OscConfig+0x9c>
 8008f5a:	4b7f      	ldr	r3, [pc, #508]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	4a7e      	ldr	r2, [pc, #504]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 8008f60:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008f64:	6013      	str	r3, [r2, #0]
 8008f66:	4b7c      	ldr	r3, [pc, #496]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	4a7b      	ldr	r2, [pc, #492]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 8008f6c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008f70:	6013      	str	r3, [r2, #0]
 8008f72:	e01d      	b.n	8008fb0 <HAL_RCC_OscConfig+0xd8>
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	685b      	ldr	r3, [r3, #4]
 8008f78:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008f7c:	d10c      	bne.n	8008f98 <HAL_RCC_OscConfig+0xc0>
 8008f7e:	4b76      	ldr	r3, [pc, #472]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	4a75      	ldr	r2, [pc, #468]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 8008f84:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008f88:	6013      	str	r3, [r2, #0]
 8008f8a:	4b73      	ldr	r3, [pc, #460]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	4a72      	ldr	r2, [pc, #456]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 8008f90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008f94:	6013      	str	r3, [r2, #0]
 8008f96:	e00b      	b.n	8008fb0 <HAL_RCC_OscConfig+0xd8>
 8008f98:	4b6f      	ldr	r3, [pc, #444]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	4a6e      	ldr	r2, [pc, #440]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 8008f9e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008fa2:	6013      	str	r3, [r2, #0]
 8008fa4:	4b6c      	ldr	r3, [pc, #432]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	4a6b      	ldr	r2, [pc, #428]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 8008faa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008fae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	685b      	ldr	r3, [r3, #4]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d013      	beq.n	8008fe0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008fb8:	f7fc ff70 	bl	8005e9c <HAL_GetTick>
 8008fbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008fbe:	e008      	b.n	8008fd2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008fc0:	f7fc ff6c 	bl	8005e9c <HAL_GetTick>
 8008fc4:	4602      	mov	r2, r0
 8008fc6:	693b      	ldr	r3, [r7, #16]
 8008fc8:	1ad3      	subs	r3, r2, r3
 8008fca:	2b64      	cmp	r3, #100	@ 0x64
 8008fcc:	d901      	bls.n	8008fd2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008fce:	2303      	movs	r3, #3
 8008fd0:	e21f      	b.n	8009412 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008fd2:	4b61      	ldr	r3, [pc, #388]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d0f0      	beq.n	8008fc0 <HAL_RCC_OscConfig+0xe8>
 8008fde:	e014      	b.n	800900a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008fe0:	f7fc ff5c 	bl	8005e9c <HAL_GetTick>
 8008fe4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008fe6:	e008      	b.n	8008ffa <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008fe8:	f7fc ff58 	bl	8005e9c <HAL_GetTick>
 8008fec:	4602      	mov	r2, r0
 8008fee:	693b      	ldr	r3, [r7, #16]
 8008ff0:	1ad3      	subs	r3, r2, r3
 8008ff2:	2b64      	cmp	r3, #100	@ 0x64
 8008ff4:	d901      	bls.n	8008ffa <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8008ff6:	2303      	movs	r3, #3
 8008ff8:	e20b      	b.n	8009412 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008ffa:	4b57      	ldr	r3, [pc, #348]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009002:	2b00      	cmp	r3, #0
 8009004:	d1f0      	bne.n	8008fe8 <HAL_RCC_OscConfig+0x110>
 8009006:	e000      	b.n	800900a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009008:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	f003 0302 	and.w	r3, r3, #2
 8009012:	2b00      	cmp	r3, #0
 8009014:	d069      	beq.n	80090ea <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8009016:	4b50      	ldr	r3, [pc, #320]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 8009018:	689b      	ldr	r3, [r3, #8]
 800901a:	f003 030c 	and.w	r3, r3, #12
 800901e:	2b00      	cmp	r3, #0
 8009020:	d00b      	beq.n	800903a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009022:	4b4d      	ldr	r3, [pc, #308]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 8009024:	689b      	ldr	r3, [r3, #8]
 8009026:	f003 030c 	and.w	r3, r3, #12
 800902a:	2b08      	cmp	r3, #8
 800902c:	d11c      	bne.n	8009068 <HAL_RCC_OscConfig+0x190>
 800902e:	4b4a      	ldr	r3, [pc, #296]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 8009030:	685b      	ldr	r3, [r3, #4]
 8009032:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009036:	2b00      	cmp	r3, #0
 8009038:	d116      	bne.n	8009068 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800903a:	4b47      	ldr	r3, [pc, #284]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	f003 0302 	and.w	r3, r3, #2
 8009042:	2b00      	cmp	r3, #0
 8009044:	d005      	beq.n	8009052 <HAL_RCC_OscConfig+0x17a>
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	68db      	ldr	r3, [r3, #12]
 800904a:	2b01      	cmp	r3, #1
 800904c:	d001      	beq.n	8009052 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800904e:	2301      	movs	r3, #1
 8009050:	e1df      	b.n	8009412 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009052:	4b41      	ldr	r3, [pc, #260]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	691b      	ldr	r3, [r3, #16]
 800905e:	00db      	lsls	r3, r3, #3
 8009060:	493d      	ldr	r1, [pc, #244]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 8009062:	4313      	orrs	r3, r2
 8009064:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009066:	e040      	b.n	80090ea <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	68db      	ldr	r3, [r3, #12]
 800906c:	2b00      	cmp	r3, #0
 800906e:	d023      	beq.n	80090b8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009070:	4b39      	ldr	r3, [pc, #228]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	4a38      	ldr	r2, [pc, #224]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 8009076:	f043 0301 	orr.w	r3, r3, #1
 800907a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800907c:	f7fc ff0e 	bl	8005e9c <HAL_GetTick>
 8009080:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009082:	e008      	b.n	8009096 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009084:	f7fc ff0a 	bl	8005e9c <HAL_GetTick>
 8009088:	4602      	mov	r2, r0
 800908a:	693b      	ldr	r3, [r7, #16]
 800908c:	1ad3      	subs	r3, r2, r3
 800908e:	2b02      	cmp	r3, #2
 8009090:	d901      	bls.n	8009096 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8009092:	2303      	movs	r3, #3
 8009094:	e1bd      	b.n	8009412 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009096:	4b30      	ldr	r3, [pc, #192]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	f003 0302 	and.w	r3, r3, #2
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d0f0      	beq.n	8009084 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80090a2:	4b2d      	ldr	r3, [pc, #180]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	691b      	ldr	r3, [r3, #16]
 80090ae:	00db      	lsls	r3, r3, #3
 80090b0:	4929      	ldr	r1, [pc, #164]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 80090b2:	4313      	orrs	r3, r2
 80090b4:	600b      	str	r3, [r1, #0]
 80090b6:	e018      	b.n	80090ea <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80090b8:	4b27      	ldr	r3, [pc, #156]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	4a26      	ldr	r2, [pc, #152]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 80090be:	f023 0301 	bic.w	r3, r3, #1
 80090c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090c4:	f7fc feea 	bl	8005e9c <HAL_GetTick>
 80090c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80090ca:	e008      	b.n	80090de <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80090cc:	f7fc fee6 	bl	8005e9c <HAL_GetTick>
 80090d0:	4602      	mov	r2, r0
 80090d2:	693b      	ldr	r3, [r7, #16]
 80090d4:	1ad3      	subs	r3, r2, r3
 80090d6:	2b02      	cmp	r3, #2
 80090d8:	d901      	bls.n	80090de <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80090da:	2303      	movs	r3, #3
 80090dc:	e199      	b.n	8009412 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80090de:	4b1e      	ldr	r3, [pc, #120]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	f003 0302 	and.w	r3, r3, #2
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d1f0      	bne.n	80090cc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	f003 0308 	and.w	r3, r3, #8
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d038      	beq.n	8009168 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	695b      	ldr	r3, [r3, #20]
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d019      	beq.n	8009132 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80090fe:	4b16      	ldr	r3, [pc, #88]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 8009100:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009102:	4a15      	ldr	r2, [pc, #84]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 8009104:	f043 0301 	orr.w	r3, r3, #1
 8009108:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800910a:	f7fc fec7 	bl	8005e9c <HAL_GetTick>
 800910e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009110:	e008      	b.n	8009124 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009112:	f7fc fec3 	bl	8005e9c <HAL_GetTick>
 8009116:	4602      	mov	r2, r0
 8009118:	693b      	ldr	r3, [r7, #16]
 800911a:	1ad3      	subs	r3, r2, r3
 800911c:	2b02      	cmp	r3, #2
 800911e:	d901      	bls.n	8009124 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8009120:	2303      	movs	r3, #3
 8009122:	e176      	b.n	8009412 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009124:	4b0c      	ldr	r3, [pc, #48]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 8009126:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009128:	f003 0302 	and.w	r3, r3, #2
 800912c:	2b00      	cmp	r3, #0
 800912e:	d0f0      	beq.n	8009112 <HAL_RCC_OscConfig+0x23a>
 8009130:	e01a      	b.n	8009168 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009132:	4b09      	ldr	r3, [pc, #36]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 8009134:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009136:	4a08      	ldr	r2, [pc, #32]	@ (8009158 <HAL_RCC_OscConfig+0x280>)
 8009138:	f023 0301 	bic.w	r3, r3, #1
 800913c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800913e:	f7fc fead 	bl	8005e9c <HAL_GetTick>
 8009142:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009144:	e00a      	b.n	800915c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009146:	f7fc fea9 	bl	8005e9c <HAL_GetTick>
 800914a:	4602      	mov	r2, r0
 800914c:	693b      	ldr	r3, [r7, #16]
 800914e:	1ad3      	subs	r3, r2, r3
 8009150:	2b02      	cmp	r3, #2
 8009152:	d903      	bls.n	800915c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8009154:	2303      	movs	r3, #3
 8009156:	e15c      	b.n	8009412 <HAL_RCC_OscConfig+0x53a>
 8009158:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800915c:	4b91      	ldr	r3, [pc, #580]	@ (80093a4 <HAL_RCC_OscConfig+0x4cc>)
 800915e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009160:	f003 0302 	and.w	r3, r3, #2
 8009164:	2b00      	cmp	r3, #0
 8009166:	d1ee      	bne.n	8009146 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	f003 0304 	and.w	r3, r3, #4
 8009170:	2b00      	cmp	r3, #0
 8009172:	f000 80a4 	beq.w	80092be <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009176:	4b8b      	ldr	r3, [pc, #556]	@ (80093a4 <HAL_RCC_OscConfig+0x4cc>)
 8009178:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800917a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800917e:	2b00      	cmp	r3, #0
 8009180:	d10d      	bne.n	800919e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8009182:	4b88      	ldr	r3, [pc, #544]	@ (80093a4 <HAL_RCC_OscConfig+0x4cc>)
 8009184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009186:	4a87      	ldr	r2, [pc, #540]	@ (80093a4 <HAL_RCC_OscConfig+0x4cc>)
 8009188:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800918c:	6413      	str	r3, [r2, #64]	@ 0x40
 800918e:	4b85      	ldr	r3, [pc, #532]	@ (80093a4 <HAL_RCC_OscConfig+0x4cc>)
 8009190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009192:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009196:	60bb      	str	r3, [r7, #8]
 8009198:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800919a:	2301      	movs	r3, #1
 800919c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800919e:	4b82      	ldr	r3, [pc, #520]	@ (80093a8 <HAL_RCC_OscConfig+0x4d0>)
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d118      	bne.n	80091dc <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80091aa:	4b7f      	ldr	r3, [pc, #508]	@ (80093a8 <HAL_RCC_OscConfig+0x4d0>)
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	4a7e      	ldr	r2, [pc, #504]	@ (80093a8 <HAL_RCC_OscConfig+0x4d0>)
 80091b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80091b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80091b6:	f7fc fe71 	bl	8005e9c <HAL_GetTick>
 80091ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80091bc:	e008      	b.n	80091d0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80091be:	f7fc fe6d 	bl	8005e9c <HAL_GetTick>
 80091c2:	4602      	mov	r2, r0
 80091c4:	693b      	ldr	r3, [r7, #16]
 80091c6:	1ad3      	subs	r3, r2, r3
 80091c8:	2b64      	cmp	r3, #100	@ 0x64
 80091ca:	d901      	bls.n	80091d0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80091cc:	2303      	movs	r3, #3
 80091ce:	e120      	b.n	8009412 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80091d0:	4b75      	ldr	r3, [pc, #468]	@ (80093a8 <HAL_RCC_OscConfig+0x4d0>)
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d0f0      	beq.n	80091be <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	689b      	ldr	r3, [r3, #8]
 80091e0:	2b01      	cmp	r3, #1
 80091e2:	d106      	bne.n	80091f2 <HAL_RCC_OscConfig+0x31a>
 80091e4:	4b6f      	ldr	r3, [pc, #444]	@ (80093a4 <HAL_RCC_OscConfig+0x4cc>)
 80091e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80091e8:	4a6e      	ldr	r2, [pc, #440]	@ (80093a4 <HAL_RCC_OscConfig+0x4cc>)
 80091ea:	f043 0301 	orr.w	r3, r3, #1
 80091ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80091f0:	e02d      	b.n	800924e <HAL_RCC_OscConfig+0x376>
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	689b      	ldr	r3, [r3, #8]
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d10c      	bne.n	8009214 <HAL_RCC_OscConfig+0x33c>
 80091fa:	4b6a      	ldr	r3, [pc, #424]	@ (80093a4 <HAL_RCC_OscConfig+0x4cc>)
 80091fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80091fe:	4a69      	ldr	r2, [pc, #420]	@ (80093a4 <HAL_RCC_OscConfig+0x4cc>)
 8009200:	f023 0301 	bic.w	r3, r3, #1
 8009204:	6713      	str	r3, [r2, #112]	@ 0x70
 8009206:	4b67      	ldr	r3, [pc, #412]	@ (80093a4 <HAL_RCC_OscConfig+0x4cc>)
 8009208:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800920a:	4a66      	ldr	r2, [pc, #408]	@ (80093a4 <HAL_RCC_OscConfig+0x4cc>)
 800920c:	f023 0304 	bic.w	r3, r3, #4
 8009210:	6713      	str	r3, [r2, #112]	@ 0x70
 8009212:	e01c      	b.n	800924e <HAL_RCC_OscConfig+0x376>
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	689b      	ldr	r3, [r3, #8]
 8009218:	2b05      	cmp	r3, #5
 800921a:	d10c      	bne.n	8009236 <HAL_RCC_OscConfig+0x35e>
 800921c:	4b61      	ldr	r3, [pc, #388]	@ (80093a4 <HAL_RCC_OscConfig+0x4cc>)
 800921e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009220:	4a60      	ldr	r2, [pc, #384]	@ (80093a4 <HAL_RCC_OscConfig+0x4cc>)
 8009222:	f043 0304 	orr.w	r3, r3, #4
 8009226:	6713      	str	r3, [r2, #112]	@ 0x70
 8009228:	4b5e      	ldr	r3, [pc, #376]	@ (80093a4 <HAL_RCC_OscConfig+0x4cc>)
 800922a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800922c:	4a5d      	ldr	r2, [pc, #372]	@ (80093a4 <HAL_RCC_OscConfig+0x4cc>)
 800922e:	f043 0301 	orr.w	r3, r3, #1
 8009232:	6713      	str	r3, [r2, #112]	@ 0x70
 8009234:	e00b      	b.n	800924e <HAL_RCC_OscConfig+0x376>
 8009236:	4b5b      	ldr	r3, [pc, #364]	@ (80093a4 <HAL_RCC_OscConfig+0x4cc>)
 8009238:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800923a:	4a5a      	ldr	r2, [pc, #360]	@ (80093a4 <HAL_RCC_OscConfig+0x4cc>)
 800923c:	f023 0301 	bic.w	r3, r3, #1
 8009240:	6713      	str	r3, [r2, #112]	@ 0x70
 8009242:	4b58      	ldr	r3, [pc, #352]	@ (80093a4 <HAL_RCC_OscConfig+0x4cc>)
 8009244:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009246:	4a57      	ldr	r2, [pc, #348]	@ (80093a4 <HAL_RCC_OscConfig+0x4cc>)
 8009248:	f023 0304 	bic.w	r3, r3, #4
 800924c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	689b      	ldr	r3, [r3, #8]
 8009252:	2b00      	cmp	r3, #0
 8009254:	d015      	beq.n	8009282 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009256:	f7fc fe21 	bl	8005e9c <HAL_GetTick>
 800925a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800925c:	e00a      	b.n	8009274 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800925e:	f7fc fe1d 	bl	8005e9c <HAL_GetTick>
 8009262:	4602      	mov	r2, r0
 8009264:	693b      	ldr	r3, [r7, #16]
 8009266:	1ad3      	subs	r3, r2, r3
 8009268:	f241 3288 	movw	r2, #5000	@ 0x1388
 800926c:	4293      	cmp	r3, r2
 800926e:	d901      	bls.n	8009274 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8009270:	2303      	movs	r3, #3
 8009272:	e0ce      	b.n	8009412 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009274:	4b4b      	ldr	r3, [pc, #300]	@ (80093a4 <HAL_RCC_OscConfig+0x4cc>)
 8009276:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009278:	f003 0302 	and.w	r3, r3, #2
 800927c:	2b00      	cmp	r3, #0
 800927e:	d0ee      	beq.n	800925e <HAL_RCC_OscConfig+0x386>
 8009280:	e014      	b.n	80092ac <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009282:	f7fc fe0b 	bl	8005e9c <HAL_GetTick>
 8009286:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009288:	e00a      	b.n	80092a0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800928a:	f7fc fe07 	bl	8005e9c <HAL_GetTick>
 800928e:	4602      	mov	r2, r0
 8009290:	693b      	ldr	r3, [r7, #16]
 8009292:	1ad3      	subs	r3, r2, r3
 8009294:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009298:	4293      	cmp	r3, r2
 800929a:	d901      	bls.n	80092a0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800929c:	2303      	movs	r3, #3
 800929e:	e0b8      	b.n	8009412 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80092a0:	4b40      	ldr	r3, [pc, #256]	@ (80093a4 <HAL_RCC_OscConfig+0x4cc>)
 80092a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80092a4:	f003 0302 	and.w	r3, r3, #2
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d1ee      	bne.n	800928a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80092ac:	7dfb      	ldrb	r3, [r7, #23]
 80092ae:	2b01      	cmp	r3, #1
 80092b0:	d105      	bne.n	80092be <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80092b2:	4b3c      	ldr	r3, [pc, #240]	@ (80093a4 <HAL_RCC_OscConfig+0x4cc>)
 80092b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092b6:	4a3b      	ldr	r2, [pc, #236]	@ (80093a4 <HAL_RCC_OscConfig+0x4cc>)
 80092b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80092bc:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	699b      	ldr	r3, [r3, #24]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	f000 80a4 	beq.w	8009410 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80092c8:	4b36      	ldr	r3, [pc, #216]	@ (80093a4 <HAL_RCC_OscConfig+0x4cc>)
 80092ca:	689b      	ldr	r3, [r3, #8]
 80092cc:	f003 030c 	and.w	r3, r3, #12
 80092d0:	2b08      	cmp	r3, #8
 80092d2:	d06b      	beq.n	80093ac <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	699b      	ldr	r3, [r3, #24]
 80092d8:	2b02      	cmp	r3, #2
 80092da:	d149      	bne.n	8009370 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80092dc:	4b31      	ldr	r3, [pc, #196]	@ (80093a4 <HAL_RCC_OscConfig+0x4cc>)
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	4a30      	ldr	r2, [pc, #192]	@ (80093a4 <HAL_RCC_OscConfig+0x4cc>)
 80092e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80092e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80092e8:	f7fc fdd8 	bl	8005e9c <HAL_GetTick>
 80092ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80092ee:	e008      	b.n	8009302 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80092f0:	f7fc fdd4 	bl	8005e9c <HAL_GetTick>
 80092f4:	4602      	mov	r2, r0
 80092f6:	693b      	ldr	r3, [r7, #16]
 80092f8:	1ad3      	subs	r3, r2, r3
 80092fa:	2b02      	cmp	r3, #2
 80092fc:	d901      	bls.n	8009302 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80092fe:	2303      	movs	r3, #3
 8009300:	e087      	b.n	8009412 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009302:	4b28      	ldr	r3, [pc, #160]	@ (80093a4 <HAL_RCC_OscConfig+0x4cc>)
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800930a:	2b00      	cmp	r3, #0
 800930c:	d1f0      	bne.n	80092f0 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	69da      	ldr	r2, [r3, #28]
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	6a1b      	ldr	r3, [r3, #32]
 8009316:	431a      	orrs	r2, r3
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800931c:	019b      	lsls	r3, r3, #6
 800931e:	431a      	orrs	r2, r3
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009324:	085b      	lsrs	r3, r3, #1
 8009326:	3b01      	subs	r3, #1
 8009328:	041b      	lsls	r3, r3, #16
 800932a:	431a      	orrs	r2, r3
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009330:	061b      	lsls	r3, r3, #24
 8009332:	4313      	orrs	r3, r2
 8009334:	4a1b      	ldr	r2, [pc, #108]	@ (80093a4 <HAL_RCC_OscConfig+0x4cc>)
 8009336:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800933a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800933c:	4b19      	ldr	r3, [pc, #100]	@ (80093a4 <HAL_RCC_OscConfig+0x4cc>)
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	4a18      	ldr	r2, [pc, #96]	@ (80093a4 <HAL_RCC_OscConfig+0x4cc>)
 8009342:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009346:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009348:	f7fc fda8 	bl	8005e9c <HAL_GetTick>
 800934c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800934e:	e008      	b.n	8009362 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009350:	f7fc fda4 	bl	8005e9c <HAL_GetTick>
 8009354:	4602      	mov	r2, r0
 8009356:	693b      	ldr	r3, [r7, #16]
 8009358:	1ad3      	subs	r3, r2, r3
 800935a:	2b02      	cmp	r3, #2
 800935c:	d901      	bls.n	8009362 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800935e:	2303      	movs	r3, #3
 8009360:	e057      	b.n	8009412 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009362:	4b10      	ldr	r3, [pc, #64]	@ (80093a4 <HAL_RCC_OscConfig+0x4cc>)
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800936a:	2b00      	cmp	r3, #0
 800936c:	d0f0      	beq.n	8009350 <HAL_RCC_OscConfig+0x478>
 800936e:	e04f      	b.n	8009410 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009370:	4b0c      	ldr	r3, [pc, #48]	@ (80093a4 <HAL_RCC_OscConfig+0x4cc>)
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	4a0b      	ldr	r2, [pc, #44]	@ (80093a4 <HAL_RCC_OscConfig+0x4cc>)
 8009376:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800937a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800937c:	f7fc fd8e 	bl	8005e9c <HAL_GetTick>
 8009380:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009382:	e008      	b.n	8009396 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009384:	f7fc fd8a 	bl	8005e9c <HAL_GetTick>
 8009388:	4602      	mov	r2, r0
 800938a:	693b      	ldr	r3, [r7, #16]
 800938c:	1ad3      	subs	r3, r2, r3
 800938e:	2b02      	cmp	r3, #2
 8009390:	d901      	bls.n	8009396 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8009392:	2303      	movs	r3, #3
 8009394:	e03d      	b.n	8009412 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009396:	4b03      	ldr	r3, [pc, #12]	@ (80093a4 <HAL_RCC_OscConfig+0x4cc>)
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d1f0      	bne.n	8009384 <HAL_RCC_OscConfig+0x4ac>
 80093a2:	e035      	b.n	8009410 <HAL_RCC_OscConfig+0x538>
 80093a4:	40023800 	.word	0x40023800
 80093a8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80093ac:	4b1b      	ldr	r3, [pc, #108]	@ (800941c <HAL_RCC_OscConfig+0x544>)
 80093ae:	685b      	ldr	r3, [r3, #4]
 80093b0:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	699b      	ldr	r3, [r3, #24]
 80093b6:	2b01      	cmp	r3, #1
 80093b8:	d028      	beq.n	800940c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80093c4:	429a      	cmp	r2, r3
 80093c6:	d121      	bne.n	800940c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80093d2:	429a      	cmp	r2, r3
 80093d4:	d11a      	bne.n	800940c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80093d6:	68fa      	ldr	r2, [r7, #12]
 80093d8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80093dc:	4013      	ands	r3, r2
 80093de:	687a      	ldr	r2, [r7, #4]
 80093e0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80093e2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80093e4:	4293      	cmp	r3, r2
 80093e6:	d111      	bne.n	800940c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093f2:	085b      	lsrs	r3, r3, #1
 80093f4:	3b01      	subs	r3, #1
 80093f6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80093f8:	429a      	cmp	r2, r3
 80093fa:	d107      	bne.n	800940c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009406:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8009408:	429a      	cmp	r2, r3
 800940a:	d001      	beq.n	8009410 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800940c:	2301      	movs	r3, #1
 800940e:	e000      	b.n	8009412 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8009410:	2300      	movs	r3, #0
}
 8009412:	4618      	mov	r0, r3
 8009414:	3718      	adds	r7, #24
 8009416:	46bd      	mov	sp, r7
 8009418:	bd80      	pop	{r7, pc}
 800941a:	bf00      	nop
 800941c:	40023800 	.word	0x40023800

08009420 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009420:	b580      	push	{r7, lr}
 8009422:	b084      	sub	sp, #16
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]
 8009428:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800942a:	2300      	movs	r3, #0
 800942c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	2b00      	cmp	r3, #0
 8009432:	d101      	bne.n	8009438 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8009434:	2301      	movs	r3, #1
 8009436:	e0d0      	b.n	80095da <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009438:	4b6a      	ldr	r3, [pc, #424]	@ (80095e4 <HAL_RCC_ClockConfig+0x1c4>)
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	f003 030f 	and.w	r3, r3, #15
 8009440:	683a      	ldr	r2, [r7, #0]
 8009442:	429a      	cmp	r2, r3
 8009444:	d910      	bls.n	8009468 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009446:	4b67      	ldr	r3, [pc, #412]	@ (80095e4 <HAL_RCC_ClockConfig+0x1c4>)
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	f023 020f 	bic.w	r2, r3, #15
 800944e:	4965      	ldr	r1, [pc, #404]	@ (80095e4 <HAL_RCC_ClockConfig+0x1c4>)
 8009450:	683b      	ldr	r3, [r7, #0]
 8009452:	4313      	orrs	r3, r2
 8009454:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009456:	4b63      	ldr	r3, [pc, #396]	@ (80095e4 <HAL_RCC_ClockConfig+0x1c4>)
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	f003 030f 	and.w	r3, r3, #15
 800945e:	683a      	ldr	r2, [r7, #0]
 8009460:	429a      	cmp	r2, r3
 8009462:	d001      	beq.n	8009468 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8009464:	2301      	movs	r3, #1
 8009466:	e0b8      	b.n	80095da <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	f003 0302 	and.w	r3, r3, #2
 8009470:	2b00      	cmp	r3, #0
 8009472:	d020      	beq.n	80094b6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	f003 0304 	and.w	r3, r3, #4
 800947c:	2b00      	cmp	r3, #0
 800947e:	d005      	beq.n	800948c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009480:	4b59      	ldr	r3, [pc, #356]	@ (80095e8 <HAL_RCC_ClockConfig+0x1c8>)
 8009482:	689b      	ldr	r3, [r3, #8]
 8009484:	4a58      	ldr	r2, [pc, #352]	@ (80095e8 <HAL_RCC_ClockConfig+0x1c8>)
 8009486:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800948a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	f003 0308 	and.w	r3, r3, #8
 8009494:	2b00      	cmp	r3, #0
 8009496:	d005      	beq.n	80094a4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009498:	4b53      	ldr	r3, [pc, #332]	@ (80095e8 <HAL_RCC_ClockConfig+0x1c8>)
 800949a:	689b      	ldr	r3, [r3, #8]
 800949c:	4a52      	ldr	r2, [pc, #328]	@ (80095e8 <HAL_RCC_ClockConfig+0x1c8>)
 800949e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80094a2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80094a4:	4b50      	ldr	r3, [pc, #320]	@ (80095e8 <HAL_RCC_ClockConfig+0x1c8>)
 80094a6:	689b      	ldr	r3, [r3, #8]
 80094a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	689b      	ldr	r3, [r3, #8]
 80094b0:	494d      	ldr	r1, [pc, #308]	@ (80095e8 <HAL_RCC_ClockConfig+0x1c8>)
 80094b2:	4313      	orrs	r3, r2
 80094b4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	f003 0301 	and.w	r3, r3, #1
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d040      	beq.n	8009544 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	685b      	ldr	r3, [r3, #4]
 80094c6:	2b01      	cmp	r3, #1
 80094c8:	d107      	bne.n	80094da <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80094ca:	4b47      	ldr	r3, [pc, #284]	@ (80095e8 <HAL_RCC_ClockConfig+0x1c8>)
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d115      	bne.n	8009502 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80094d6:	2301      	movs	r3, #1
 80094d8:	e07f      	b.n	80095da <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	685b      	ldr	r3, [r3, #4]
 80094de:	2b02      	cmp	r3, #2
 80094e0:	d107      	bne.n	80094f2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80094e2:	4b41      	ldr	r3, [pc, #260]	@ (80095e8 <HAL_RCC_ClockConfig+0x1c8>)
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d109      	bne.n	8009502 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80094ee:	2301      	movs	r3, #1
 80094f0:	e073      	b.n	80095da <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80094f2:	4b3d      	ldr	r3, [pc, #244]	@ (80095e8 <HAL_RCC_ClockConfig+0x1c8>)
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	f003 0302 	and.w	r3, r3, #2
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d101      	bne.n	8009502 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80094fe:	2301      	movs	r3, #1
 8009500:	e06b      	b.n	80095da <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009502:	4b39      	ldr	r3, [pc, #228]	@ (80095e8 <HAL_RCC_ClockConfig+0x1c8>)
 8009504:	689b      	ldr	r3, [r3, #8]
 8009506:	f023 0203 	bic.w	r2, r3, #3
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	685b      	ldr	r3, [r3, #4]
 800950e:	4936      	ldr	r1, [pc, #216]	@ (80095e8 <HAL_RCC_ClockConfig+0x1c8>)
 8009510:	4313      	orrs	r3, r2
 8009512:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009514:	f7fc fcc2 	bl	8005e9c <HAL_GetTick>
 8009518:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800951a:	e00a      	b.n	8009532 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800951c:	f7fc fcbe 	bl	8005e9c <HAL_GetTick>
 8009520:	4602      	mov	r2, r0
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	1ad3      	subs	r3, r2, r3
 8009526:	f241 3288 	movw	r2, #5000	@ 0x1388
 800952a:	4293      	cmp	r3, r2
 800952c:	d901      	bls.n	8009532 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800952e:	2303      	movs	r3, #3
 8009530:	e053      	b.n	80095da <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009532:	4b2d      	ldr	r3, [pc, #180]	@ (80095e8 <HAL_RCC_ClockConfig+0x1c8>)
 8009534:	689b      	ldr	r3, [r3, #8]
 8009536:	f003 020c 	and.w	r2, r3, #12
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	685b      	ldr	r3, [r3, #4]
 800953e:	009b      	lsls	r3, r3, #2
 8009540:	429a      	cmp	r2, r3
 8009542:	d1eb      	bne.n	800951c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009544:	4b27      	ldr	r3, [pc, #156]	@ (80095e4 <HAL_RCC_ClockConfig+0x1c4>)
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	f003 030f 	and.w	r3, r3, #15
 800954c:	683a      	ldr	r2, [r7, #0]
 800954e:	429a      	cmp	r2, r3
 8009550:	d210      	bcs.n	8009574 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009552:	4b24      	ldr	r3, [pc, #144]	@ (80095e4 <HAL_RCC_ClockConfig+0x1c4>)
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	f023 020f 	bic.w	r2, r3, #15
 800955a:	4922      	ldr	r1, [pc, #136]	@ (80095e4 <HAL_RCC_ClockConfig+0x1c4>)
 800955c:	683b      	ldr	r3, [r7, #0]
 800955e:	4313      	orrs	r3, r2
 8009560:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009562:	4b20      	ldr	r3, [pc, #128]	@ (80095e4 <HAL_RCC_ClockConfig+0x1c4>)
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	f003 030f 	and.w	r3, r3, #15
 800956a:	683a      	ldr	r2, [r7, #0]
 800956c:	429a      	cmp	r2, r3
 800956e:	d001      	beq.n	8009574 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8009570:	2301      	movs	r3, #1
 8009572:	e032      	b.n	80095da <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	f003 0304 	and.w	r3, r3, #4
 800957c:	2b00      	cmp	r3, #0
 800957e:	d008      	beq.n	8009592 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009580:	4b19      	ldr	r3, [pc, #100]	@ (80095e8 <HAL_RCC_ClockConfig+0x1c8>)
 8009582:	689b      	ldr	r3, [r3, #8]
 8009584:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	68db      	ldr	r3, [r3, #12]
 800958c:	4916      	ldr	r1, [pc, #88]	@ (80095e8 <HAL_RCC_ClockConfig+0x1c8>)
 800958e:	4313      	orrs	r3, r2
 8009590:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	f003 0308 	and.w	r3, r3, #8
 800959a:	2b00      	cmp	r3, #0
 800959c:	d009      	beq.n	80095b2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800959e:	4b12      	ldr	r3, [pc, #72]	@ (80095e8 <HAL_RCC_ClockConfig+0x1c8>)
 80095a0:	689b      	ldr	r3, [r3, #8]
 80095a2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	691b      	ldr	r3, [r3, #16]
 80095aa:	00db      	lsls	r3, r3, #3
 80095ac:	490e      	ldr	r1, [pc, #56]	@ (80095e8 <HAL_RCC_ClockConfig+0x1c8>)
 80095ae:	4313      	orrs	r3, r2
 80095b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80095b2:	f000 f821 	bl	80095f8 <HAL_RCC_GetSysClockFreq>
 80095b6:	4602      	mov	r2, r0
 80095b8:	4b0b      	ldr	r3, [pc, #44]	@ (80095e8 <HAL_RCC_ClockConfig+0x1c8>)
 80095ba:	689b      	ldr	r3, [r3, #8]
 80095bc:	091b      	lsrs	r3, r3, #4
 80095be:	f003 030f 	and.w	r3, r3, #15
 80095c2:	490a      	ldr	r1, [pc, #40]	@ (80095ec <HAL_RCC_ClockConfig+0x1cc>)
 80095c4:	5ccb      	ldrb	r3, [r1, r3]
 80095c6:	fa22 f303 	lsr.w	r3, r2, r3
 80095ca:	4a09      	ldr	r2, [pc, #36]	@ (80095f0 <HAL_RCC_ClockConfig+0x1d0>)
 80095cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80095ce:	4b09      	ldr	r3, [pc, #36]	@ (80095f4 <HAL_RCC_ClockConfig+0x1d4>)
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	4618      	mov	r0, r3
 80095d4:	f7fb febe 	bl	8005354 <HAL_InitTick>

  return HAL_OK;
 80095d8:	2300      	movs	r3, #0
}
 80095da:	4618      	mov	r0, r3
 80095dc:	3710      	adds	r7, #16
 80095de:	46bd      	mov	sp, r7
 80095e0:	bd80      	pop	{r7, pc}
 80095e2:	bf00      	nop
 80095e4:	40023c00 	.word	0x40023c00
 80095e8:	40023800 	.word	0x40023800
 80095ec:	0801dd28 	.word	0x0801dd28
 80095f0:	20000048 	.word	0x20000048
 80095f4:	2000004c 	.word	0x2000004c

080095f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80095f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80095fc:	b090      	sub	sp, #64	@ 0x40
 80095fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8009600:	2300      	movs	r3, #0
 8009602:	637b      	str	r3, [r7, #52]	@ 0x34
 8009604:	2300      	movs	r3, #0
 8009606:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009608:	2300      	movs	r3, #0
 800960a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 800960c:	2300      	movs	r3, #0
 800960e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009610:	4b59      	ldr	r3, [pc, #356]	@ (8009778 <HAL_RCC_GetSysClockFreq+0x180>)
 8009612:	689b      	ldr	r3, [r3, #8]
 8009614:	f003 030c 	and.w	r3, r3, #12
 8009618:	2b08      	cmp	r3, #8
 800961a:	d00d      	beq.n	8009638 <HAL_RCC_GetSysClockFreq+0x40>
 800961c:	2b08      	cmp	r3, #8
 800961e:	f200 80a1 	bhi.w	8009764 <HAL_RCC_GetSysClockFreq+0x16c>
 8009622:	2b00      	cmp	r3, #0
 8009624:	d002      	beq.n	800962c <HAL_RCC_GetSysClockFreq+0x34>
 8009626:	2b04      	cmp	r3, #4
 8009628:	d003      	beq.n	8009632 <HAL_RCC_GetSysClockFreq+0x3a>
 800962a:	e09b      	b.n	8009764 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800962c:	4b53      	ldr	r3, [pc, #332]	@ (800977c <HAL_RCC_GetSysClockFreq+0x184>)
 800962e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8009630:	e09b      	b.n	800976a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009632:	4b53      	ldr	r3, [pc, #332]	@ (8009780 <HAL_RCC_GetSysClockFreq+0x188>)
 8009634:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8009636:	e098      	b.n	800976a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009638:	4b4f      	ldr	r3, [pc, #316]	@ (8009778 <HAL_RCC_GetSysClockFreq+0x180>)
 800963a:	685b      	ldr	r3, [r3, #4]
 800963c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009640:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8009642:	4b4d      	ldr	r3, [pc, #308]	@ (8009778 <HAL_RCC_GetSysClockFreq+0x180>)
 8009644:	685b      	ldr	r3, [r3, #4]
 8009646:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800964a:	2b00      	cmp	r3, #0
 800964c:	d028      	beq.n	80096a0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800964e:	4b4a      	ldr	r3, [pc, #296]	@ (8009778 <HAL_RCC_GetSysClockFreq+0x180>)
 8009650:	685b      	ldr	r3, [r3, #4]
 8009652:	099b      	lsrs	r3, r3, #6
 8009654:	2200      	movs	r2, #0
 8009656:	623b      	str	r3, [r7, #32]
 8009658:	627a      	str	r2, [r7, #36]	@ 0x24
 800965a:	6a3b      	ldr	r3, [r7, #32]
 800965c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8009660:	2100      	movs	r1, #0
 8009662:	4b47      	ldr	r3, [pc, #284]	@ (8009780 <HAL_RCC_GetSysClockFreq+0x188>)
 8009664:	fb03 f201 	mul.w	r2, r3, r1
 8009668:	2300      	movs	r3, #0
 800966a:	fb00 f303 	mul.w	r3, r0, r3
 800966e:	4413      	add	r3, r2
 8009670:	4a43      	ldr	r2, [pc, #268]	@ (8009780 <HAL_RCC_GetSysClockFreq+0x188>)
 8009672:	fba0 1202 	umull	r1, r2, r0, r2
 8009676:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009678:	460a      	mov	r2, r1
 800967a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800967c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800967e:	4413      	add	r3, r2
 8009680:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009682:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009684:	2200      	movs	r2, #0
 8009686:	61bb      	str	r3, [r7, #24]
 8009688:	61fa      	str	r2, [r7, #28]
 800968a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800968e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8009692:	f7f7 f9fb 	bl	8000a8c <__aeabi_uldivmod>
 8009696:	4602      	mov	r2, r0
 8009698:	460b      	mov	r3, r1
 800969a:	4613      	mov	r3, r2
 800969c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800969e:	e053      	b.n	8009748 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80096a0:	4b35      	ldr	r3, [pc, #212]	@ (8009778 <HAL_RCC_GetSysClockFreq+0x180>)
 80096a2:	685b      	ldr	r3, [r3, #4]
 80096a4:	099b      	lsrs	r3, r3, #6
 80096a6:	2200      	movs	r2, #0
 80096a8:	613b      	str	r3, [r7, #16]
 80096aa:	617a      	str	r2, [r7, #20]
 80096ac:	693b      	ldr	r3, [r7, #16]
 80096ae:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80096b2:	f04f 0b00 	mov.w	fp, #0
 80096b6:	4652      	mov	r2, sl
 80096b8:	465b      	mov	r3, fp
 80096ba:	f04f 0000 	mov.w	r0, #0
 80096be:	f04f 0100 	mov.w	r1, #0
 80096c2:	0159      	lsls	r1, r3, #5
 80096c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80096c8:	0150      	lsls	r0, r2, #5
 80096ca:	4602      	mov	r2, r0
 80096cc:	460b      	mov	r3, r1
 80096ce:	ebb2 080a 	subs.w	r8, r2, sl
 80096d2:	eb63 090b 	sbc.w	r9, r3, fp
 80096d6:	f04f 0200 	mov.w	r2, #0
 80096da:	f04f 0300 	mov.w	r3, #0
 80096de:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80096e2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80096e6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80096ea:	ebb2 0408 	subs.w	r4, r2, r8
 80096ee:	eb63 0509 	sbc.w	r5, r3, r9
 80096f2:	f04f 0200 	mov.w	r2, #0
 80096f6:	f04f 0300 	mov.w	r3, #0
 80096fa:	00eb      	lsls	r3, r5, #3
 80096fc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009700:	00e2      	lsls	r2, r4, #3
 8009702:	4614      	mov	r4, r2
 8009704:	461d      	mov	r5, r3
 8009706:	eb14 030a 	adds.w	r3, r4, sl
 800970a:	603b      	str	r3, [r7, #0]
 800970c:	eb45 030b 	adc.w	r3, r5, fp
 8009710:	607b      	str	r3, [r7, #4]
 8009712:	f04f 0200 	mov.w	r2, #0
 8009716:	f04f 0300 	mov.w	r3, #0
 800971a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800971e:	4629      	mov	r1, r5
 8009720:	028b      	lsls	r3, r1, #10
 8009722:	4621      	mov	r1, r4
 8009724:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009728:	4621      	mov	r1, r4
 800972a:	028a      	lsls	r2, r1, #10
 800972c:	4610      	mov	r0, r2
 800972e:	4619      	mov	r1, r3
 8009730:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009732:	2200      	movs	r2, #0
 8009734:	60bb      	str	r3, [r7, #8]
 8009736:	60fa      	str	r2, [r7, #12]
 8009738:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800973c:	f7f7 f9a6 	bl	8000a8c <__aeabi_uldivmod>
 8009740:	4602      	mov	r2, r0
 8009742:	460b      	mov	r3, r1
 8009744:	4613      	mov	r3, r2
 8009746:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8009748:	4b0b      	ldr	r3, [pc, #44]	@ (8009778 <HAL_RCC_GetSysClockFreq+0x180>)
 800974a:	685b      	ldr	r3, [r3, #4]
 800974c:	0c1b      	lsrs	r3, r3, #16
 800974e:	f003 0303 	and.w	r3, r3, #3
 8009752:	3301      	adds	r3, #1
 8009754:	005b      	lsls	r3, r3, #1
 8009756:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8009758:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800975a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800975c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009760:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8009762:	e002      	b.n	800976a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009764:	4b05      	ldr	r3, [pc, #20]	@ (800977c <HAL_RCC_GetSysClockFreq+0x184>)
 8009766:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8009768:	bf00      	nop
    }
  }
  return sysclockfreq;
 800976a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800976c:	4618      	mov	r0, r3
 800976e:	3740      	adds	r7, #64	@ 0x40
 8009770:	46bd      	mov	sp, r7
 8009772:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009776:	bf00      	nop
 8009778:	40023800 	.word	0x40023800
 800977c:	00f42400 	.word	0x00f42400
 8009780:	017d7840 	.word	0x017d7840

08009784 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009784:	b480      	push	{r7}
 8009786:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009788:	4b03      	ldr	r3, [pc, #12]	@ (8009798 <HAL_RCC_GetHCLKFreq+0x14>)
 800978a:	681b      	ldr	r3, [r3, #0]
}
 800978c:	4618      	mov	r0, r3
 800978e:	46bd      	mov	sp, r7
 8009790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009794:	4770      	bx	lr
 8009796:	bf00      	nop
 8009798:	20000048 	.word	0x20000048

0800979c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800979c:	b580      	push	{r7, lr}
 800979e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80097a0:	f7ff fff0 	bl	8009784 <HAL_RCC_GetHCLKFreq>
 80097a4:	4602      	mov	r2, r0
 80097a6:	4b05      	ldr	r3, [pc, #20]	@ (80097bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80097a8:	689b      	ldr	r3, [r3, #8]
 80097aa:	0a9b      	lsrs	r3, r3, #10
 80097ac:	f003 0307 	and.w	r3, r3, #7
 80097b0:	4903      	ldr	r1, [pc, #12]	@ (80097c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80097b2:	5ccb      	ldrb	r3, [r1, r3]
 80097b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80097b8:	4618      	mov	r0, r3
 80097ba:	bd80      	pop	{r7, pc}
 80097bc:	40023800 	.word	0x40023800
 80097c0:	0801dd38 	.word	0x0801dd38

080097c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80097c4:	b580      	push	{r7, lr}
 80097c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80097c8:	f7ff ffdc 	bl	8009784 <HAL_RCC_GetHCLKFreq>
 80097cc:	4602      	mov	r2, r0
 80097ce:	4b05      	ldr	r3, [pc, #20]	@ (80097e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80097d0:	689b      	ldr	r3, [r3, #8]
 80097d2:	0b5b      	lsrs	r3, r3, #13
 80097d4:	f003 0307 	and.w	r3, r3, #7
 80097d8:	4903      	ldr	r1, [pc, #12]	@ (80097e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80097da:	5ccb      	ldrb	r3, [r1, r3]
 80097dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80097e0:	4618      	mov	r0, r3
 80097e2:	bd80      	pop	{r7, pc}
 80097e4:	40023800 	.word	0x40023800
 80097e8:	0801dd38 	.word	0x0801dd38

080097ec <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80097ec:	b480      	push	{r7}
 80097ee:	b083      	sub	sp, #12
 80097f0:	af00      	add	r7, sp, #0
 80097f2:	6078      	str	r0, [r7, #4]
 80097f4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	220f      	movs	r2, #15
 80097fa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80097fc:	4b12      	ldr	r3, [pc, #72]	@ (8009848 <HAL_RCC_GetClockConfig+0x5c>)
 80097fe:	689b      	ldr	r3, [r3, #8]
 8009800:	f003 0203 	and.w	r2, r3, #3
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8009808:	4b0f      	ldr	r3, [pc, #60]	@ (8009848 <HAL_RCC_GetClockConfig+0x5c>)
 800980a:	689b      	ldr	r3, [r3, #8]
 800980c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8009814:	4b0c      	ldr	r3, [pc, #48]	@ (8009848 <HAL_RCC_GetClockConfig+0x5c>)
 8009816:	689b      	ldr	r3, [r3, #8]
 8009818:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8009820:	4b09      	ldr	r3, [pc, #36]	@ (8009848 <HAL_RCC_GetClockConfig+0x5c>)
 8009822:	689b      	ldr	r3, [r3, #8]
 8009824:	08db      	lsrs	r3, r3, #3
 8009826:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800982e:	4b07      	ldr	r3, [pc, #28]	@ (800984c <HAL_RCC_GetClockConfig+0x60>)
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	f003 020f 	and.w	r2, r3, #15
 8009836:	683b      	ldr	r3, [r7, #0]
 8009838:	601a      	str	r2, [r3, #0]
}
 800983a:	bf00      	nop
 800983c:	370c      	adds	r7, #12
 800983e:	46bd      	mov	sp, r7
 8009840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009844:	4770      	bx	lr
 8009846:	bf00      	nop
 8009848:	40023800 	.word	0x40023800
 800984c:	40023c00 	.word	0x40023c00

08009850 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009850:	b580      	push	{r7, lr}
 8009852:	b088      	sub	sp, #32
 8009854:	af00      	add	r7, sp, #0
 8009856:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8009858:	2300      	movs	r3, #0
 800985a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800985c:	2300      	movs	r3, #0
 800985e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8009860:	2300      	movs	r3, #0
 8009862:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8009864:	2300      	movs	r3, #0
 8009866:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8009868:	2300      	movs	r3, #0
 800986a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	f003 0301 	and.w	r3, r3, #1
 8009874:	2b00      	cmp	r3, #0
 8009876:	d012      	beq.n	800989e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8009878:	4b69      	ldr	r3, [pc, #420]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800987a:	689b      	ldr	r3, [r3, #8]
 800987c:	4a68      	ldr	r2, [pc, #416]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800987e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009882:	6093      	str	r3, [r2, #8]
 8009884:	4b66      	ldr	r3, [pc, #408]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009886:	689a      	ldr	r2, [r3, #8]
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800988c:	4964      	ldr	r1, [pc, #400]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800988e:	4313      	orrs	r3, r2
 8009890:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009896:	2b00      	cmp	r3, #0
 8009898:	d101      	bne.n	800989e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800989a:	2301      	movs	r3, #1
 800989c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d017      	beq.n	80098da <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80098aa:	4b5d      	ldr	r3, [pc, #372]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80098ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80098b0:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098b8:	4959      	ldr	r1, [pc, #356]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80098ba:	4313      	orrs	r3, r2
 80098bc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098c4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80098c8:	d101      	bne.n	80098ce <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80098ca:	2301      	movs	r3, #1
 80098cc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d101      	bne.n	80098da <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80098d6:	2301      	movs	r3, #1
 80098d8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d017      	beq.n	8009916 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80098e6:	4b4e      	ldr	r3, [pc, #312]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80098e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80098ec:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098f4:	494a      	ldr	r1, [pc, #296]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80098f6:	4313      	orrs	r3, r2
 80098f8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009900:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009904:	d101      	bne.n	800990a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8009906:	2301      	movs	r3, #1
 8009908:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800990e:	2b00      	cmp	r3, #0
 8009910:	d101      	bne.n	8009916 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8009912:	2301      	movs	r3, #1
 8009914:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800991e:	2b00      	cmp	r3, #0
 8009920:	d001      	beq.n	8009926 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8009922:	2301      	movs	r3, #1
 8009924:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	f003 0320 	and.w	r3, r3, #32
 800992e:	2b00      	cmp	r3, #0
 8009930:	f000 808b 	beq.w	8009a4a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8009934:	4b3a      	ldr	r3, [pc, #232]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009936:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009938:	4a39      	ldr	r2, [pc, #228]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800993a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800993e:	6413      	str	r3, [r2, #64]	@ 0x40
 8009940:	4b37      	ldr	r3, [pc, #220]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009944:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009948:	60bb      	str	r3, [r7, #8]
 800994a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800994c:	4b35      	ldr	r3, [pc, #212]	@ (8009a24 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	4a34      	ldr	r2, [pc, #208]	@ (8009a24 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8009952:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009956:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009958:	f7fc faa0 	bl	8005e9c <HAL_GetTick>
 800995c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800995e:	e008      	b.n	8009972 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009960:	f7fc fa9c 	bl	8005e9c <HAL_GetTick>
 8009964:	4602      	mov	r2, r0
 8009966:	697b      	ldr	r3, [r7, #20]
 8009968:	1ad3      	subs	r3, r2, r3
 800996a:	2b64      	cmp	r3, #100	@ 0x64
 800996c:	d901      	bls.n	8009972 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800996e:	2303      	movs	r3, #3
 8009970:	e357      	b.n	800a022 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8009972:	4b2c      	ldr	r3, [pc, #176]	@ (8009a24 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800997a:	2b00      	cmp	r3, #0
 800997c:	d0f0      	beq.n	8009960 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800997e:	4b28      	ldr	r3, [pc, #160]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009980:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009982:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009986:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8009988:	693b      	ldr	r3, [r7, #16]
 800998a:	2b00      	cmp	r3, #0
 800998c:	d035      	beq.n	80099fa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009992:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009996:	693a      	ldr	r2, [r7, #16]
 8009998:	429a      	cmp	r2, r3
 800999a:	d02e      	beq.n	80099fa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800999c:	4b20      	ldr	r3, [pc, #128]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800999e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80099a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80099a4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80099a6:	4b1e      	ldr	r3, [pc, #120]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80099a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80099aa:	4a1d      	ldr	r2, [pc, #116]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80099ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80099b0:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80099b2:	4b1b      	ldr	r3, [pc, #108]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80099b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80099b6:	4a1a      	ldr	r2, [pc, #104]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80099b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80099bc:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80099be:	4a18      	ldr	r2, [pc, #96]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80099c0:	693b      	ldr	r3, [r7, #16]
 80099c2:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80099c4:	4b16      	ldr	r3, [pc, #88]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80099c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80099c8:	f003 0301 	and.w	r3, r3, #1
 80099cc:	2b01      	cmp	r3, #1
 80099ce:	d114      	bne.n	80099fa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099d0:	f7fc fa64 	bl	8005e9c <HAL_GetTick>
 80099d4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80099d6:	e00a      	b.n	80099ee <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80099d8:	f7fc fa60 	bl	8005e9c <HAL_GetTick>
 80099dc:	4602      	mov	r2, r0
 80099de:	697b      	ldr	r3, [r7, #20]
 80099e0:	1ad3      	subs	r3, r2, r3
 80099e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80099e6:	4293      	cmp	r3, r2
 80099e8:	d901      	bls.n	80099ee <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80099ea:	2303      	movs	r3, #3
 80099ec:	e319      	b.n	800a022 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80099ee:	4b0c      	ldr	r3, [pc, #48]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80099f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80099f2:	f003 0302 	and.w	r3, r3, #2
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d0ee      	beq.n	80099d8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009a02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009a06:	d111      	bne.n	8009a2c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8009a08:	4b05      	ldr	r3, [pc, #20]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009a0a:	689b      	ldr	r3, [r3, #8]
 8009a0c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8009a14:	4b04      	ldr	r3, [pc, #16]	@ (8009a28 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8009a16:	400b      	ands	r3, r1
 8009a18:	4901      	ldr	r1, [pc, #4]	@ (8009a20 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8009a1a:	4313      	orrs	r3, r2
 8009a1c:	608b      	str	r3, [r1, #8]
 8009a1e:	e00b      	b.n	8009a38 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8009a20:	40023800 	.word	0x40023800
 8009a24:	40007000 	.word	0x40007000
 8009a28:	0ffffcff 	.word	0x0ffffcff
 8009a2c:	4baa      	ldr	r3, [pc, #680]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009a2e:	689b      	ldr	r3, [r3, #8]
 8009a30:	4aa9      	ldr	r2, [pc, #676]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009a32:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8009a36:	6093      	str	r3, [r2, #8]
 8009a38:	4ba7      	ldr	r3, [pc, #668]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009a3a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009a44:	49a4      	ldr	r1, [pc, #656]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009a46:	4313      	orrs	r3, r2
 8009a48:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	f003 0310 	and.w	r3, r3, #16
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d010      	beq.n	8009a78 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8009a56:	4ba0      	ldr	r3, [pc, #640]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009a58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009a5c:	4a9e      	ldr	r2, [pc, #632]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009a5e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009a62:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8009a66:	4b9c      	ldr	r3, [pc, #624]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009a68:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a70:	4999      	ldr	r1, [pc, #612]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009a72:	4313      	orrs	r3, r2
 8009a74:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d00a      	beq.n	8009a9a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009a84:	4b94      	ldr	r3, [pc, #592]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009a86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a8a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009a92:	4991      	ldr	r1, [pc, #580]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009a94:	4313      	orrs	r3, r2
 8009a96:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d00a      	beq.n	8009abc <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009aa6:	4b8c      	ldr	r3, [pc, #560]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009aa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009aac:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009ab4:	4988      	ldr	r1, [pc, #544]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009ab6:	4313      	orrs	r3, r2
 8009ab8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d00a      	beq.n	8009ade <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009ac8:	4b83      	ldr	r3, [pc, #524]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009aca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ace:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ad6:	4980      	ldr	r1, [pc, #512]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009ad8:	4313      	orrs	r3, r2
 8009ada:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d00a      	beq.n	8009b00 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009aea:	4b7b      	ldr	r3, [pc, #492]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009aec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009af0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009af8:	4977      	ldr	r1, [pc, #476]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009afa:	4313      	orrs	r3, r2
 8009afc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d00a      	beq.n	8009b22 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009b0c:	4b72      	ldr	r3, [pc, #456]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009b0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b12:	f023 0203 	bic.w	r2, r3, #3
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b1a:	496f      	ldr	r1, [pc, #444]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009b1c:	4313      	orrs	r3, r2
 8009b1e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d00a      	beq.n	8009b44 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009b2e:	4b6a      	ldr	r3, [pc, #424]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009b30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b34:	f023 020c 	bic.w	r2, r3, #12
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009b3c:	4966      	ldr	r1, [pc, #408]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009b3e:	4313      	orrs	r3, r2
 8009b40:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d00a      	beq.n	8009b66 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009b50:	4b61      	ldr	r3, [pc, #388]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009b52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b56:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009b5e:	495e      	ldr	r1, [pc, #376]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009b60:	4313      	orrs	r3, r2
 8009b62:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d00a      	beq.n	8009b88 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009b72:	4b59      	ldr	r3, [pc, #356]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009b74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b78:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009b80:	4955      	ldr	r1, [pc, #340]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009b82:	4313      	orrs	r3, r2
 8009b84:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d00a      	beq.n	8009baa <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8009b94:	4b50      	ldr	r3, [pc, #320]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009b96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b9a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ba2:	494d      	ldr	r1, [pc, #308]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009ba4:	4313      	orrs	r3, r2
 8009ba6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d00a      	beq.n	8009bcc <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8009bb6:	4b48      	ldr	r3, [pc, #288]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009bb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009bbc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009bc4:	4944      	ldr	r1, [pc, #272]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009bc6:	4313      	orrs	r3, r2
 8009bc8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d00a      	beq.n	8009bee <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8009bd8:	4b3f      	ldr	r3, [pc, #252]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009bda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009bde:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009be6:	493c      	ldr	r1, [pc, #240]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009be8:	4313      	orrs	r3, r2
 8009bea:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d00a      	beq.n	8009c10 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8009bfa:	4b37      	ldr	r3, [pc, #220]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009bfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c00:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009c08:	4933      	ldr	r1, [pc, #204]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009c0a:	4313      	orrs	r3, r2
 8009c0c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d00a      	beq.n	8009c32 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8009c1c:	4b2e      	ldr	r3, [pc, #184]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009c1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c22:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009c2a:	492b      	ldr	r1, [pc, #172]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009c2c:	4313      	orrs	r3, r2
 8009c2e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d011      	beq.n	8009c62 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8009c3e:	4b26      	ldr	r3, [pc, #152]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009c40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c44:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009c4c:	4922      	ldr	r1, [pc, #136]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009c4e:	4313      	orrs	r3, r2
 8009c50:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009c58:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009c5c:	d101      	bne.n	8009c62 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8009c5e:	2301      	movs	r3, #1
 8009c60:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	f003 0308 	and.w	r3, r3, #8
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d001      	beq.n	8009c72 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8009c6e:	2301      	movs	r3, #1
 8009c70:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d00a      	beq.n	8009c94 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009c7e:	4b16      	ldr	r3, [pc, #88]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009c80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c84:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009c8c:	4912      	ldr	r1, [pc, #72]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009c8e:	4313      	orrs	r3, r2
 8009c90:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d00b      	beq.n	8009cb8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8009ca0:	4b0d      	ldr	r3, [pc, #52]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009ca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ca6:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009cb0:	4909      	ldr	r1, [pc, #36]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009cb2:	4313      	orrs	r3, r2
 8009cb4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8009cb8:	69fb      	ldr	r3, [r7, #28]
 8009cba:	2b01      	cmp	r3, #1
 8009cbc:	d006      	beq.n	8009ccc <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	f000 80d9 	beq.w	8009e7e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8009ccc:	4b02      	ldr	r3, [pc, #8]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	4a01      	ldr	r2, [pc, #4]	@ (8009cd8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8009cd2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009cd6:	e001      	b.n	8009cdc <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8009cd8:	40023800 	.word	0x40023800
 8009cdc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009cde:	f7fc f8dd 	bl	8005e9c <HAL_GetTick>
 8009ce2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009ce4:	e008      	b.n	8009cf8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8009ce6:	f7fc f8d9 	bl	8005e9c <HAL_GetTick>
 8009cea:	4602      	mov	r2, r0
 8009cec:	697b      	ldr	r3, [r7, #20]
 8009cee:	1ad3      	subs	r3, r2, r3
 8009cf0:	2b64      	cmp	r3, #100	@ 0x64
 8009cf2:	d901      	bls.n	8009cf8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009cf4:	2303      	movs	r3, #3
 8009cf6:	e194      	b.n	800a022 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009cf8:	4b6c      	ldr	r3, [pc, #432]	@ (8009eac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d1f0      	bne.n	8009ce6 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	f003 0301 	and.w	r3, r3, #1
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d021      	beq.n	8009d54 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d11d      	bne.n	8009d54 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8009d18:	4b64      	ldr	r3, [pc, #400]	@ (8009eac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009d1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009d1e:	0c1b      	lsrs	r3, r3, #16
 8009d20:	f003 0303 	and.w	r3, r3, #3
 8009d24:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8009d26:	4b61      	ldr	r3, [pc, #388]	@ (8009eac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009d28:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009d2c:	0e1b      	lsrs	r3, r3, #24
 8009d2e:	f003 030f 	and.w	r3, r3, #15
 8009d32:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	685b      	ldr	r3, [r3, #4]
 8009d38:	019a      	lsls	r2, r3, #6
 8009d3a:	693b      	ldr	r3, [r7, #16]
 8009d3c:	041b      	lsls	r3, r3, #16
 8009d3e:	431a      	orrs	r2, r3
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	061b      	lsls	r3, r3, #24
 8009d44:	431a      	orrs	r2, r3
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	689b      	ldr	r3, [r3, #8]
 8009d4a:	071b      	lsls	r3, r3, #28
 8009d4c:	4957      	ldr	r1, [pc, #348]	@ (8009eac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009d4e:	4313      	orrs	r3, r2
 8009d50:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d004      	beq.n	8009d6a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d64:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009d68:	d00a      	beq.n	8009d80 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d02e      	beq.n	8009dd4 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d7a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009d7e:	d129      	bne.n	8009dd4 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8009d80:	4b4a      	ldr	r3, [pc, #296]	@ (8009eac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009d82:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009d86:	0c1b      	lsrs	r3, r3, #16
 8009d88:	f003 0303 	and.w	r3, r3, #3
 8009d8c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8009d8e:	4b47      	ldr	r3, [pc, #284]	@ (8009eac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009d90:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009d94:	0f1b      	lsrs	r3, r3, #28
 8009d96:	f003 0307 	and.w	r3, r3, #7
 8009d9a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	685b      	ldr	r3, [r3, #4]
 8009da0:	019a      	lsls	r2, r3, #6
 8009da2:	693b      	ldr	r3, [r7, #16]
 8009da4:	041b      	lsls	r3, r3, #16
 8009da6:	431a      	orrs	r2, r3
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	68db      	ldr	r3, [r3, #12]
 8009dac:	061b      	lsls	r3, r3, #24
 8009dae:	431a      	orrs	r2, r3
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	071b      	lsls	r3, r3, #28
 8009db4:	493d      	ldr	r1, [pc, #244]	@ (8009eac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009db6:	4313      	orrs	r3, r2
 8009db8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8009dbc:	4b3b      	ldr	r3, [pc, #236]	@ (8009eac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009dbe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009dc2:	f023 021f 	bic.w	r2, r3, #31
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009dca:	3b01      	subs	r3, #1
 8009dcc:	4937      	ldr	r1, [pc, #220]	@ (8009eac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009dce:	4313      	orrs	r3, r2
 8009dd0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d01d      	beq.n	8009e1c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8009de0:	4b32      	ldr	r3, [pc, #200]	@ (8009eac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009de2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009de6:	0e1b      	lsrs	r3, r3, #24
 8009de8:	f003 030f 	and.w	r3, r3, #15
 8009dec:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8009dee:	4b2f      	ldr	r3, [pc, #188]	@ (8009eac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009df0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009df4:	0f1b      	lsrs	r3, r3, #28
 8009df6:	f003 0307 	and.w	r3, r3, #7
 8009dfa:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	685b      	ldr	r3, [r3, #4]
 8009e00:	019a      	lsls	r2, r3, #6
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	691b      	ldr	r3, [r3, #16]
 8009e06:	041b      	lsls	r3, r3, #16
 8009e08:	431a      	orrs	r2, r3
 8009e0a:	693b      	ldr	r3, [r7, #16]
 8009e0c:	061b      	lsls	r3, r3, #24
 8009e0e:	431a      	orrs	r2, r3
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	071b      	lsls	r3, r3, #28
 8009e14:	4925      	ldr	r1, [pc, #148]	@ (8009eac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009e16:	4313      	orrs	r3, r2
 8009e18:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d011      	beq.n	8009e4c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	685b      	ldr	r3, [r3, #4]
 8009e2c:	019a      	lsls	r2, r3, #6
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	691b      	ldr	r3, [r3, #16]
 8009e32:	041b      	lsls	r3, r3, #16
 8009e34:	431a      	orrs	r2, r3
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	68db      	ldr	r3, [r3, #12]
 8009e3a:	061b      	lsls	r3, r3, #24
 8009e3c:	431a      	orrs	r2, r3
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	689b      	ldr	r3, [r3, #8]
 8009e42:	071b      	lsls	r3, r3, #28
 8009e44:	4919      	ldr	r1, [pc, #100]	@ (8009eac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009e46:	4313      	orrs	r3, r2
 8009e48:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8009e4c:	4b17      	ldr	r3, [pc, #92]	@ (8009eac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	4a16      	ldr	r2, [pc, #88]	@ (8009eac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009e52:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009e56:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009e58:	f7fc f820 	bl	8005e9c <HAL_GetTick>
 8009e5c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009e5e:	e008      	b.n	8009e72 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8009e60:	f7fc f81c 	bl	8005e9c <HAL_GetTick>
 8009e64:	4602      	mov	r2, r0
 8009e66:	697b      	ldr	r3, [r7, #20]
 8009e68:	1ad3      	subs	r3, r2, r3
 8009e6a:	2b64      	cmp	r3, #100	@ 0x64
 8009e6c:	d901      	bls.n	8009e72 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009e6e:	2303      	movs	r3, #3
 8009e70:	e0d7      	b.n	800a022 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009e72:	4b0e      	ldr	r3, [pc, #56]	@ (8009eac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d0f0      	beq.n	8009e60 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8009e7e:	69bb      	ldr	r3, [r7, #24]
 8009e80:	2b01      	cmp	r3, #1
 8009e82:	f040 80cd 	bne.w	800a020 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8009e86:	4b09      	ldr	r3, [pc, #36]	@ (8009eac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	4a08      	ldr	r2, [pc, #32]	@ (8009eac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009e8c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009e90:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009e92:	f7fc f803 	bl	8005e9c <HAL_GetTick>
 8009e96:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8009e98:	e00a      	b.n	8009eb0 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8009e9a:	f7fb ffff 	bl	8005e9c <HAL_GetTick>
 8009e9e:	4602      	mov	r2, r0
 8009ea0:	697b      	ldr	r3, [r7, #20]
 8009ea2:	1ad3      	subs	r3, r2, r3
 8009ea4:	2b64      	cmp	r3, #100	@ 0x64
 8009ea6:	d903      	bls.n	8009eb0 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009ea8:	2303      	movs	r3, #3
 8009eaa:	e0ba      	b.n	800a022 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8009eac:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8009eb0:	4b5e      	ldr	r3, [pc, #376]	@ (800a02c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009eb8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009ebc:	d0ed      	beq.n	8009e9a <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d003      	beq.n	8009ed2 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d009      	beq.n	8009ee6 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d02e      	beq.n	8009f3c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d12a      	bne.n	8009f3c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8009ee6:	4b51      	ldr	r3, [pc, #324]	@ (800a02c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009ee8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009eec:	0c1b      	lsrs	r3, r3, #16
 8009eee:	f003 0303 	and.w	r3, r3, #3
 8009ef2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8009ef4:	4b4d      	ldr	r3, [pc, #308]	@ (800a02c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009ef6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009efa:	0f1b      	lsrs	r3, r3, #28
 8009efc:	f003 0307 	and.w	r3, r3, #7
 8009f00:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	695b      	ldr	r3, [r3, #20]
 8009f06:	019a      	lsls	r2, r3, #6
 8009f08:	693b      	ldr	r3, [r7, #16]
 8009f0a:	041b      	lsls	r3, r3, #16
 8009f0c:	431a      	orrs	r2, r3
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	699b      	ldr	r3, [r3, #24]
 8009f12:	061b      	lsls	r3, r3, #24
 8009f14:	431a      	orrs	r2, r3
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	071b      	lsls	r3, r3, #28
 8009f1a:	4944      	ldr	r1, [pc, #272]	@ (800a02c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009f1c:	4313      	orrs	r3, r2
 8009f1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8009f22:	4b42      	ldr	r3, [pc, #264]	@ (800a02c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009f24:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009f28:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f30:	3b01      	subs	r3, #1
 8009f32:	021b      	lsls	r3, r3, #8
 8009f34:	493d      	ldr	r1, [pc, #244]	@ (800a02c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009f36:	4313      	orrs	r3, r2
 8009f38:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d022      	beq.n	8009f8e <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009f4c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009f50:	d11d      	bne.n	8009f8e <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8009f52:	4b36      	ldr	r3, [pc, #216]	@ (800a02c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009f54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f58:	0e1b      	lsrs	r3, r3, #24
 8009f5a:	f003 030f 	and.w	r3, r3, #15
 8009f5e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8009f60:	4b32      	ldr	r3, [pc, #200]	@ (800a02c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009f62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f66:	0f1b      	lsrs	r3, r3, #28
 8009f68:	f003 0307 	and.w	r3, r3, #7
 8009f6c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	695b      	ldr	r3, [r3, #20]
 8009f72:	019a      	lsls	r2, r3, #6
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	6a1b      	ldr	r3, [r3, #32]
 8009f78:	041b      	lsls	r3, r3, #16
 8009f7a:	431a      	orrs	r2, r3
 8009f7c:	693b      	ldr	r3, [r7, #16]
 8009f7e:	061b      	lsls	r3, r3, #24
 8009f80:	431a      	orrs	r2, r3
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	071b      	lsls	r3, r3, #28
 8009f86:	4929      	ldr	r1, [pc, #164]	@ (800a02c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009f88:	4313      	orrs	r3, r2
 8009f8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	f003 0308 	and.w	r3, r3, #8
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d028      	beq.n	8009fec <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8009f9a:	4b24      	ldr	r3, [pc, #144]	@ (800a02c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009f9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009fa0:	0e1b      	lsrs	r3, r3, #24
 8009fa2:	f003 030f 	and.w	r3, r3, #15
 8009fa6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8009fa8:	4b20      	ldr	r3, [pc, #128]	@ (800a02c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009faa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009fae:	0c1b      	lsrs	r3, r3, #16
 8009fb0:	f003 0303 	and.w	r3, r3, #3
 8009fb4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	695b      	ldr	r3, [r3, #20]
 8009fba:	019a      	lsls	r2, r3, #6
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	041b      	lsls	r3, r3, #16
 8009fc0:	431a      	orrs	r2, r3
 8009fc2:	693b      	ldr	r3, [r7, #16]
 8009fc4:	061b      	lsls	r3, r3, #24
 8009fc6:	431a      	orrs	r2, r3
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	69db      	ldr	r3, [r3, #28]
 8009fcc:	071b      	lsls	r3, r3, #28
 8009fce:	4917      	ldr	r1, [pc, #92]	@ (800a02c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009fd0:	4313      	orrs	r3, r2
 8009fd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8009fd6:	4b15      	ldr	r3, [pc, #84]	@ (800a02c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009fd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009fdc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fe4:	4911      	ldr	r1, [pc, #68]	@ (800a02c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009fe6:	4313      	orrs	r3, r2
 8009fe8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8009fec:	4b0f      	ldr	r3, [pc, #60]	@ (800a02c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	4a0e      	ldr	r2, [pc, #56]	@ (800a02c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009ff2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009ff6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009ff8:	f7fb ff50 	bl	8005e9c <HAL_GetTick>
 8009ffc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8009ffe:	e008      	b.n	800a012 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800a000:	f7fb ff4c 	bl	8005e9c <HAL_GetTick>
 800a004:	4602      	mov	r2, r0
 800a006:	697b      	ldr	r3, [r7, #20]
 800a008:	1ad3      	subs	r3, r2, r3
 800a00a:	2b64      	cmp	r3, #100	@ 0x64
 800a00c:	d901      	bls.n	800a012 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a00e:	2303      	movs	r3, #3
 800a010:	e007      	b.n	800a022 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800a012:	4b06      	ldr	r3, [pc, #24]	@ (800a02c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a01a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a01e:	d1ef      	bne.n	800a000 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800a020:	2300      	movs	r3, #0
}
 800a022:	4618      	mov	r0, r3
 800a024:	3720      	adds	r7, #32
 800a026:	46bd      	mov	sp, r7
 800a028:	bd80      	pop	{r7, pc}
 800a02a:	bf00      	nop
 800a02c:	40023800 	.word	0x40023800

0800a030 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800a030:	b580      	push	{r7, lr}
 800a032:	b084      	sub	sp, #16
 800a034:	af00      	add	r7, sp, #0
 800a036:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800a038:	2301      	movs	r3, #1
 800a03a:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d101      	bne.n	800a046 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800a042:	2301      	movs	r3, #1
 800a044:	e071      	b.n	800a12a <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	7f5b      	ldrb	r3, [r3, #29]
 800a04a:	b2db      	uxtb	r3, r3
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d105      	bne.n	800a05c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	2200      	movs	r2, #0
 800a054:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800a056:	6878      	ldr	r0, [r7, #4]
 800a058:	f7f9 fbf8 	bl	800384c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	2202      	movs	r2, #2
 800a060:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	68db      	ldr	r3, [r3, #12]
 800a068:	f003 0310 	and.w	r3, r3, #16
 800a06c:	2b10      	cmp	r3, #16
 800a06e:	d053      	beq.n	800a118 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	22ca      	movs	r2, #202	@ 0xca
 800a076:	625a      	str	r2, [r3, #36]	@ 0x24
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	2253      	movs	r2, #83	@ 0x53
 800a07e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800a080:	6878      	ldr	r0, [r7, #4]
 800a082:	f000 fac9 	bl	800a618 <RTC_EnterInitMode>
 800a086:	4603      	mov	r3, r0
 800a088:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800a08a:	7bfb      	ldrb	r3, [r7, #15]
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d12a      	bne.n	800a0e6 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	6899      	ldr	r1, [r3, #8]
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	681a      	ldr	r2, [r3, #0]
 800a09a:	4b26      	ldr	r3, [pc, #152]	@ (800a134 <HAL_RTC_Init+0x104>)
 800a09c:	400b      	ands	r3, r1
 800a09e:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	6899      	ldr	r1, [r3, #8]
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	685a      	ldr	r2, [r3, #4]
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	691b      	ldr	r3, [r3, #16]
 800a0ae:	431a      	orrs	r2, r3
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	695b      	ldr	r3, [r3, #20]
 800a0b4:	431a      	orrs	r2, r3
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	430a      	orrs	r2, r1
 800a0bc:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	687a      	ldr	r2, [r7, #4]
 800a0c4:	68d2      	ldr	r2, [r2, #12]
 800a0c6:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	6919      	ldr	r1, [r3, #16]
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	689b      	ldr	r3, [r3, #8]
 800a0d2:	041a      	lsls	r2, r3, #16
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	430a      	orrs	r2, r1
 800a0da:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800a0dc:	6878      	ldr	r0, [r7, #4]
 800a0de:	f000 fad2 	bl	800a686 <RTC_ExitInitMode>
 800a0e2:	4603      	mov	r3, r0
 800a0e4:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800a0e6:	7bfb      	ldrb	r3, [r7, #15]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d110      	bne.n	800a10e <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	f022 0208 	bic.w	r2, r2, #8
 800a0fa:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	699a      	ldr	r2, [r3, #24]
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	430a      	orrs	r2, r1
 800a10c:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	22ff      	movs	r2, #255	@ 0xff
 800a114:	625a      	str	r2, [r3, #36]	@ 0x24
 800a116:	e001      	b.n	800a11c <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800a118:	2300      	movs	r3, #0
 800a11a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800a11c:	7bfb      	ldrb	r3, [r7, #15]
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d102      	bne.n	800a128 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	2201      	movs	r2, #1
 800a126:	775a      	strb	r2, [r3, #29]
  }

  return status;
 800a128:	7bfb      	ldrb	r3, [r7, #15]
}
 800a12a:	4618      	mov	r0, r3
 800a12c:	3710      	adds	r7, #16
 800a12e:	46bd      	mov	sp, r7
 800a130:	bd80      	pop	{r7, pc}
 800a132:	bf00      	nop
 800a134:	ff8fffbf 	.word	0xff8fffbf

0800a138 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800a138:	b590      	push	{r4, r7, lr}
 800a13a:	b087      	sub	sp, #28
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	60f8      	str	r0, [r7, #12]
 800a140:	60b9      	str	r1, [r7, #8]
 800a142:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800a144:	2300      	movs	r3, #0
 800a146:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	7f1b      	ldrb	r3, [r3, #28]
 800a14c:	2b01      	cmp	r3, #1
 800a14e:	d101      	bne.n	800a154 <HAL_RTC_SetTime+0x1c>
 800a150:	2302      	movs	r3, #2
 800a152:	e085      	b.n	800a260 <HAL_RTC_SetTime+0x128>
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	2201      	movs	r2, #1
 800a158:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	2202      	movs	r2, #2
 800a15e:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	2b00      	cmp	r3, #0
 800a164:	d126      	bne.n	800a1b4 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	689b      	ldr	r3, [r3, #8]
 800a16c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a170:	2b00      	cmp	r3, #0
 800a172:	d102      	bne.n	800a17a <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800a174:	68bb      	ldr	r3, [r7, #8]
 800a176:	2200      	movs	r2, #0
 800a178:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800a17a:	68bb      	ldr	r3, [r7, #8]
 800a17c:	781b      	ldrb	r3, [r3, #0]
 800a17e:	4618      	mov	r0, r3
 800a180:	f000 faa6 	bl	800a6d0 <RTC_ByteToBcd2>
 800a184:	4603      	mov	r3, r0
 800a186:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800a188:	68bb      	ldr	r3, [r7, #8]
 800a18a:	785b      	ldrb	r3, [r3, #1]
 800a18c:	4618      	mov	r0, r3
 800a18e:	f000 fa9f 	bl	800a6d0 <RTC_ByteToBcd2>
 800a192:	4603      	mov	r3, r0
 800a194:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800a196:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800a198:	68bb      	ldr	r3, [r7, #8]
 800a19a:	789b      	ldrb	r3, [r3, #2]
 800a19c:	4618      	mov	r0, r3
 800a19e:	f000 fa97 	bl	800a6d0 <RTC_ByteToBcd2>
 800a1a2:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800a1a4:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800a1a8:	68bb      	ldr	r3, [r7, #8]
 800a1aa:	78db      	ldrb	r3, [r3, #3]
 800a1ac:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800a1ae:	4313      	orrs	r3, r2
 800a1b0:	617b      	str	r3, [r7, #20]
 800a1b2:	e018      	b.n	800a1e6 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	689b      	ldr	r3, [r3, #8]
 800a1ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d102      	bne.n	800a1c8 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800a1c2:	68bb      	ldr	r3, [r7, #8]
 800a1c4:	2200      	movs	r2, #0
 800a1c6:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800a1c8:	68bb      	ldr	r3, [r7, #8]
 800a1ca:	781b      	ldrb	r3, [r3, #0]
 800a1cc:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800a1ce:	68bb      	ldr	r3, [r7, #8]
 800a1d0:	785b      	ldrb	r3, [r3, #1]
 800a1d2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800a1d4:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800a1d6:	68ba      	ldr	r2, [r7, #8]
 800a1d8:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800a1da:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800a1dc:	68bb      	ldr	r3, [r7, #8]
 800a1de:	78db      	ldrb	r3, [r3, #3]
 800a1e0:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800a1e2:	4313      	orrs	r3, r2
 800a1e4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	22ca      	movs	r2, #202	@ 0xca
 800a1ec:	625a      	str	r2, [r3, #36]	@ 0x24
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	2253      	movs	r2, #83	@ 0x53
 800a1f4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800a1f6:	68f8      	ldr	r0, [r7, #12]
 800a1f8:	f000 fa0e 	bl	800a618 <RTC_EnterInitMode>
 800a1fc:	4603      	mov	r3, r0
 800a1fe:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800a200:	7cfb      	ldrb	r3, [r7, #19]
 800a202:	2b00      	cmp	r3, #0
 800a204:	d11e      	bne.n	800a244 <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	681a      	ldr	r2, [r3, #0]
 800a20a:	6979      	ldr	r1, [r7, #20]
 800a20c:	4b16      	ldr	r3, [pc, #88]	@ (800a268 <HAL_RTC_SetTime+0x130>)
 800a20e:	400b      	ands	r3, r1
 800a210:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	689a      	ldr	r2, [r3, #8]
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800a220:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	6899      	ldr	r1, [r3, #8]
 800a228:	68bb      	ldr	r3, [r7, #8]
 800a22a:	68da      	ldr	r2, [r3, #12]
 800a22c:	68bb      	ldr	r3, [r7, #8]
 800a22e:	691b      	ldr	r3, [r3, #16]
 800a230:	431a      	orrs	r2, r3
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	430a      	orrs	r2, r1
 800a238:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800a23a:	68f8      	ldr	r0, [r7, #12]
 800a23c:	f000 fa23 	bl	800a686 <RTC_ExitInitMode>
 800a240:	4603      	mov	r3, r0
 800a242:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800a244:	7cfb      	ldrb	r3, [r7, #19]
 800a246:	2b00      	cmp	r3, #0
 800a248:	d102      	bne.n	800a250 <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	2201      	movs	r2, #1
 800a24e:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	22ff      	movs	r2, #255	@ 0xff
 800a256:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	2200      	movs	r2, #0
 800a25c:	771a      	strb	r2, [r3, #28]

  return status;
 800a25e:	7cfb      	ldrb	r3, [r7, #19]
}
 800a260:	4618      	mov	r0, r3
 800a262:	371c      	adds	r7, #28
 800a264:	46bd      	mov	sp, r7
 800a266:	bd90      	pop	{r4, r7, pc}
 800a268:	007f7f7f 	.word	0x007f7f7f

0800a26c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800a26c:	b590      	push	{r4, r7, lr}
 800a26e:	b087      	sub	sp, #28
 800a270:	af00      	add	r7, sp, #0
 800a272:	60f8      	str	r0, [r7, #12]
 800a274:	60b9      	str	r1, [r7, #8]
 800a276:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800a278:	2300      	movs	r3, #0
 800a27a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	7f1b      	ldrb	r3, [r3, #28]
 800a280:	2b01      	cmp	r3, #1
 800a282:	d101      	bne.n	800a288 <HAL_RTC_SetDate+0x1c>
 800a284:	2302      	movs	r3, #2
 800a286:	e06f      	b.n	800a368 <HAL_RTC_SetDate+0xfc>
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	2201      	movs	r2, #1
 800a28c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	2202      	movs	r2, #2
 800a292:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	2b00      	cmp	r3, #0
 800a298:	d10e      	bne.n	800a2b8 <HAL_RTC_SetDate+0x4c>
 800a29a:	68bb      	ldr	r3, [r7, #8]
 800a29c:	785b      	ldrb	r3, [r3, #1]
 800a29e:	f003 0310 	and.w	r3, r3, #16
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d008      	beq.n	800a2b8 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800a2a6:	68bb      	ldr	r3, [r7, #8]
 800a2a8:	785b      	ldrb	r3, [r3, #1]
 800a2aa:	f023 0310 	bic.w	r3, r3, #16
 800a2ae:	b2db      	uxtb	r3, r3
 800a2b0:	330a      	adds	r3, #10
 800a2b2:	b2da      	uxtb	r2, r3
 800a2b4:	68bb      	ldr	r3, [r7, #8]
 800a2b6:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d11c      	bne.n	800a2f8 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800a2be:	68bb      	ldr	r3, [r7, #8]
 800a2c0:	78db      	ldrb	r3, [r3, #3]
 800a2c2:	4618      	mov	r0, r3
 800a2c4:	f000 fa04 	bl	800a6d0 <RTC_ByteToBcd2>
 800a2c8:	4603      	mov	r3, r0
 800a2ca:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800a2cc:	68bb      	ldr	r3, [r7, #8]
 800a2ce:	785b      	ldrb	r3, [r3, #1]
 800a2d0:	4618      	mov	r0, r3
 800a2d2:	f000 f9fd 	bl	800a6d0 <RTC_ByteToBcd2>
 800a2d6:	4603      	mov	r3, r0
 800a2d8:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800a2da:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800a2dc:	68bb      	ldr	r3, [r7, #8]
 800a2de:	789b      	ldrb	r3, [r3, #2]
 800a2e0:	4618      	mov	r0, r3
 800a2e2:	f000 f9f5 	bl	800a6d0 <RTC_ByteToBcd2>
 800a2e6:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800a2e8:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800a2ec:	68bb      	ldr	r3, [r7, #8]
 800a2ee:	781b      	ldrb	r3, [r3, #0]
 800a2f0:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800a2f2:	4313      	orrs	r3, r2
 800a2f4:	617b      	str	r3, [r7, #20]
 800a2f6:	e00e      	b.n	800a316 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800a2f8:	68bb      	ldr	r3, [r7, #8]
 800a2fa:	78db      	ldrb	r3, [r3, #3]
 800a2fc:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800a2fe:	68bb      	ldr	r3, [r7, #8]
 800a300:	785b      	ldrb	r3, [r3, #1]
 800a302:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800a304:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800a306:	68ba      	ldr	r2, [r7, #8]
 800a308:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800a30a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800a30c:	68bb      	ldr	r3, [r7, #8]
 800a30e:	781b      	ldrb	r3, [r3, #0]
 800a310:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800a312:	4313      	orrs	r3, r2
 800a314:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	22ca      	movs	r2, #202	@ 0xca
 800a31c:	625a      	str	r2, [r3, #36]	@ 0x24
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	2253      	movs	r2, #83	@ 0x53
 800a324:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800a326:	68f8      	ldr	r0, [r7, #12]
 800a328:	f000 f976 	bl	800a618 <RTC_EnterInitMode>
 800a32c:	4603      	mov	r3, r0
 800a32e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800a330:	7cfb      	ldrb	r3, [r7, #19]
 800a332:	2b00      	cmp	r3, #0
 800a334:	d10a      	bne.n	800a34c <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	681a      	ldr	r2, [r3, #0]
 800a33a:	6979      	ldr	r1, [r7, #20]
 800a33c:	4b0c      	ldr	r3, [pc, #48]	@ (800a370 <HAL_RTC_SetDate+0x104>)
 800a33e:	400b      	ands	r3, r1
 800a340:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800a342:	68f8      	ldr	r0, [r7, #12]
 800a344:	f000 f99f 	bl	800a686 <RTC_ExitInitMode>
 800a348:	4603      	mov	r3, r0
 800a34a:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800a34c:	7cfb      	ldrb	r3, [r7, #19]
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d102      	bne.n	800a358 <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	2201      	movs	r2, #1
 800a356:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	22ff      	movs	r2, #255	@ 0xff
 800a35e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	2200      	movs	r2, #0
 800a364:	771a      	strb	r2, [r3, #28]

  return status;
 800a366:	7cfb      	ldrb	r3, [r7, #19]
}
 800a368:	4618      	mov	r0, r3
 800a36a:	371c      	adds	r7, #28
 800a36c:	46bd      	mov	sp, r7
 800a36e:	bd90      	pop	{r4, r7, pc}
 800a370:	00ffff3f 	.word	0x00ffff3f

0800a374 <HAL_RTC_SetAlarm>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800a374:	b590      	push	{r4, r7, lr}
 800a376:	b089      	sub	sp, #36	@ 0x24
 800a378:	af00      	add	r7, sp, #0
 800a37a:	60f8      	str	r0, [r7, #12]
 800a37c:	60b9      	str	r1, [r7, #8]
 800a37e:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 800a380:	2300      	movs	r3, #0
 800a382:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U;
 800a384:	2300      	movs	r3, #0
 800a386:	61fb      	str	r3, [r7, #28]
  uint32_t subsecondtmpreg = 0U;
 800a388:	2300      	movs	r3, #0
 800a38a:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	7f1b      	ldrb	r3, [r3, #28]
 800a390:	2b01      	cmp	r3, #1
 800a392:	d101      	bne.n	800a398 <HAL_RTC_SetAlarm+0x24>
 800a394:	2302      	movs	r3, #2
 800a396:	e113      	b.n	800a5c0 <HAL_RTC_SetAlarm+0x24c>
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	2201      	movs	r2, #1
 800a39c:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	2202      	movs	r2, #2
 800a3a2:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d137      	bne.n	800a41a <HAL_RTC_SetAlarm+0xa6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	689b      	ldr	r3, [r3, #8]
 800a3b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d102      	bne.n	800a3be <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800a3b8:	68bb      	ldr	r3, [r7, #8]
 800a3ba:	2200      	movs	r2, #0
 800a3bc:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800a3be:	68bb      	ldr	r3, [r7, #8]
 800a3c0:	781b      	ldrb	r3, [r3, #0]
 800a3c2:	4618      	mov	r0, r3
 800a3c4:	f000 f984 	bl	800a6d0 <RTC_ByteToBcd2>
 800a3c8:	4603      	mov	r3, r0
 800a3ca:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800a3cc:	68bb      	ldr	r3, [r7, #8]
 800a3ce:	785b      	ldrb	r3, [r3, #1]
 800a3d0:	4618      	mov	r0, r3
 800a3d2:	f000 f97d 	bl	800a6d0 <RTC_ByteToBcd2>
 800a3d6:	4603      	mov	r3, r0
 800a3d8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800a3da:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800a3dc:	68bb      	ldr	r3, [r7, #8]
 800a3de:	789b      	ldrb	r3, [r3, #2]
 800a3e0:	4618      	mov	r0, r3
 800a3e2:	f000 f975 	bl	800a6d0 <RTC_ByteToBcd2>
 800a3e6:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800a3e8:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 800a3ec:	68bb      	ldr	r3, [r7, #8]
 800a3ee:	78db      	ldrb	r3, [r3, #3]
 800a3f0:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800a3f2:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800a3f6:	68bb      	ldr	r3, [r7, #8]
 800a3f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a3fc:	4618      	mov	r0, r3
 800a3fe:	f000 f967 	bl	800a6d0 <RTC_ByteToBcd2>
 800a402:	4603      	mov	r3, r0
 800a404:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 800a406:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 800a40a:	68bb      	ldr	r3, [r7, #8]
 800a40c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800a40e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800a410:	68bb      	ldr	r3, [r7, #8]
 800a412:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800a414:	4313      	orrs	r3, r2
 800a416:	61fb      	str	r3, [r7, #28]
 800a418:	e023      	b.n	800a462 <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	689b      	ldr	r3, [r3, #8]
 800a420:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a424:	2b00      	cmp	r3, #0
 800a426:	d102      	bne.n	800a42e <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800a428:	68bb      	ldr	r3, [r7, #8]
 800a42a:	2200      	movs	r2, #0
 800a42c:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800a42e:	68bb      	ldr	r3, [r7, #8]
 800a430:	781b      	ldrb	r3, [r3, #0]
 800a432:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800a434:	68bb      	ldr	r3, [r7, #8]
 800a436:	785b      	ldrb	r3, [r3, #1]
 800a438:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800a43a:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800a43c:	68ba      	ldr	r2, [r7, #8]
 800a43e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800a440:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 800a442:	68bb      	ldr	r3, [r7, #8]
 800a444:	78db      	ldrb	r3, [r3, #3]
 800a446:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800a448:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800a44a:	68bb      	ldr	r3, [r7, #8]
 800a44c:	f893 3020 	ldrb.w	r3, [r3, #32]
 800a450:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 800a452:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 800a454:	68bb      	ldr	r3, [r7, #8]
 800a456:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800a458:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 800a45a:	68bb      	ldr	r3, [r7, #8]
 800a45c:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800a45e:	4313      	orrs	r3, r2
 800a460:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800a462:	68bb      	ldr	r3, [r7, #8]
 800a464:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 800a466:	68bb      	ldr	r3, [r7, #8]
 800a468:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800a46a:	4313      	orrs	r3, r2
 800a46c:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	22ca      	movs	r2, #202	@ 0xca
 800a474:	625a      	str	r2, [r3, #36]	@ 0x24
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	2253      	movs	r2, #83	@ 0x53
 800a47c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 800a47e:	68bb      	ldr	r3, [r7, #8]
 800a480:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a482:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a486:	d148      	bne.n	800a51a <HAL_RTC_SetAlarm+0x1a6>
  {
    /* Disable the Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	689a      	ldr	r2, [r3, #8]
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a496:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	689a      	ldr	r2, [r3, #8]
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a4a6:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	68db      	ldr	r3, [r3, #12]
 800a4ae:	b2da      	uxtb	r2, r3
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 800a4b8:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a4ba:	f7fb fcef 	bl	8005e9c <HAL_GetTick>
 800a4be:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800a4c0:	e013      	b.n	800a4ea <HAL_RTC_SetAlarm+0x176>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800a4c2:	f7fb fceb 	bl	8005e9c <HAL_GetTick>
 800a4c6:	4602      	mov	r2, r0
 800a4c8:	69bb      	ldr	r3, [r7, #24]
 800a4ca:	1ad3      	subs	r3, r2, r3
 800a4cc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a4d0:	d90b      	bls.n	800a4ea <HAL_RTC_SetAlarm+0x176>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	22ff      	movs	r2, #255	@ 0xff
 800a4d8:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	2203      	movs	r2, #3
 800a4de:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	2200      	movs	r2, #0
 800a4e4:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800a4e6:	2303      	movs	r3, #3
 800a4e8:	e06a      	b.n	800a5c0 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	68db      	ldr	r3, [r3, #12]
 800a4f0:	f003 0301 	and.w	r3, r3, #1
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d0e4      	beq.n	800a4c2 <HAL_RTC_SetAlarm+0x14e>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	69fa      	ldr	r2, [r7, #28]
 800a4fe:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	697a      	ldr	r2, [r7, #20]
 800a506:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	689a      	ldr	r2, [r3, #8]
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a516:	609a      	str	r2, [r3, #8]
 800a518:	e047      	b.n	800a5aa <HAL_RTC_SetAlarm+0x236>
  }
  else
  {
    /* Disable the Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	689a      	ldr	r2, [r3, #8]
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800a528:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	689a      	ldr	r2, [r3, #8]
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a538:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	68db      	ldr	r3, [r3, #12]
 800a540:	b2da      	uxtb	r2, r3
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	f462 7220 	orn	r2, r2, #640	@ 0x280
 800a54a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a54c:	f7fb fca6 	bl	8005e9c <HAL_GetTick>
 800a550:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800a552:	e013      	b.n	800a57c <HAL_RTC_SetAlarm+0x208>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800a554:	f7fb fca2 	bl	8005e9c <HAL_GetTick>
 800a558:	4602      	mov	r2, r0
 800a55a:	69bb      	ldr	r3, [r7, #24]
 800a55c:	1ad3      	subs	r3, r2, r3
 800a55e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a562:	d90b      	bls.n	800a57c <HAL_RTC_SetAlarm+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	22ff      	movs	r2, #255	@ 0xff
 800a56a:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	2203      	movs	r2, #3
 800a570:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	2200      	movs	r2, #0
 800a576:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800a578:	2303      	movs	r3, #3
 800a57a:	e021      	b.n	800a5c0 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	68db      	ldr	r3, [r3, #12]
 800a582:	f003 0302 	and.w	r3, r3, #2
 800a586:	2b00      	cmp	r3, #0
 800a588:	d0e4      	beq.n	800a554 <HAL_RTC_SetAlarm+0x1e0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	69fa      	ldr	r2, [r7, #28]
 800a590:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	697a      	ldr	r2, [r7, #20]
 800a598:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	689a      	ldr	r2, [r3, #8]
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a5a8:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	22ff      	movs	r2, #255	@ 0xff
 800a5b0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	2201      	movs	r2, #1
 800a5b6:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	2200      	movs	r2, #0
 800a5bc:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800a5be:	2300      	movs	r3, #0
}
 800a5c0:	4618      	mov	r0, r3
 800a5c2:	3724      	adds	r7, #36	@ 0x24
 800a5c4:	46bd      	mov	sp, r7
 800a5c6:	bd90      	pop	{r4, r7, pc}

0800a5c8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800a5c8:	b580      	push	{r7, lr}
 800a5ca:	b084      	sub	sp, #16
 800a5cc:	af00      	add	r7, sp, #0
 800a5ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a5d0:	2300      	movs	r3, #0
 800a5d2:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	68da      	ldr	r2, [r3, #12]
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800a5e2:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800a5e4:	f7fb fc5a 	bl	8005e9c <HAL_GetTick>
 800a5e8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800a5ea:	e009      	b.n	800a600 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800a5ec:	f7fb fc56 	bl	8005e9c <HAL_GetTick>
 800a5f0:	4602      	mov	r2, r0
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	1ad3      	subs	r3, r2, r3
 800a5f6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a5fa:	d901      	bls.n	800a600 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800a5fc:	2303      	movs	r3, #3
 800a5fe:	e007      	b.n	800a610 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	68db      	ldr	r3, [r3, #12]
 800a606:	f003 0320 	and.w	r3, r3, #32
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d0ee      	beq.n	800a5ec <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800a60e:	2300      	movs	r3, #0
}
 800a610:	4618      	mov	r0, r3
 800a612:	3710      	adds	r7, #16
 800a614:	46bd      	mov	sp, r7
 800a616:	bd80      	pop	{r7, pc}

0800a618 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800a618:	b580      	push	{r7, lr}
 800a61a:	b084      	sub	sp, #16
 800a61c:	af00      	add	r7, sp, #0
 800a61e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a620:	2300      	movs	r3, #0
 800a622:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800a624:	2300      	movs	r3, #0
 800a626:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	68db      	ldr	r3, [r3, #12]
 800a62e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a632:	2b00      	cmp	r3, #0
 800a634:	d122      	bne.n	800a67c <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	68da      	ldr	r2, [r3, #12]
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800a644:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a646:	f7fb fc29 	bl	8005e9c <HAL_GetTick>
 800a64a:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800a64c:	e00c      	b.n	800a668 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800a64e:	f7fb fc25 	bl	8005e9c <HAL_GetTick>
 800a652:	4602      	mov	r2, r0
 800a654:	68bb      	ldr	r3, [r7, #8]
 800a656:	1ad3      	subs	r3, r2, r3
 800a658:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a65c:	d904      	bls.n	800a668 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	2204      	movs	r2, #4
 800a662:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800a664:	2301      	movs	r3, #1
 800a666:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	68db      	ldr	r3, [r3, #12]
 800a66e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a672:	2b00      	cmp	r3, #0
 800a674:	d102      	bne.n	800a67c <RTC_EnterInitMode+0x64>
 800a676:	7bfb      	ldrb	r3, [r7, #15]
 800a678:	2b01      	cmp	r3, #1
 800a67a:	d1e8      	bne.n	800a64e <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800a67c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a67e:	4618      	mov	r0, r3
 800a680:	3710      	adds	r7, #16
 800a682:	46bd      	mov	sp, r7
 800a684:	bd80      	pop	{r7, pc}

0800a686 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800a686:	b580      	push	{r7, lr}
 800a688:	b084      	sub	sp, #16
 800a68a:	af00      	add	r7, sp, #0
 800a68c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a68e:	2300      	movs	r3, #0
 800a690:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	68da      	ldr	r2, [r3, #12]
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a6a0:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	689b      	ldr	r3, [r3, #8]
 800a6a8:	f003 0320 	and.w	r3, r3, #32
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d10a      	bne.n	800a6c6 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a6b0:	6878      	ldr	r0, [r7, #4]
 800a6b2:	f7ff ff89 	bl	800a5c8 <HAL_RTC_WaitForSynchro>
 800a6b6:	4603      	mov	r3, r0
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d004      	beq.n	800a6c6 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	2204      	movs	r2, #4
 800a6c0:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800a6c2:	2301      	movs	r3, #1
 800a6c4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800a6c6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6c8:	4618      	mov	r0, r3
 800a6ca:	3710      	adds	r7, #16
 800a6cc:	46bd      	mov	sp, r7
 800a6ce:	bd80      	pop	{r7, pc}

0800a6d0 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800a6d0:	b480      	push	{r7}
 800a6d2:	b085      	sub	sp, #20
 800a6d4:	af00      	add	r7, sp, #0
 800a6d6:	4603      	mov	r3, r0
 800a6d8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800a6da:	2300      	movs	r3, #0
 800a6dc:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800a6de:	e005      	b.n	800a6ec <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	3301      	adds	r3, #1
 800a6e4:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800a6e6:	79fb      	ldrb	r3, [r7, #7]
 800a6e8:	3b0a      	subs	r3, #10
 800a6ea:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800a6ec:	79fb      	ldrb	r3, [r7, #7]
 800a6ee:	2b09      	cmp	r3, #9
 800a6f0:	d8f6      	bhi.n	800a6e0 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	b2db      	uxtb	r3, r3
 800a6f6:	011b      	lsls	r3, r3, #4
 800a6f8:	b2da      	uxtb	r2, r3
 800a6fa:	79fb      	ldrb	r3, [r7, #7]
 800a6fc:	4313      	orrs	r3, r2
 800a6fe:	b2db      	uxtb	r3, r3
}
 800a700:	4618      	mov	r0, r3
 800a702:	3714      	adds	r7, #20
 800a704:	46bd      	mov	sp, r7
 800a706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a70a:	4770      	bx	lr

0800a70c <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_POS1: PI8 is selected as RTC Timestamp Pin.
  *             @arg RTC_TIMESTAMPPIN_POS2: PC1 is selected as RTC Timestamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t RTC_TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 800a70c:	b480      	push	{r7}
 800a70e:	b087      	sub	sp, #28
 800a710:	af00      	add	r7, sp, #0
 800a712:	60f8      	str	r0, [r7, #12]
 800a714:	60b9      	str	r1, [r7, #8]
 800a716:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800a718:	2300      	movs	r3, #0
 800a71a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(RTC_TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	7f1b      	ldrb	r3, [r3, #28]
 800a720:	2b01      	cmp	r3, #1
 800a722:	d101      	bne.n	800a728 <HAL_RTCEx_SetTimeStamp+0x1c>
 800a724:	2302      	movs	r3, #2
 800a726:	e050      	b.n	800a7ca <HAL_RTCEx_SetTimeStamp+0xbe>
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	2201      	movs	r2, #1
 800a72c:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	2202      	movs	r2, #2
 800a732:	775a      	strb	r2, [r3, #29]

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	f022 0206 	bic.w	r2, r2, #6
 800a742:	64da      	str	r2, [r3, #76]	@ 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	687a      	ldr	r2, [r7, #4]
 800a750:	430a      	orrs	r2, r1
 800a752:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	689a      	ldr	r2, [r3, #8]
 800a75a:	4b1f      	ldr	r3, [pc, #124]	@ (800a7d8 <HAL_RTCEx_SetTimeStamp+0xcc>)
 800a75c:	4013      	ands	r3, r2
 800a75e:	617b      	str	r3, [r7, #20]

  /* Configure the Timestamp TSEDGE bit */
  tmpreg |= RTC_TimeStampEdge;
 800a760:	697a      	ldr	r2, [r7, #20]
 800a762:	68bb      	ldr	r3, [r7, #8]
 800a764:	4313      	orrs	r3, r2
 800a766:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	22ca      	movs	r2, #202	@ 0xca
 800a76e:	625a      	str	r2, [r3, #36]	@ 0x24
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	2253      	movs	r2, #83	@ 0x53
 800a776:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Copy the desired configuration into the CR register */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	697a      	ldr	r2, [r7, #20]
 800a77e:	609a      	str	r2, [r3, #8]

  /* Clear RTC Timestamp flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF);
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	68db      	ldr	r3, [r3, #12]
 800a786:	b2da      	uxtb	r2, r3
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	f462 6208 	orn	r2, r2, #2176	@ 0x880
 800a790:	60da      	str	r2, [r3, #12]

  /* Clear RTC Timestamp overrun Flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSOVF);
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	68db      	ldr	r3, [r3, #12]
 800a798:	b2da      	uxtb	r2, r3
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	f462 5284 	orn	r2, r2, #4224	@ 0x1080
 800a7a2:	60da      	str	r2, [r3, #12]

  /* Enable the Timestamp saving */
  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	689a      	ldr	r2, [r3, #8]
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a7b2:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	22ff      	movs	r2, #255	@ 0xff
 800a7ba:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	2201      	movs	r2, #1
 800a7c0:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	2200      	movs	r2, #0
 800a7c6:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800a7c8:	2300      	movs	r3, #0
}
 800a7ca:	4618      	mov	r0, r3
 800a7cc:	371c      	adds	r7, #28
 800a7ce:	46bd      	mov	sp, r7
 800a7d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d4:	4770      	bx	lr
 800a7d6:	bf00      	nop
 800a7d8:	fffff7f7 	.word	0xfffff7f7

0800a7dc <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800a7dc:	b580      	push	{r7, lr}
 800a7de:	b082      	sub	sp, #8
 800a7e0:	af00      	add	r7, sp, #0
 800a7e2:	6078      	str	r0, [r7, #4]
 800a7e4:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d101      	bne.n	800a7f0 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800a7ec:	2301      	movs	r3, #1
 800a7ee:	e025      	b.n	800a83c <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800a7f6:	b2db      	uxtb	r3, r3
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d106      	bne.n	800a80a <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	2200      	movs	r2, #0
 800a800:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800a804:	6878      	ldr	r0, [r7, #4]
 800a806:	f7f6 fd75 	bl	80012f4 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	2202      	movs	r2, #2
 800a80e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	681a      	ldr	r2, [r3, #0]
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	3304      	adds	r3, #4
 800a81a:	4619      	mov	r1, r3
 800a81c:	4610      	mov	r0, r2
 800a81e:	f001 fa33 	bl	800bc88 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	6818      	ldr	r0, [r3, #0]
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	685b      	ldr	r3, [r3, #4]
 800a82a:	461a      	mov	r2, r3
 800a82c:	6839      	ldr	r1, [r7, #0]
 800a82e:	f001 fa87 	bl	800bd40 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	2201      	movs	r2, #1
 800a836:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800a83a:	2300      	movs	r3, #0
}
 800a83c:	4618      	mov	r0, r3
 800a83e:	3708      	adds	r7, #8
 800a840:	46bd      	mov	sp, r7
 800a842:	bd80      	pop	{r7, pc}

0800a844 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 800a844:	b580      	push	{r7, lr}
 800a846:	b086      	sub	sp, #24
 800a848:	af00      	add	r7, sp, #0
 800a84a:	60f8      	str	r0, [r7, #12]
 800a84c:	60b9      	str	r1, [r7, #8]
 800a84e:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800a856:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 800a858:	7dfb      	ldrb	r3, [r7, #23]
 800a85a:	2b02      	cmp	r3, #2
 800a85c:	d101      	bne.n	800a862 <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 800a85e:	2302      	movs	r3, #2
 800a860:	e021      	b.n	800a8a6 <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 800a862:	7dfb      	ldrb	r3, [r7, #23]
 800a864:	2b01      	cmp	r3, #1
 800a866:	d002      	beq.n	800a86e <HAL_SDRAM_SendCommand+0x2a>
 800a868:	7dfb      	ldrb	r3, [r7, #23]
 800a86a:	2b05      	cmp	r3, #5
 800a86c:	d118      	bne.n	800a8a0 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	2202      	movs	r2, #2
 800a872:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	687a      	ldr	r2, [r7, #4]
 800a87c:	68b9      	ldr	r1, [r7, #8]
 800a87e:	4618      	mov	r0, r3
 800a880:	f001 fac8 	bl	800be14 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800a884:	68bb      	ldr	r3, [r7, #8]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	2b02      	cmp	r3, #2
 800a88a:	d104      	bne.n	800a896 <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	2205      	movs	r2, #5
 800a890:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800a894:	e006      	b.n	800a8a4 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	2201      	movs	r2, #1
 800a89a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800a89e:	e001      	b.n	800a8a4 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 800a8a0:	2301      	movs	r3, #1
 800a8a2:	e000      	b.n	800a8a6 <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 800a8a4:	2300      	movs	r3, #0
}
 800a8a6:	4618      	mov	r0, r3
 800a8a8:	3718      	adds	r7, #24
 800a8aa:	46bd      	mov	sp, r7
 800a8ac:	bd80      	pop	{r7, pc}

0800a8ae <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800a8ae:	b580      	push	{r7, lr}
 800a8b0:	b082      	sub	sp, #8
 800a8b2:	af00      	add	r7, sp, #0
 800a8b4:	6078      	str	r0, [r7, #4]
 800a8b6:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800a8be:	b2db      	uxtb	r3, r3
 800a8c0:	2b02      	cmp	r3, #2
 800a8c2:	d101      	bne.n	800a8c8 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 800a8c4:	2302      	movs	r3, #2
 800a8c6:	e016      	b.n	800a8f6 <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800a8ce:	b2db      	uxtb	r3, r3
 800a8d0:	2b01      	cmp	r3, #1
 800a8d2:	d10f      	bne.n	800a8f4 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	2202      	movs	r2, #2
 800a8d8:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	6839      	ldr	r1, [r7, #0]
 800a8e2:	4618      	mov	r0, r3
 800a8e4:	f001 faba 	bl	800be5c <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	2201      	movs	r2, #1
 800a8ec:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 800a8f0:	2300      	movs	r3, #0
 800a8f2:	e000      	b.n	800a8f6 <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 800a8f4:	2301      	movs	r3, #1
}
 800a8f6:	4618      	mov	r0, r3
 800a8f8:	3708      	adds	r7, #8
 800a8fa:	46bd      	mov	sp, r7
 800a8fc:	bd80      	pop	{r7, pc}

0800a8fe <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a8fe:	b580      	push	{r7, lr}
 800a900:	b084      	sub	sp, #16
 800a902:	af00      	add	r7, sp, #0
 800a904:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d101      	bne.n	800a910 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a90c:	2301      	movs	r3, #1
 800a90e:	e09d      	b.n	800aa4c <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a914:	2b00      	cmp	r3, #0
 800a916:	d108      	bne.n	800a92a <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	685b      	ldr	r3, [r3, #4]
 800a91c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a920:	d009      	beq.n	800a936 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	2200      	movs	r2, #0
 800a926:	61da      	str	r2, [r3, #28]
 800a928:	e005      	b.n	800a936 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	2200      	movs	r2, #0
 800a92e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	2200      	movs	r2, #0
 800a934:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	2200      	movs	r2, #0
 800a93a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800a942:	b2db      	uxtb	r3, r3
 800a944:	2b00      	cmp	r3, #0
 800a946:	d106      	bne.n	800a956 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	2200      	movs	r2, #0
 800a94c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a950:	6878      	ldr	r0, [r7, #4]
 800a952:	f7f8 ffe7 	bl	8003924 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	2202      	movs	r2, #2
 800a95a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	681a      	ldr	r2, [r3, #0]
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a96c:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	68db      	ldr	r3, [r3, #12]
 800a972:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a976:	d902      	bls.n	800a97e <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800a978:	2300      	movs	r3, #0
 800a97a:	60fb      	str	r3, [r7, #12]
 800a97c:	e002      	b.n	800a984 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800a97e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a982:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	68db      	ldr	r3, [r3, #12]
 800a988:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800a98c:	d007      	beq.n	800a99e <HAL_SPI_Init+0xa0>
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	68db      	ldr	r3, [r3, #12]
 800a992:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800a996:	d002      	beq.n	800a99e <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	2200      	movs	r2, #0
 800a99c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	685b      	ldr	r3, [r3, #4]
 800a9a2:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	689b      	ldr	r3, [r3, #8]
 800a9aa:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800a9ae:	431a      	orrs	r2, r3
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	691b      	ldr	r3, [r3, #16]
 800a9b4:	f003 0302 	and.w	r3, r3, #2
 800a9b8:	431a      	orrs	r2, r3
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	695b      	ldr	r3, [r3, #20]
 800a9be:	f003 0301 	and.w	r3, r3, #1
 800a9c2:	431a      	orrs	r2, r3
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	699b      	ldr	r3, [r3, #24]
 800a9c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a9cc:	431a      	orrs	r2, r3
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	69db      	ldr	r3, [r3, #28]
 800a9d2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a9d6:	431a      	orrs	r2, r3
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	6a1b      	ldr	r3, [r3, #32]
 800a9dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a9e0:	ea42 0103 	orr.w	r1, r2, r3
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9e8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	430a      	orrs	r2, r1
 800a9f2:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	699b      	ldr	r3, [r3, #24]
 800a9f8:	0c1b      	lsrs	r3, r3, #16
 800a9fa:	f003 0204 	and.w	r2, r3, #4
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa02:	f003 0310 	and.w	r3, r3, #16
 800aa06:	431a      	orrs	r2, r3
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa0c:	f003 0308 	and.w	r3, r3, #8
 800aa10:	431a      	orrs	r2, r3
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	68db      	ldr	r3, [r3, #12]
 800aa16:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800aa1a:	ea42 0103 	orr.w	r1, r2, r3
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	430a      	orrs	r2, r1
 800aa2a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	69da      	ldr	r2, [r3, #28]
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800aa3a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	2200      	movs	r2, #0
 800aa40:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	2201      	movs	r2, #1
 800aa46:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800aa4a:	2300      	movs	r3, #0
}
 800aa4c:	4618      	mov	r0, r3
 800aa4e:	3710      	adds	r7, #16
 800aa50:	46bd      	mov	sp, r7
 800aa52:	bd80      	pop	{r7, pc}

0800aa54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800aa54:	b580      	push	{r7, lr}
 800aa56:	b082      	sub	sp, #8
 800aa58:	af00      	add	r7, sp, #0
 800aa5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d101      	bne.n	800aa66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800aa62:	2301      	movs	r3, #1
 800aa64:	e049      	b.n	800aafa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800aa6c:	b2db      	uxtb	r3, r3
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d106      	bne.n	800aa80 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	2200      	movs	r2, #0
 800aa76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800aa7a:	6878      	ldr	r0, [r7, #4]
 800aa7c:	f7fa ff92 	bl	80059a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	2202      	movs	r2, #2
 800aa84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	681a      	ldr	r2, [r3, #0]
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	3304      	adds	r3, #4
 800aa90:	4619      	mov	r1, r3
 800aa92:	4610      	mov	r0, r2
 800aa94:	f000 fac0 	bl	800b018 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	2201      	movs	r2, #1
 800aa9c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	2201      	movs	r2, #1
 800aaa4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	2201      	movs	r2, #1
 800aaac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	2201      	movs	r2, #1
 800aab4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	2201      	movs	r2, #1
 800aabc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	2201      	movs	r2, #1
 800aac4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	2201      	movs	r2, #1
 800aacc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	2201      	movs	r2, #1
 800aad4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	2201      	movs	r2, #1
 800aadc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	2201      	movs	r2, #1
 800aae4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	2201      	movs	r2, #1
 800aaec:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	2201      	movs	r2, #1
 800aaf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800aaf8:	2300      	movs	r3, #0
}
 800aafa:	4618      	mov	r0, r3
 800aafc:	3708      	adds	r7, #8
 800aafe:	46bd      	mov	sp, r7
 800ab00:	bd80      	pop	{r7, pc}
	...

0800ab04 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ab04:	b480      	push	{r7}
 800ab06:	b085      	sub	sp, #20
 800ab08:	af00      	add	r7, sp, #0
 800ab0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ab12:	b2db      	uxtb	r3, r3
 800ab14:	2b01      	cmp	r3, #1
 800ab16:	d001      	beq.n	800ab1c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800ab18:	2301      	movs	r3, #1
 800ab1a:	e054      	b.n	800abc6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	2202      	movs	r2, #2
 800ab20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	68da      	ldr	r2, [r3, #12]
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	f042 0201 	orr.w	r2, r2, #1
 800ab32:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	4a26      	ldr	r2, [pc, #152]	@ (800abd4 <HAL_TIM_Base_Start_IT+0xd0>)
 800ab3a:	4293      	cmp	r3, r2
 800ab3c:	d022      	beq.n	800ab84 <HAL_TIM_Base_Start_IT+0x80>
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab46:	d01d      	beq.n	800ab84 <HAL_TIM_Base_Start_IT+0x80>
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	4a22      	ldr	r2, [pc, #136]	@ (800abd8 <HAL_TIM_Base_Start_IT+0xd4>)
 800ab4e:	4293      	cmp	r3, r2
 800ab50:	d018      	beq.n	800ab84 <HAL_TIM_Base_Start_IT+0x80>
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	4a21      	ldr	r2, [pc, #132]	@ (800abdc <HAL_TIM_Base_Start_IT+0xd8>)
 800ab58:	4293      	cmp	r3, r2
 800ab5a:	d013      	beq.n	800ab84 <HAL_TIM_Base_Start_IT+0x80>
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	4a1f      	ldr	r2, [pc, #124]	@ (800abe0 <HAL_TIM_Base_Start_IT+0xdc>)
 800ab62:	4293      	cmp	r3, r2
 800ab64:	d00e      	beq.n	800ab84 <HAL_TIM_Base_Start_IT+0x80>
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	4a1e      	ldr	r2, [pc, #120]	@ (800abe4 <HAL_TIM_Base_Start_IT+0xe0>)
 800ab6c:	4293      	cmp	r3, r2
 800ab6e:	d009      	beq.n	800ab84 <HAL_TIM_Base_Start_IT+0x80>
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	4a1c      	ldr	r2, [pc, #112]	@ (800abe8 <HAL_TIM_Base_Start_IT+0xe4>)
 800ab76:	4293      	cmp	r3, r2
 800ab78:	d004      	beq.n	800ab84 <HAL_TIM_Base_Start_IT+0x80>
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	4a1b      	ldr	r2, [pc, #108]	@ (800abec <HAL_TIM_Base_Start_IT+0xe8>)
 800ab80:	4293      	cmp	r3, r2
 800ab82:	d115      	bne.n	800abb0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	689a      	ldr	r2, [r3, #8]
 800ab8a:	4b19      	ldr	r3, [pc, #100]	@ (800abf0 <HAL_TIM_Base_Start_IT+0xec>)
 800ab8c:	4013      	ands	r3, r2
 800ab8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	2b06      	cmp	r3, #6
 800ab94:	d015      	beq.n	800abc2 <HAL_TIM_Base_Start_IT+0xbe>
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ab9c:	d011      	beq.n	800abc2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	681a      	ldr	r2, [r3, #0]
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	f042 0201 	orr.w	r2, r2, #1
 800abac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800abae:	e008      	b.n	800abc2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	681a      	ldr	r2, [r3, #0]
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	f042 0201 	orr.w	r2, r2, #1
 800abbe:	601a      	str	r2, [r3, #0]
 800abc0:	e000      	b.n	800abc4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800abc2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800abc4:	2300      	movs	r3, #0
}
 800abc6:	4618      	mov	r0, r3
 800abc8:	3714      	adds	r7, #20
 800abca:	46bd      	mov	sp, r7
 800abcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd0:	4770      	bx	lr
 800abd2:	bf00      	nop
 800abd4:	40010000 	.word	0x40010000
 800abd8:	40000400 	.word	0x40000400
 800abdc:	40000800 	.word	0x40000800
 800abe0:	40000c00 	.word	0x40000c00
 800abe4:	40010400 	.word	0x40010400
 800abe8:	40014000 	.word	0x40014000
 800abec:	40001800 	.word	0x40001800
 800abf0:	00010007 	.word	0x00010007

0800abf4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800abf4:	b580      	push	{r7, lr}
 800abf6:	b082      	sub	sp, #8
 800abf8:	af00      	add	r7, sp, #0
 800abfa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	691b      	ldr	r3, [r3, #16]
 800ac02:	f003 0302 	and.w	r3, r3, #2
 800ac06:	2b02      	cmp	r3, #2
 800ac08:	d122      	bne.n	800ac50 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	68db      	ldr	r3, [r3, #12]
 800ac10:	f003 0302 	and.w	r3, r3, #2
 800ac14:	2b02      	cmp	r3, #2
 800ac16:	d11b      	bne.n	800ac50 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	f06f 0202 	mvn.w	r2, #2
 800ac20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	2201      	movs	r2, #1
 800ac26:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	699b      	ldr	r3, [r3, #24]
 800ac2e:	f003 0303 	and.w	r3, r3, #3
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d003      	beq.n	800ac3e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ac36:	6878      	ldr	r0, [r7, #4]
 800ac38:	f000 f9d0 	bl	800afdc <HAL_TIM_IC_CaptureCallback>
 800ac3c:	e005      	b.n	800ac4a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ac3e:	6878      	ldr	r0, [r7, #4]
 800ac40:	f000 f9c2 	bl	800afc8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ac44:	6878      	ldr	r0, [r7, #4]
 800ac46:	f000 f9d3 	bl	800aff0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	2200      	movs	r2, #0
 800ac4e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	691b      	ldr	r3, [r3, #16]
 800ac56:	f003 0304 	and.w	r3, r3, #4
 800ac5a:	2b04      	cmp	r3, #4
 800ac5c:	d122      	bne.n	800aca4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	68db      	ldr	r3, [r3, #12]
 800ac64:	f003 0304 	and.w	r3, r3, #4
 800ac68:	2b04      	cmp	r3, #4
 800ac6a:	d11b      	bne.n	800aca4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	f06f 0204 	mvn.w	r2, #4
 800ac74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	2202      	movs	r2, #2
 800ac7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	681b      	ldr	r3, [r3, #0]
 800ac80:	699b      	ldr	r3, [r3, #24]
 800ac82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d003      	beq.n	800ac92 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ac8a:	6878      	ldr	r0, [r7, #4]
 800ac8c:	f000 f9a6 	bl	800afdc <HAL_TIM_IC_CaptureCallback>
 800ac90:	e005      	b.n	800ac9e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ac92:	6878      	ldr	r0, [r7, #4]
 800ac94:	f000 f998 	bl	800afc8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ac98:	6878      	ldr	r0, [r7, #4]
 800ac9a:	f000 f9a9 	bl	800aff0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	2200      	movs	r2, #0
 800aca2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	691b      	ldr	r3, [r3, #16]
 800acaa:	f003 0308 	and.w	r3, r3, #8
 800acae:	2b08      	cmp	r3, #8
 800acb0:	d122      	bne.n	800acf8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	68db      	ldr	r3, [r3, #12]
 800acb8:	f003 0308 	and.w	r3, r3, #8
 800acbc:	2b08      	cmp	r3, #8
 800acbe:	d11b      	bne.n	800acf8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	f06f 0208 	mvn.w	r2, #8
 800acc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	2204      	movs	r2, #4
 800acce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	69db      	ldr	r3, [r3, #28]
 800acd6:	f003 0303 	and.w	r3, r3, #3
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d003      	beq.n	800ace6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800acde:	6878      	ldr	r0, [r7, #4]
 800ace0:	f000 f97c 	bl	800afdc <HAL_TIM_IC_CaptureCallback>
 800ace4:	e005      	b.n	800acf2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ace6:	6878      	ldr	r0, [r7, #4]
 800ace8:	f000 f96e 	bl	800afc8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800acec:	6878      	ldr	r0, [r7, #4]
 800acee:	f000 f97f 	bl	800aff0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	2200      	movs	r2, #0
 800acf6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	691b      	ldr	r3, [r3, #16]
 800acfe:	f003 0310 	and.w	r3, r3, #16
 800ad02:	2b10      	cmp	r3, #16
 800ad04:	d122      	bne.n	800ad4c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	68db      	ldr	r3, [r3, #12]
 800ad0c:	f003 0310 	and.w	r3, r3, #16
 800ad10:	2b10      	cmp	r3, #16
 800ad12:	d11b      	bne.n	800ad4c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	f06f 0210 	mvn.w	r2, #16
 800ad1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	2208      	movs	r2, #8
 800ad22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	69db      	ldr	r3, [r3, #28]
 800ad2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d003      	beq.n	800ad3a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ad32:	6878      	ldr	r0, [r7, #4]
 800ad34:	f000 f952 	bl	800afdc <HAL_TIM_IC_CaptureCallback>
 800ad38:	e005      	b.n	800ad46 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ad3a:	6878      	ldr	r0, [r7, #4]
 800ad3c:	f000 f944 	bl	800afc8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ad40:	6878      	ldr	r0, [r7, #4]
 800ad42:	f000 f955 	bl	800aff0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	2200      	movs	r2, #0
 800ad4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	691b      	ldr	r3, [r3, #16]
 800ad52:	f003 0301 	and.w	r3, r3, #1
 800ad56:	2b01      	cmp	r3, #1
 800ad58:	d10e      	bne.n	800ad78 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	68db      	ldr	r3, [r3, #12]
 800ad60:	f003 0301 	and.w	r3, r3, #1
 800ad64:	2b01      	cmp	r3, #1
 800ad66:	d107      	bne.n	800ad78 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	f06f 0201 	mvn.w	r2, #1
 800ad70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ad72:	6878      	ldr	r0, [r7, #4]
 800ad74:	f7f8 fcae 	bl	80036d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	691b      	ldr	r3, [r3, #16]
 800ad7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ad82:	2b80      	cmp	r3, #128	@ 0x80
 800ad84:	d10e      	bne.n	800ada4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	68db      	ldr	r3, [r3, #12]
 800ad8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ad90:	2b80      	cmp	r3, #128	@ 0x80
 800ad92:	d107      	bne.n	800ada4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800ad9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800ad9e:	6878      	ldr	r0, [r7, #4]
 800ada0:	f000 fb0c 	bl	800b3bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	691b      	ldr	r3, [r3, #16]
 800adaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800adae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800adb2:	d10e      	bne.n	800add2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	68db      	ldr	r3, [r3, #12]
 800adba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800adbe:	2b80      	cmp	r3, #128	@ 0x80
 800adc0:	d107      	bne.n	800add2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800adca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800adcc:	6878      	ldr	r0, [r7, #4]
 800adce:	f000 faff 	bl	800b3d0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	691b      	ldr	r3, [r3, #16]
 800add8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800addc:	2b40      	cmp	r3, #64	@ 0x40
 800adde:	d10e      	bne.n	800adfe <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	68db      	ldr	r3, [r3, #12]
 800ade6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800adea:	2b40      	cmp	r3, #64	@ 0x40
 800adec:	d107      	bne.n	800adfe <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800adf6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800adf8:	6878      	ldr	r0, [r7, #4]
 800adfa:	f000 f903 	bl	800b004 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	691b      	ldr	r3, [r3, #16]
 800ae04:	f003 0320 	and.w	r3, r3, #32
 800ae08:	2b20      	cmp	r3, #32
 800ae0a:	d10e      	bne.n	800ae2a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	68db      	ldr	r3, [r3, #12]
 800ae12:	f003 0320 	and.w	r3, r3, #32
 800ae16:	2b20      	cmp	r3, #32
 800ae18:	d107      	bne.n	800ae2a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	f06f 0220 	mvn.w	r2, #32
 800ae22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ae24:	6878      	ldr	r0, [r7, #4]
 800ae26:	f000 fabf 	bl	800b3a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ae2a:	bf00      	nop
 800ae2c:	3708      	adds	r7, #8
 800ae2e:	46bd      	mov	sp, r7
 800ae30:	bd80      	pop	{r7, pc}
	...

0800ae34 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ae34:	b580      	push	{r7, lr}
 800ae36:	b084      	sub	sp, #16
 800ae38:	af00      	add	r7, sp, #0
 800ae3a:	6078      	str	r0, [r7, #4]
 800ae3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ae3e:	2300      	movs	r3, #0
 800ae40:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ae48:	2b01      	cmp	r3, #1
 800ae4a:	d101      	bne.n	800ae50 <HAL_TIM_ConfigClockSource+0x1c>
 800ae4c:	2302      	movs	r3, #2
 800ae4e:	e0b4      	b.n	800afba <HAL_TIM_ConfigClockSource+0x186>
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	2201      	movs	r2, #1
 800ae54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	2202      	movs	r2, #2
 800ae5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	689b      	ldr	r3, [r3, #8]
 800ae66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ae68:	68ba      	ldr	r2, [r7, #8]
 800ae6a:	4b56      	ldr	r3, [pc, #344]	@ (800afc4 <HAL_TIM_ConfigClockSource+0x190>)
 800ae6c:	4013      	ands	r3, r2
 800ae6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ae70:	68bb      	ldr	r3, [r7, #8]
 800ae72:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ae76:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	68ba      	ldr	r2, [r7, #8]
 800ae7e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ae80:	683b      	ldr	r3, [r7, #0]
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ae88:	d03e      	beq.n	800af08 <HAL_TIM_ConfigClockSource+0xd4>
 800ae8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ae8e:	f200 8087 	bhi.w	800afa0 <HAL_TIM_ConfigClockSource+0x16c>
 800ae92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ae96:	f000 8086 	beq.w	800afa6 <HAL_TIM_ConfigClockSource+0x172>
 800ae9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ae9e:	d87f      	bhi.n	800afa0 <HAL_TIM_ConfigClockSource+0x16c>
 800aea0:	2b70      	cmp	r3, #112	@ 0x70
 800aea2:	d01a      	beq.n	800aeda <HAL_TIM_ConfigClockSource+0xa6>
 800aea4:	2b70      	cmp	r3, #112	@ 0x70
 800aea6:	d87b      	bhi.n	800afa0 <HAL_TIM_ConfigClockSource+0x16c>
 800aea8:	2b60      	cmp	r3, #96	@ 0x60
 800aeaa:	d050      	beq.n	800af4e <HAL_TIM_ConfigClockSource+0x11a>
 800aeac:	2b60      	cmp	r3, #96	@ 0x60
 800aeae:	d877      	bhi.n	800afa0 <HAL_TIM_ConfigClockSource+0x16c>
 800aeb0:	2b50      	cmp	r3, #80	@ 0x50
 800aeb2:	d03c      	beq.n	800af2e <HAL_TIM_ConfigClockSource+0xfa>
 800aeb4:	2b50      	cmp	r3, #80	@ 0x50
 800aeb6:	d873      	bhi.n	800afa0 <HAL_TIM_ConfigClockSource+0x16c>
 800aeb8:	2b40      	cmp	r3, #64	@ 0x40
 800aeba:	d058      	beq.n	800af6e <HAL_TIM_ConfigClockSource+0x13a>
 800aebc:	2b40      	cmp	r3, #64	@ 0x40
 800aebe:	d86f      	bhi.n	800afa0 <HAL_TIM_ConfigClockSource+0x16c>
 800aec0:	2b30      	cmp	r3, #48	@ 0x30
 800aec2:	d064      	beq.n	800af8e <HAL_TIM_ConfigClockSource+0x15a>
 800aec4:	2b30      	cmp	r3, #48	@ 0x30
 800aec6:	d86b      	bhi.n	800afa0 <HAL_TIM_ConfigClockSource+0x16c>
 800aec8:	2b20      	cmp	r3, #32
 800aeca:	d060      	beq.n	800af8e <HAL_TIM_ConfigClockSource+0x15a>
 800aecc:	2b20      	cmp	r3, #32
 800aece:	d867      	bhi.n	800afa0 <HAL_TIM_ConfigClockSource+0x16c>
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d05c      	beq.n	800af8e <HAL_TIM_ConfigClockSource+0x15a>
 800aed4:	2b10      	cmp	r3, #16
 800aed6:	d05a      	beq.n	800af8e <HAL_TIM_ConfigClockSource+0x15a>
 800aed8:	e062      	b.n	800afa0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800aede:	683b      	ldr	r3, [r7, #0]
 800aee0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800aee2:	683b      	ldr	r3, [r7, #0]
 800aee4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800aee6:	683b      	ldr	r3, [r7, #0]
 800aee8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800aeea:	f000 f9af 	bl	800b24c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	689b      	ldr	r3, [r3, #8]
 800aef4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800aef6:	68bb      	ldr	r3, [r7, #8]
 800aef8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800aefc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	68ba      	ldr	r2, [r7, #8]
 800af04:	609a      	str	r2, [r3, #8]
      break;
 800af06:	e04f      	b.n	800afa8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800af0c:	683b      	ldr	r3, [r7, #0]
 800af0e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800af10:	683b      	ldr	r3, [r7, #0]
 800af12:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800af14:	683b      	ldr	r3, [r7, #0]
 800af16:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800af18:	f000 f998 	bl	800b24c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	689a      	ldr	r2, [r3, #8]
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800af2a:	609a      	str	r2, [r3, #8]
      break;
 800af2c:	e03c      	b.n	800afa8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800af32:	683b      	ldr	r3, [r7, #0]
 800af34:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800af36:	683b      	ldr	r3, [r7, #0]
 800af38:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800af3a:	461a      	mov	r2, r3
 800af3c:	f000 f90c 	bl	800b158 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	681b      	ldr	r3, [r3, #0]
 800af44:	2150      	movs	r1, #80	@ 0x50
 800af46:	4618      	mov	r0, r3
 800af48:	f000 f965 	bl	800b216 <TIM_ITRx_SetConfig>
      break;
 800af4c:	e02c      	b.n	800afa8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800af52:	683b      	ldr	r3, [r7, #0]
 800af54:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800af56:	683b      	ldr	r3, [r7, #0]
 800af58:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800af5a:	461a      	mov	r2, r3
 800af5c:	f000 f92b 	bl	800b1b6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	2160      	movs	r1, #96	@ 0x60
 800af66:	4618      	mov	r0, r3
 800af68:	f000 f955 	bl	800b216 <TIM_ITRx_SetConfig>
      break;
 800af6c:	e01c      	b.n	800afa8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800af72:	683b      	ldr	r3, [r7, #0]
 800af74:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800af76:	683b      	ldr	r3, [r7, #0]
 800af78:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800af7a:	461a      	mov	r2, r3
 800af7c:	f000 f8ec 	bl	800b158 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	2140      	movs	r1, #64	@ 0x40
 800af86:	4618      	mov	r0, r3
 800af88:	f000 f945 	bl	800b216 <TIM_ITRx_SetConfig>
      break;
 800af8c:	e00c      	b.n	800afa8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	681a      	ldr	r2, [r3, #0]
 800af92:	683b      	ldr	r3, [r7, #0]
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	4619      	mov	r1, r3
 800af98:	4610      	mov	r0, r2
 800af9a:	f000 f93c 	bl	800b216 <TIM_ITRx_SetConfig>
      break;
 800af9e:	e003      	b.n	800afa8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800afa0:	2301      	movs	r3, #1
 800afa2:	73fb      	strb	r3, [r7, #15]
      break;
 800afa4:	e000      	b.n	800afa8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800afa6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	2201      	movs	r2, #1
 800afac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	2200      	movs	r2, #0
 800afb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800afb8:	7bfb      	ldrb	r3, [r7, #15]
}
 800afba:	4618      	mov	r0, r3
 800afbc:	3710      	adds	r7, #16
 800afbe:	46bd      	mov	sp, r7
 800afc0:	bd80      	pop	{r7, pc}
 800afc2:	bf00      	nop
 800afc4:	fffeff88 	.word	0xfffeff88

0800afc8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800afc8:	b480      	push	{r7}
 800afca:	b083      	sub	sp, #12
 800afcc:	af00      	add	r7, sp, #0
 800afce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800afd0:	bf00      	nop
 800afd2:	370c      	adds	r7, #12
 800afd4:	46bd      	mov	sp, r7
 800afd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afda:	4770      	bx	lr

0800afdc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800afdc:	b480      	push	{r7}
 800afde:	b083      	sub	sp, #12
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800afe4:	bf00      	nop
 800afe6:	370c      	adds	r7, #12
 800afe8:	46bd      	mov	sp, r7
 800afea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afee:	4770      	bx	lr

0800aff0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800aff0:	b480      	push	{r7}
 800aff2:	b083      	sub	sp, #12
 800aff4:	af00      	add	r7, sp, #0
 800aff6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800aff8:	bf00      	nop
 800affa:	370c      	adds	r7, #12
 800affc:	46bd      	mov	sp, r7
 800affe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b002:	4770      	bx	lr

0800b004 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b004:	b480      	push	{r7}
 800b006:	b083      	sub	sp, #12
 800b008:	af00      	add	r7, sp, #0
 800b00a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b00c:	bf00      	nop
 800b00e:	370c      	adds	r7, #12
 800b010:	46bd      	mov	sp, r7
 800b012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b016:	4770      	bx	lr

0800b018 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b018:	b480      	push	{r7}
 800b01a:	b085      	sub	sp, #20
 800b01c:	af00      	add	r7, sp, #0
 800b01e:	6078      	str	r0, [r7, #4]
 800b020:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	4a40      	ldr	r2, [pc, #256]	@ (800b12c <TIM_Base_SetConfig+0x114>)
 800b02c:	4293      	cmp	r3, r2
 800b02e:	d013      	beq.n	800b058 <TIM_Base_SetConfig+0x40>
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b036:	d00f      	beq.n	800b058 <TIM_Base_SetConfig+0x40>
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	4a3d      	ldr	r2, [pc, #244]	@ (800b130 <TIM_Base_SetConfig+0x118>)
 800b03c:	4293      	cmp	r3, r2
 800b03e:	d00b      	beq.n	800b058 <TIM_Base_SetConfig+0x40>
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	4a3c      	ldr	r2, [pc, #240]	@ (800b134 <TIM_Base_SetConfig+0x11c>)
 800b044:	4293      	cmp	r3, r2
 800b046:	d007      	beq.n	800b058 <TIM_Base_SetConfig+0x40>
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	4a3b      	ldr	r2, [pc, #236]	@ (800b138 <TIM_Base_SetConfig+0x120>)
 800b04c:	4293      	cmp	r3, r2
 800b04e:	d003      	beq.n	800b058 <TIM_Base_SetConfig+0x40>
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	4a3a      	ldr	r2, [pc, #232]	@ (800b13c <TIM_Base_SetConfig+0x124>)
 800b054:	4293      	cmp	r3, r2
 800b056:	d108      	bne.n	800b06a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b05e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b060:	683b      	ldr	r3, [r7, #0]
 800b062:	685b      	ldr	r3, [r3, #4]
 800b064:	68fa      	ldr	r2, [r7, #12]
 800b066:	4313      	orrs	r3, r2
 800b068:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	4a2f      	ldr	r2, [pc, #188]	@ (800b12c <TIM_Base_SetConfig+0x114>)
 800b06e:	4293      	cmp	r3, r2
 800b070:	d02b      	beq.n	800b0ca <TIM_Base_SetConfig+0xb2>
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b078:	d027      	beq.n	800b0ca <TIM_Base_SetConfig+0xb2>
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	4a2c      	ldr	r2, [pc, #176]	@ (800b130 <TIM_Base_SetConfig+0x118>)
 800b07e:	4293      	cmp	r3, r2
 800b080:	d023      	beq.n	800b0ca <TIM_Base_SetConfig+0xb2>
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	4a2b      	ldr	r2, [pc, #172]	@ (800b134 <TIM_Base_SetConfig+0x11c>)
 800b086:	4293      	cmp	r3, r2
 800b088:	d01f      	beq.n	800b0ca <TIM_Base_SetConfig+0xb2>
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	4a2a      	ldr	r2, [pc, #168]	@ (800b138 <TIM_Base_SetConfig+0x120>)
 800b08e:	4293      	cmp	r3, r2
 800b090:	d01b      	beq.n	800b0ca <TIM_Base_SetConfig+0xb2>
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	4a29      	ldr	r2, [pc, #164]	@ (800b13c <TIM_Base_SetConfig+0x124>)
 800b096:	4293      	cmp	r3, r2
 800b098:	d017      	beq.n	800b0ca <TIM_Base_SetConfig+0xb2>
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	4a28      	ldr	r2, [pc, #160]	@ (800b140 <TIM_Base_SetConfig+0x128>)
 800b09e:	4293      	cmp	r3, r2
 800b0a0:	d013      	beq.n	800b0ca <TIM_Base_SetConfig+0xb2>
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	4a27      	ldr	r2, [pc, #156]	@ (800b144 <TIM_Base_SetConfig+0x12c>)
 800b0a6:	4293      	cmp	r3, r2
 800b0a8:	d00f      	beq.n	800b0ca <TIM_Base_SetConfig+0xb2>
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	4a26      	ldr	r2, [pc, #152]	@ (800b148 <TIM_Base_SetConfig+0x130>)
 800b0ae:	4293      	cmp	r3, r2
 800b0b0:	d00b      	beq.n	800b0ca <TIM_Base_SetConfig+0xb2>
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	4a25      	ldr	r2, [pc, #148]	@ (800b14c <TIM_Base_SetConfig+0x134>)
 800b0b6:	4293      	cmp	r3, r2
 800b0b8:	d007      	beq.n	800b0ca <TIM_Base_SetConfig+0xb2>
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	4a24      	ldr	r2, [pc, #144]	@ (800b150 <TIM_Base_SetConfig+0x138>)
 800b0be:	4293      	cmp	r3, r2
 800b0c0:	d003      	beq.n	800b0ca <TIM_Base_SetConfig+0xb2>
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	4a23      	ldr	r2, [pc, #140]	@ (800b154 <TIM_Base_SetConfig+0x13c>)
 800b0c6:	4293      	cmp	r3, r2
 800b0c8:	d108      	bne.n	800b0dc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b0d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b0d2:	683b      	ldr	r3, [r7, #0]
 800b0d4:	68db      	ldr	r3, [r3, #12]
 800b0d6:	68fa      	ldr	r2, [r7, #12]
 800b0d8:	4313      	orrs	r3, r2
 800b0da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b0e2:	683b      	ldr	r3, [r7, #0]
 800b0e4:	695b      	ldr	r3, [r3, #20]
 800b0e6:	4313      	orrs	r3, r2
 800b0e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	68fa      	ldr	r2, [r7, #12]
 800b0ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b0f0:	683b      	ldr	r3, [r7, #0]
 800b0f2:	689a      	ldr	r2, [r3, #8]
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b0f8:	683b      	ldr	r3, [r7, #0]
 800b0fa:	681a      	ldr	r2, [r3, #0]
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	4a0a      	ldr	r2, [pc, #40]	@ (800b12c <TIM_Base_SetConfig+0x114>)
 800b104:	4293      	cmp	r3, r2
 800b106:	d003      	beq.n	800b110 <TIM_Base_SetConfig+0xf8>
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	4a0c      	ldr	r2, [pc, #48]	@ (800b13c <TIM_Base_SetConfig+0x124>)
 800b10c:	4293      	cmp	r3, r2
 800b10e:	d103      	bne.n	800b118 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b110:	683b      	ldr	r3, [r7, #0]
 800b112:	691a      	ldr	r2, [r3, #16]
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	2201      	movs	r2, #1
 800b11c:	615a      	str	r2, [r3, #20]
}
 800b11e:	bf00      	nop
 800b120:	3714      	adds	r7, #20
 800b122:	46bd      	mov	sp, r7
 800b124:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b128:	4770      	bx	lr
 800b12a:	bf00      	nop
 800b12c:	40010000 	.word	0x40010000
 800b130:	40000400 	.word	0x40000400
 800b134:	40000800 	.word	0x40000800
 800b138:	40000c00 	.word	0x40000c00
 800b13c:	40010400 	.word	0x40010400
 800b140:	40014000 	.word	0x40014000
 800b144:	40014400 	.word	0x40014400
 800b148:	40014800 	.word	0x40014800
 800b14c:	40001800 	.word	0x40001800
 800b150:	40001c00 	.word	0x40001c00
 800b154:	40002000 	.word	0x40002000

0800b158 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b158:	b480      	push	{r7}
 800b15a:	b087      	sub	sp, #28
 800b15c:	af00      	add	r7, sp, #0
 800b15e:	60f8      	str	r0, [r7, #12]
 800b160:	60b9      	str	r1, [r7, #8]
 800b162:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	6a1b      	ldr	r3, [r3, #32]
 800b168:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	6a1b      	ldr	r3, [r3, #32]
 800b16e:	f023 0201 	bic.w	r2, r3, #1
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	699b      	ldr	r3, [r3, #24]
 800b17a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b17c:	693b      	ldr	r3, [r7, #16]
 800b17e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b182:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	011b      	lsls	r3, r3, #4
 800b188:	693a      	ldr	r2, [r7, #16]
 800b18a:	4313      	orrs	r3, r2
 800b18c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b18e:	697b      	ldr	r3, [r7, #20]
 800b190:	f023 030a 	bic.w	r3, r3, #10
 800b194:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b196:	697a      	ldr	r2, [r7, #20]
 800b198:	68bb      	ldr	r3, [r7, #8]
 800b19a:	4313      	orrs	r3, r2
 800b19c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	693a      	ldr	r2, [r7, #16]
 800b1a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	697a      	ldr	r2, [r7, #20]
 800b1a8:	621a      	str	r2, [r3, #32]
}
 800b1aa:	bf00      	nop
 800b1ac:	371c      	adds	r7, #28
 800b1ae:	46bd      	mov	sp, r7
 800b1b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1b4:	4770      	bx	lr

0800b1b6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b1b6:	b480      	push	{r7}
 800b1b8:	b087      	sub	sp, #28
 800b1ba:	af00      	add	r7, sp, #0
 800b1bc:	60f8      	str	r0, [r7, #12]
 800b1be:	60b9      	str	r1, [r7, #8]
 800b1c0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	6a1b      	ldr	r3, [r3, #32]
 800b1c6:	f023 0210 	bic.w	r2, r3, #16
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	699b      	ldr	r3, [r3, #24]
 800b1d2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	6a1b      	ldr	r3, [r3, #32]
 800b1d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b1da:	697b      	ldr	r3, [r7, #20]
 800b1dc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b1e0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	031b      	lsls	r3, r3, #12
 800b1e6:	697a      	ldr	r2, [r7, #20]
 800b1e8:	4313      	orrs	r3, r2
 800b1ea:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b1ec:	693b      	ldr	r3, [r7, #16]
 800b1ee:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b1f2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b1f4:	68bb      	ldr	r3, [r7, #8]
 800b1f6:	011b      	lsls	r3, r3, #4
 800b1f8:	693a      	ldr	r2, [r7, #16]
 800b1fa:	4313      	orrs	r3, r2
 800b1fc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	697a      	ldr	r2, [r7, #20]
 800b202:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	693a      	ldr	r2, [r7, #16]
 800b208:	621a      	str	r2, [r3, #32]
}
 800b20a:	bf00      	nop
 800b20c:	371c      	adds	r7, #28
 800b20e:	46bd      	mov	sp, r7
 800b210:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b214:	4770      	bx	lr

0800b216 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b216:	b480      	push	{r7}
 800b218:	b085      	sub	sp, #20
 800b21a:	af00      	add	r7, sp, #0
 800b21c:	6078      	str	r0, [r7, #4]
 800b21e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	689b      	ldr	r3, [r3, #8]
 800b224:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b22c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b22e:	683a      	ldr	r2, [r7, #0]
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	4313      	orrs	r3, r2
 800b234:	f043 0307 	orr.w	r3, r3, #7
 800b238:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	68fa      	ldr	r2, [r7, #12]
 800b23e:	609a      	str	r2, [r3, #8]
}
 800b240:	bf00      	nop
 800b242:	3714      	adds	r7, #20
 800b244:	46bd      	mov	sp, r7
 800b246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b24a:	4770      	bx	lr

0800b24c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b24c:	b480      	push	{r7}
 800b24e:	b087      	sub	sp, #28
 800b250:	af00      	add	r7, sp, #0
 800b252:	60f8      	str	r0, [r7, #12]
 800b254:	60b9      	str	r1, [r7, #8]
 800b256:	607a      	str	r2, [r7, #4]
 800b258:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b25a:	68fb      	ldr	r3, [r7, #12]
 800b25c:	689b      	ldr	r3, [r3, #8]
 800b25e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b260:	697b      	ldr	r3, [r7, #20]
 800b262:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b266:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b268:	683b      	ldr	r3, [r7, #0]
 800b26a:	021a      	lsls	r2, r3, #8
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	431a      	orrs	r2, r3
 800b270:	68bb      	ldr	r3, [r7, #8]
 800b272:	4313      	orrs	r3, r2
 800b274:	697a      	ldr	r2, [r7, #20]
 800b276:	4313      	orrs	r3, r2
 800b278:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	697a      	ldr	r2, [r7, #20]
 800b27e:	609a      	str	r2, [r3, #8]
}
 800b280:	bf00      	nop
 800b282:	371c      	adds	r7, #28
 800b284:	46bd      	mov	sp, r7
 800b286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b28a:	4770      	bx	lr

0800b28c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b28c:	b480      	push	{r7}
 800b28e:	b085      	sub	sp, #20
 800b290:	af00      	add	r7, sp, #0
 800b292:	6078      	str	r0, [r7, #4]
 800b294:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b29c:	2b01      	cmp	r3, #1
 800b29e:	d101      	bne.n	800b2a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b2a0:	2302      	movs	r3, #2
 800b2a2:	e06d      	b.n	800b380 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	2201      	movs	r2, #1
 800b2a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	2202      	movs	r2, #2
 800b2b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	685b      	ldr	r3, [r3, #4]
 800b2ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	689b      	ldr	r3, [r3, #8]
 800b2c2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	4a30      	ldr	r2, [pc, #192]	@ (800b38c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b2ca:	4293      	cmp	r3, r2
 800b2cc:	d004      	beq.n	800b2d8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	4a2f      	ldr	r2, [pc, #188]	@ (800b390 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b2d4:	4293      	cmp	r3, r2
 800b2d6:	d108      	bne.n	800b2ea <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b2de:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b2e0:	683b      	ldr	r3, [r7, #0]
 800b2e2:	685b      	ldr	r3, [r3, #4]
 800b2e4:	68fa      	ldr	r2, [r7, #12]
 800b2e6:	4313      	orrs	r3, r2
 800b2e8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b2f0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b2f2:	683b      	ldr	r3, [r7, #0]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	68fa      	ldr	r2, [r7, #12]
 800b2f8:	4313      	orrs	r3, r2
 800b2fa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	68fa      	ldr	r2, [r7, #12]
 800b302:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	4a20      	ldr	r2, [pc, #128]	@ (800b38c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800b30a:	4293      	cmp	r3, r2
 800b30c:	d022      	beq.n	800b354 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b316:	d01d      	beq.n	800b354 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	4a1d      	ldr	r2, [pc, #116]	@ (800b394 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800b31e:	4293      	cmp	r3, r2
 800b320:	d018      	beq.n	800b354 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	4a1c      	ldr	r2, [pc, #112]	@ (800b398 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800b328:	4293      	cmp	r3, r2
 800b32a:	d013      	beq.n	800b354 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	4a1a      	ldr	r2, [pc, #104]	@ (800b39c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b332:	4293      	cmp	r3, r2
 800b334:	d00e      	beq.n	800b354 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	4a15      	ldr	r2, [pc, #84]	@ (800b390 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800b33c:	4293      	cmp	r3, r2
 800b33e:	d009      	beq.n	800b354 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	4a16      	ldr	r2, [pc, #88]	@ (800b3a0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b346:	4293      	cmp	r3, r2
 800b348:	d004      	beq.n	800b354 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	4a15      	ldr	r2, [pc, #84]	@ (800b3a4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b350:	4293      	cmp	r3, r2
 800b352:	d10c      	bne.n	800b36e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b354:	68bb      	ldr	r3, [r7, #8]
 800b356:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b35a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b35c:	683b      	ldr	r3, [r7, #0]
 800b35e:	689b      	ldr	r3, [r3, #8]
 800b360:	68ba      	ldr	r2, [r7, #8]
 800b362:	4313      	orrs	r3, r2
 800b364:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	68ba      	ldr	r2, [r7, #8]
 800b36c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	2201      	movs	r2, #1
 800b372:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	2200      	movs	r2, #0
 800b37a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b37e:	2300      	movs	r3, #0
}
 800b380:	4618      	mov	r0, r3
 800b382:	3714      	adds	r7, #20
 800b384:	46bd      	mov	sp, r7
 800b386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b38a:	4770      	bx	lr
 800b38c:	40010000 	.word	0x40010000
 800b390:	40010400 	.word	0x40010400
 800b394:	40000400 	.word	0x40000400
 800b398:	40000800 	.word	0x40000800
 800b39c:	40000c00 	.word	0x40000c00
 800b3a0:	40014000 	.word	0x40014000
 800b3a4:	40001800 	.word	0x40001800

0800b3a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b3a8:	b480      	push	{r7}
 800b3aa:	b083      	sub	sp, #12
 800b3ac:	af00      	add	r7, sp, #0
 800b3ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b3b0:	bf00      	nop
 800b3b2:	370c      	adds	r7, #12
 800b3b4:	46bd      	mov	sp, r7
 800b3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ba:	4770      	bx	lr

0800b3bc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b3bc:	b480      	push	{r7}
 800b3be:	b083      	sub	sp, #12
 800b3c0:	af00      	add	r7, sp, #0
 800b3c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b3c4:	bf00      	nop
 800b3c6:	370c      	adds	r7, #12
 800b3c8:	46bd      	mov	sp, r7
 800b3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ce:	4770      	bx	lr

0800b3d0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b3d0:	b480      	push	{r7}
 800b3d2:	b083      	sub	sp, #12
 800b3d4:	af00      	add	r7, sp, #0
 800b3d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b3d8:	bf00      	nop
 800b3da:	370c      	adds	r7, #12
 800b3dc:	46bd      	mov	sp, r7
 800b3de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3e2:	4770      	bx	lr

0800b3e4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b3e4:	b580      	push	{r7, lr}
 800b3e6:	b082      	sub	sp, #8
 800b3e8:	af00      	add	r7, sp, #0
 800b3ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d101      	bne.n	800b3f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b3f2:	2301      	movs	r3, #1
 800b3f4:	e040      	b.n	800b478 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	d106      	bne.n	800b40c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	2200      	movs	r2, #0
 800b402:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b406:	6878      	ldr	r0, [r7, #4]
 800b408:	f7fa fbee 	bl	8005be8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	2224      	movs	r2, #36	@ 0x24
 800b410:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	681a      	ldr	r2, [r3, #0]
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	f022 0201 	bic.w	r2, r2, #1
 800b420:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b422:	6878      	ldr	r0, [r7, #4]
 800b424:	f000 f82c 	bl	800b480 <UART_SetConfig>
 800b428:	4603      	mov	r3, r0
 800b42a:	2b01      	cmp	r3, #1
 800b42c:	d101      	bne.n	800b432 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800b42e:	2301      	movs	r3, #1
 800b430:	e022      	b.n	800b478 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b436:	2b00      	cmp	r3, #0
 800b438:	d002      	beq.n	800b440 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800b43a:	6878      	ldr	r0, [r7, #4]
 800b43c:	f000 fa84 	bl	800b948 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	685a      	ldr	r2, [r3, #4]
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b44e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	689a      	ldr	r2, [r3, #8]
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b45e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	681a      	ldr	r2, [r3, #0]
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	f042 0201 	orr.w	r2, r2, #1
 800b46e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b470:	6878      	ldr	r0, [r7, #4]
 800b472:	f000 fb0b 	bl	800ba8c <UART_CheckIdleState>
 800b476:	4603      	mov	r3, r0
}
 800b478:	4618      	mov	r0, r3
 800b47a:	3708      	adds	r7, #8
 800b47c:	46bd      	mov	sp, r7
 800b47e:	bd80      	pop	{r7, pc}

0800b480 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b480:	b580      	push	{r7, lr}
 800b482:	b088      	sub	sp, #32
 800b484:	af00      	add	r7, sp, #0
 800b486:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b488:	2300      	movs	r3, #0
 800b48a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	689a      	ldr	r2, [r3, #8]
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	691b      	ldr	r3, [r3, #16]
 800b494:	431a      	orrs	r2, r3
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	695b      	ldr	r3, [r3, #20]
 800b49a:	431a      	orrs	r2, r3
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	69db      	ldr	r3, [r3, #28]
 800b4a0:	4313      	orrs	r3, r2
 800b4a2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	681a      	ldr	r2, [r3, #0]
 800b4aa:	4ba6      	ldr	r3, [pc, #664]	@ (800b744 <UART_SetConfig+0x2c4>)
 800b4ac:	4013      	ands	r3, r2
 800b4ae:	687a      	ldr	r2, [r7, #4]
 800b4b0:	6812      	ldr	r2, [r2, #0]
 800b4b2:	6979      	ldr	r1, [r7, #20]
 800b4b4:	430b      	orrs	r3, r1
 800b4b6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	685b      	ldr	r3, [r3, #4]
 800b4be:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	68da      	ldr	r2, [r3, #12]
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	430a      	orrs	r2, r1
 800b4cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	699b      	ldr	r3, [r3, #24]
 800b4d2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	6a1b      	ldr	r3, [r3, #32]
 800b4d8:	697a      	ldr	r2, [r7, #20]
 800b4da:	4313      	orrs	r3, r2
 800b4dc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	689b      	ldr	r3, [r3, #8]
 800b4e4:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	697a      	ldr	r2, [r7, #20]
 800b4ee:	430a      	orrs	r2, r1
 800b4f0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	4a94      	ldr	r2, [pc, #592]	@ (800b748 <UART_SetConfig+0x2c8>)
 800b4f8:	4293      	cmp	r3, r2
 800b4fa:	d120      	bne.n	800b53e <UART_SetConfig+0xbe>
 800b4fc:	4b93      	ldr	r3, [pc, #588]	@ (800b74c <UART_SetConfig+0x2cc>)
 800b4fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b502:	f003 0303 	and.w	r3, r3, #3
 800b506:	2b03      	cmp	r3, #3
 800b508:	d816      	bhi.n	800b538 <UART_SetConfig+0xb8>
 800b50a:	a201      	add	r2, pc, #4	@ (adr r2, 800b510 <UART_SetConfig+0x90>)
 800b50c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b510:	0800b521 	.word	0x0800b521
 800b514:	0800b52d 	.word	0x0800b52d
 800b518:	0800b527 	.word	0x0800b527
 800b51c:	0800b533 	.word	0x0800b533
 800b520:	2301      	movs	r3, #1
 800b522:	77fb      	strb	r3, [r7, #31]
 800b524:	e150      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b526:	2302      	movs	r3, #2
 800b528:	77fb      	strb	r3, [r7, #31]
 800b52a:	e14d      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b52c:	2304      	movs	r3, #4
 800b52e:	77fb      	strb	r3, [r7, #31]
 800b530:	e14a      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b532:	2308      	movs	r3, #8
 800b534:	77fb      	strb	r3, [r7, #31]
 800b536:	e147      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b538:	2310      	movs	r3, #16
 800b53a:	77fb      	strb	r3, [r7, #31]
 800b53c:	e144      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	4a83      	ldr	r2, [pc, #524]	@ (800b750 <UART_SetConfig+0x2d0>)
 800b544:	4293      	cmp	r3, r2
 800b546:	d132      	bne.n	800b5ae <UART_SetConfig+0x12e>
 800b548:	4b80      	ldr	r3, [pc, #512]	@ (800b74c <UART_SetConfig+0x2cc>)
 800b54a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b54e:	f003 030c 	and.w	r3, r3, #12
 800b552:	2b0c      	cmp	r3, #12
 800b554:	d828      	bhi.n	800b5a8 <UART_SetConfig+0x128>
 800b556:	a201      	add	r2, pc, #4	@ (adr r2, 800b55c <UART_SetConfig+0xdc>)
 800b558:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b55c:	0800b591 	.word	0x0800b591
 800b560:	0800b5a9 	.word	0x0800b5a9
 800b564:	0800b5a9 	.word	0x0800b5a9
 800b568:	0800b5a9 	.word	0x0800b5a9
 800b56c:	0800b59d 	.word	0x0800b59d
 800b570:	0800b5a9 	.word	0x0800b5a9
 800b574:	0800b5a9 	.word	0x0800b5a9
 800b578:	0800b5a9 	.word	0x0800b5a9
 800b57c:	0800b597 	.word	0x0800b597
 800b580:	0800b5a9 	.word	0x0800b5a9
 800b584:	0800b5a9 	.word	0x0800b5a9
 800b588:	0800b5a9 	.word	0x0800b5a9
 800b58c:	0800b5a3 	.word	0x0800b5a3
 800b590:	2300      	movs	r3, #0
 800b592:	77fb      	strb	r3, [r7, #31]
 800b594:	e118      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b596:	2302      	movs	r3, #2
 800b598:	77fb      	strb	r3, [r7, #31]
 800b59a:	e115      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b59c:	2304      	movs	r3, #4
 800b59e:	77fb      	strb	r3, [r7, #31]
 800b5a0:	e112      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b5a2:	2308      	movs	r3, #8
 800b5a4:	77fb      	strb	r3, [r7, #31]
 800b5a6:	e10f      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b5a8:	2310      	movs	r3, #16
 800b5aa:	77fb      	strb	r3, [r7, #31]
 800b5ac:	e10c      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	4a68      	ldr	r2, [pc, #416]	@ (800b754 <UART_SetConfig+0x2d4>)
 800b5b4:	4293      	cmp	r3, r2
 800b5b6:	d120      	bne.n	800b5fa <UART_SetConfig+0x17a>
 800b5b8:	4b64      	ldr	r3, [pc, #400]	@ (800b74c <UART_SetConfig+0x2cc>)
 800b5ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b5be:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800b5c2:	2b30      	cmp	r3, #48	@ 0x30
 800b5c4:	d013      	beq.n	800b5ee <UART_SetConfig+0x16e>
 800b5c6:	2b30      	cmp	r3, #48	@ 0x30
 800b5c8:	d814      	bhi.n	800b5f4 <UART_SetConfig+0x174>
 800b5ca:	2b20      	cmp	r3, #32
 800b5cc:	d009      	beq.n	800b5e2 <UART_SetConfig+0x162>
 800b5ce:	2b20      	cmp	r3, #32
 800b5d0:	d810      	bhi.n	800b5f4 <UART_SetConfig+0x174>
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d002      	beq.n	800b5dc <UART_SetConfig+0x15c>
 800b5d6:	2b10      	cmp	r3, #16
 800b5d8:	d006      	beq.n	800b5e8 <UART_SetConfig+0x168>
 800b5da:	e00b      	b.n	800b5f4 <UART_SetConfig+0x174>
 800b5dc:	2300      	movs	r3, #0
 800b5de:	77fb      	strb	r3, [r7, #31]
 800b5e0:	e0f2      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b5e2:	2302      	movs	r3, #2
 800b5e4:	77fb      	strb	r3, [r7, #31]
 800b5e6:	e0ef      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b5e8:	2304      	movs	r3, #4
 800b5ea:	77fb      	strb	r3, [r7, #31]
 800b5ec:	e0ec      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b5ee:	2308      	movs	r3, #8
 800b5f0:	77fb      	strb	r3, [r7, #31]
 800b5f2:	e0e9      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b5f4:	2310      	movs	r3, #16
 800b5f6:	77fb      	strb	r3, [r7, #31]
 800b5f8:	e0e6      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	4a56      	ldr	r2, [pc, #344]	@ (800b758 <UART_SetConfig+0x2d8>)
 800b600:	4293      	cmp	r3, r2
 800b602:	d120      	bne.n	800b646 <UART_SetConfig+0x1c6>
 800b604:	4b51      	ldr	r3, [pc, #324]	@ (800b74c <UART_SetConfig+0x2cc>)
 800b606:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b60a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800b60e:	2bc0      	cmp	r3, #192	@ 0xc0
 800b610:	d013      	beq.n	800b63a <UART_SetConfig+0x1ba>
 800b612:	2bc0      	cmp	r3, #192	@ 0xc0
 800b614:	d814      	bhi.n	800b640 <UART_SetConfig+0x1c0>
 800b616:	2b80      	cmp	r3, #128	@ 0x80
 800b618:	d009      	beq.n	800b62e <UART_SetConfig+0x1ae>
 800b61a:	2b80      	cmp	r3, #128	@ 0x80
 800b61c:	d810      	bhi.n	800b640 <UART_SetConfig+0x1c0>
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d002      	beq.n	800b628 <UART_SetConfig+0x1a8>
 800b622:	2b40      	cmp	r3, #64	@ 0x40
 800b624:	d006      	beq.n	800b634 <UART_SetConfig+0x1b4>
 800b626:	e00b      	b.n	800b640 <UART_SetConfig+0x1c0>
 800b628:	2300      	movs	r3, #0
 800b62a:	77fb      	strb	r3, [r7, #31]
 800b62c:	e0cc      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b62e:	2302      	movs	r3, #2
 800b630:	77fb      	strb	r3, [r7, #31]
 800b632:	e0c9      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b634:	2304      	movs	r3, #4
 800b636:	77fb      	strb	r3, [r7, #31]
 800b638:	e0c6      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b63a:	2308      	movs	r3, #8
 800b63c:	77fb      	strb	r3, [r7, #31]
 800b63e:	e0c3      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b640:	2310      	movs	r3, #16
 800b642:	77fb      	strb	r3, [r7, #31]
 800b644:	e0c0      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	4a44      	ldr	r2, [pc, #272]	@ (800b75c <UART_SetConfig+0x2dc>)
 800b64c:	4293      	cmp	r3, r2
 800b64e:	d125      	bne.n	800b69c <UART_SetConfig+0x21c>
 800b650:	4b3e      	ldr	r3, [pc, #248]	@ (800b74c <UART_SetConfig+0x2cc>)
 800b652:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b656:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b65a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b65e:	d017      	beq.n	800b690 <UART_SetConfig+0x210>
 800b660:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800b664:	d817      	bhi.n	800b696 <UART_SetConfig+0x216>
 800b666:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b66a:	d00b      	beq.n	800b684 <UART_SetConfig+0x204>
 800b66c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b670:	d811      	bhi.n	800b696 <UART_SetConfig+0x216>
 800b672:	2b00      	cmp	r3, #0
 800b674:	d003      	beq.n	800b67e <UART_SetConfig+0x1fe>
 800b676:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b67a:	d006      	beq.n	800b68a <UART_SetConfig+0x20a>
 800b67c:	e00b      	b.n	800b696 <UART_SetConfig+0x216>
 800b67e:	2300      	movs	r3, #0
 800b680:	77fb      	strb	r3, [r7, #31]
 800b682:	e0a1      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b684:	2302      	movs	r3, #2
 800b686:	77fb      	strb	r3, [r7, #31]
 800b688:	e09e      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b68a:	2304      	movs	r3, #4
 800b68c:	77fb      	strb	r3, [r7, #31]
 800b68e:	e09b      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b690:	2308      	movs	r3, #8
 800b692:	77fb      	strb	r3, [r7, #31]
 800b694:	e098      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b696:	2310      	movs	r3, #16
 800b698:	77fb      	strb	r3, [r7, #31]
 800b69a:	e095      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	681b      	ldr	r3, [r3, #0]
 800b6a0:	4a2f      	ldr	r2, [pc, #188]	@ (800b760 <UART_SetConfig+0x2e0>)
 800b6a2:	4293      	cmp	r3, r2
 800b6a4:	d125      	bne.n	800b6f2 <UART_SetConfig+0x272>
 800b6a6:	4b29      	ldr	r3, [pc, #164]	@ (800b74c <UART_SetConfig+0x2cc>)
 800b6a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b6ac:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800b6b0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b6b4:	d017      	beq.n	800b6e6 <UART_SetConfig+0x266>
 800b6b6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800b6ba:	d817      	bhi.n	800b6ec <UART_SetConfig+0x26c>
 800b6bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b6c0:	d00b      	beq.n	800b6da <UART_SetConfig+0x25a>
 800b6c2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b6c6:	d811      	bhi.n	800b6ec <UART_SetConfig+0x26c>
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d003      	beq.n	800b6d4 <UART_SetConfig+0x254>
 800b6cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b6d0:	d006      	beq.n	800b6e0 <UART_SetConfig+0x260>
 800b6d2:	e00b      	b.n	800b6ec <UART_SetConfig+0x26c>
 800b6d4:	2301      	movs	r3, #1
 800b6d6:	77fb      	strb	r3, [r7, #31]
 800b6d8:	e076      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b6da:	2302      	movs	r3, #2
 800b6dc:	77fb      	strb	r3, [r7, #31]
 800b6de:	e073      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b6e0:	2304      	movs	r3, #4
 800b6e2:	77fb      	strb	r3, [r7, #31]
 800b6e4:	e070      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b6e6:	2308      	movs	r3, #8
 800b6e8:	77fb      	strb	r3, [r7, #31]
 800b6ea:	e06d      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b6ec:	2310      	movs	r3, #16
 800b6ee:	77fb      	strb	r3, [r7, #31]
 800b6f0:	e06a      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	4a1b      	ldr	r2, [pc, #108]	@ (800b764 <UART_SetConfig+0x2e4>)
 800b6f8:	4293      	cmp	r3, r2
 800b6fa:	d138      	bne.n	800b76e <UART_SetConfig+0x2ee>
 800b6fc:	4b13      	ldr	r3, [pc, #76]	@ (800b74c <UART_SetConfig+0x2cc>)
 800b6fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b702:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800b706:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b70a:	d017      	beq.n	800b73c <UART_SetConfig+0x2bc>
 800b70c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b710:	d82a      	bhi.n	800b768 <UART_SetConfig+0x2e8>
 800b712:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b716:	d00b      	beq.n	800b730 <UART_SetConfig+0x2b0>
 800b718:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b71c:	d824      	bhi.n	800b768 <UART_SetConfig+0x2e8>
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d003      	beq.n	800b72a <UART_SetConfig+0x2aa>
 800b722:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b726:	d006      	beq.n	800b736 <UART_SetConfig+0x2b6>
 800b728:	e01e      	b.n	800b768 <UART_SetConfig+0x2e8>
 800b72a:	2300      	movs	r3, #0
 800b72c:	77fb      	strb	r3, [r7, #31]
 800b72e:	e04b      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b730:	2302      	movs	r3, #2
 800b732:	77fb      	strb	r3, [r7, #31]
 800b734:	e048      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b736:	2304      	movs	r3, #4
 800b738:	77fb      	strb	r3, [r7, #31]
 800b73a:	e045      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b73c:	2308      	movs	r3, #8
 800b73e:	77fb      	strb	r3, [r7, #31]
 800b740:	e042      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b742:	bf00      	nop
 800b744:	efff69f3 	.word	0xefff69f3
 800b748:	40011000 	.word	0x40011000
 800b74c:	40023800 	.word	0x40023800
 800b750:	40004400 	.word	0x40004400
 800b754:	40004800 	.word	0x40004800
 800b758:	40004c00 	.word	0x40004c00
 800b75c:	40005000 	.word	0x40005000
 800b760:	40011400 	.word	0x40011400
 800b764:	40007800 	.word	0x40007800
 800b768:	2310      	movs	r3, #16
 800b76a:	77fb      	strb	r3, [r7, #31]
 800b76c:	e02c      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	4a72      	ldr	r2, [pc, #456]	@ (800b93c <UART_SetConfig+0x4bc>)
 800b774:	4293      	cmp	r3, r2
 800b776:	d125      	bne.n	800b7c4 <UART_SetConfig+0x344>
 800b778:	4b71      	ldr	r3, [pc, #452]	@ (800b940 <UART_SetConfig+0x4c0>)
 800b77a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b77e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800b782:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800b786:	d017      	beq.n	800b7b8 <UART_SetConfig+0x338>
 800b788:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800b78c:	d817      	bhi.n	800b7be <UART_SetConfig+0x33e>
 800b78e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b792:	d00b      	beq.n	800b7ac <UART_SetConfig+0x32c>
 800b794:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b798:	d811      	bhi.n	800b7be <UART_SetConfig+0x33e>
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d003      	beq.n	800b7a6 <UART_SetConfig+0x326>
 800b79e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b7a2:	d006      	beq.n	800b7b2 <UART_SetConfig+0x332>
 800b7a4:	e00b      	b.n	800b7be <UART_SetConfig+0x33e>
 800b7a6:	2300      	movs	r3, #0
 800b7a8:	77fb      	strb	r3, [r7, #31]
 800b7aa:	e00d      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b7ac:	2302      	movs	r3, #2
 800b7ae:	77fb      	strb	r3, [r7, #31]
 800b7b0:	e00a      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b7b2:	2304      	movs	r3, #4
 800b7b4:	77fb      	strb	r3, [r7, #31]
 800b7b6:	e007      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b7b8:	2308      	movs	r3, #8
 800b7ba:	77fb      	strb	r3, [r7, #31]
 800b7bc:	e004      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b7be:	2310      	movs	r3, #16
 800b7c0:	77fb      	strb	r3, [r7, #31]
 800b7c2:	e001      	b.n	800b7c8 <UART_SetConfig+0x348>
 800b7c4:	2310      	movs	r3, #16
 800b7c6:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	69db      	ldr	r3, [r3, #28]
 800b7cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b7d0:	d15b      	bne.n	800b88a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800b7d2:	7ffb      	ldrb	r3, [r7, #31]
 800b7d4:	2b08      	cmp	r3, #8
 800b7d6:	d828      	bhi.n	800b82a <UART_SetConfig+0x3aa>
 800b7d8:	a201      	add	r2, pc, #4	@ (adr r2, 800b7e0 <UART_SetConfig+0x360>)
 800b7da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7de:	bf00      	nop
 800b7e0:	0800b805 	.word	0x0800b805
 800b7e4:	0800b80d 	.word	0x0800b80d
 800b7e8:	0800b815 	.word	0x0800b815
 800b7ec:	0800b82b 	.word	0x0800b82b
 800b7f0:	0800b81b 	.word	0x0800b81b
 800b7f4:	0800b82b 	.word	0x0800b82b
 800b7f8:	0800b82b 	.word	0x0800b82b
 800b7fc:	0800b82b 	.word	0x0800b82b
 800b800:	0800b823 	.word	0x0800b823
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b804:	f7fd ffca 	bl	800979c <HAL_RCC_GetPCLK1Freq>
 800b808:	61b8      	str	r0, [r7, #24]
        break;
 800b80a:	e013      	b.n	800b834 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b80c:	f7fd ffda 	bl	80097c4 <HAL_RCC_GetPCLK2Freq>
 800b810:	61b8      	str	r0, [r7, #24]
        break;
 800b812:	e00f      	b.n	800b834 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b814:	4b4b      	ldr	r3, [pc, #300]	@ (800b944 <UART_SetConfig+0x4c4>)
 800b816:	61bb      	str	r3, [r7, #24]
        break;
 800b818:	e00c      	b.n	800b834 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b81a:	f7fd feed 	bl	80095f8 <HAL_RCC_GetSysClockFreq>
 800b81e:	61b8      	str	r0, [r7, #24]
        break;
 800b820:	e008      	b.n	800b834 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b822:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b826:	61bb      	str	r3, [r7, #24]
        break;
 800b828:	e004      	b.n	800b834 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800b82a:	2300      	movs	r3, #0
 800b82c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800b82e:	2301      	movs	r3, #1
 800b830:	77bb      	strb	r3, [r7, #30]
        break;
 800b832:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b834:	69bb      	ldr	r3, [r7, #24]
 800b836:	2b00      	cmp	r3, #0
 800b838:	d074      	beq.n	800b924 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800b83a:	69bb      	ldr	r3, [r7, #24]
 800b83c:	005a      	lsls	r2, r3, #1
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	685b      	ldr	r3, [r3, #4]
 800b842:	085b      	lsrs	r3, r3, #1
 800b844:	441a      	add	r2, r3
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	685b      	ldr	r3, [r3, #4]
 800b84a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b84e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b850:	693b      	ldr	r3, [r7, #16]
 800b852:	2b0f      	cmp	r3, #15
 800b854:	d916      	bls.n	800b884 <UART_SetConfig+0x404>
 800b856:	693b      	ldr	r3, [r7, #16]
 800b858:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b85c:	d212      	bcs.n	800b884 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b85e:	693b      	ldr	r3, [r7, #16]
 800b860:	b29b      	uxth	r3, r3
 800b862:	f023 030f 	bic.w	r3, r3, #15
 800b866:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b868:	693b      	ldr	r3, [r7, #16]
 800b86a:	085b      	lsrs	r3, r3, #1
 800b86c:	b29b      	uxth	r3, r3
 800b86e:	f003 0307 	and.w	r3, r3, #7
 800b872:	b29a      	uxth	r2, r3
 800b874:	89fb      	ldrh	r3, [r7, #14]
 800b876:	4313      	orrs	r3, r2
 800b878:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	89fa      	ldrh	r2, [r7, #14]
 800b880:	60da      	str	r2, [r3, #12]
 800b882:	e04f      	b.n	800b924 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800b884:	2301      	movs	r3, #1
 800b886:	77bb      	strb	r3, [r7, #30]
 800b888:	e04c      	b.n	800b924 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b88a:	7ffb      	ldrb	r3, [r7, #31]
 800b88c:	2b08      	cmp	r3, #8
 800b88e:	d828      	bhi.n	800b8e2 <UART_SetConfig+0x462>
 800b890:	a201      	add	r2, pc, #4	@ (adr r2, 800b898 <UART_SetConfig+0x418>)
 800b892:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b896:	bf00      	nop
 800b898:	0800b8bd 	.word	0x0800b8bd
 800b89c:	0800b8c5 	.word	0x0800b8c5
 800b8a0:	0800b8cd 	.word	0x0800b8cd
 800b8a4:	0800b8e3 	.word	0x0800b8e3
 800b8a8:	0800b8d3 	.word	0x0800b8d3
 800b8ac:	0800b8e3 	.word	0x0800b8e3
 800b8b0:	0800b8e3 	.word	0x0800b8e3
 800b8b4:	0800b8e3 	.word	0x0800b8e3
 800b8b8:	0800b8db 	.word	0x0800b8db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b8bc:	f7fd ff6e 	bl	800979c <HAL_RCC_GetPCLK1Freq>
 800b8c0:	61b8      	str	r0, [r7, #24]
        break;
 800b8c2:	e013      	b.n	800b8ec <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b8c4:	f7fd ff7e 	bl	80097c4 <HAL_RCC_GetPCLK2Freq>
 800b8c8:	61b8      	str	r0, [r7, #24]
        break;
 800b8ca:	e00f      	b.n	800b8ec <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b8cc:	4b1d      	ldr	r3, [pc, #116]	@ (800b944 <UART_SetConfig+0x4c4>)
 800b8ce:	61bb      	str	r3, [r7, #24]
        break;
 800b8d0:	e00c      	b.n	800b8ec <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b8d2:	f7fd fe91 	bl	80095f8 <HAL_RCC_GetSysClockFreq>
 800b8d6:	61b8      	str	r0, [r7, #24]
        break;
 800b8d8:	e008      	b.n	800b8ec <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b8da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b8de:	61bb      	str	r3, [r7, #24]
        break;
 800b8e0:	e004      	b.n	800b8ec <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800b8e2:	2300      	movs	r3, #0
 800b8e4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800b8e6:	2301      	movs	r3, #1
 800b8e8:	77bb      	strb	r3, [r7, #30]
        break;
 800b8ea:	bf00      	nop
    }

    if (pclk != 0U)
 800b8ec:	69bb      	ldr	r3, [r7, #24]
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d018      	beq.n	800b924 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	685b      	ldr	r3, [r3, #4]
 800b8f6:	085a      	lsrs	r2, r3, #1
 800b8f8:	69bb      	ldr	r3, [r7, #24]
 800b8fa:	441a      	add	r2, r3
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	685b      	ldr	r3, [r3, #4]
 800b900:	fbb2 f3f3 	udiv	r3, r2, r3
 800b904:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b906:	693b      	ldr	r3, [r7, #16]
 800b908:	2b0f      	cmp	r3, #15
 800b90a:	d909      	bls.n	800b920 <UART_SetConfig+0x4a0>
 800b90c:	693b      	ldr	r3, [r7, #16]
 800b90e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b912:	d205      	bcs.n	800b920 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b914:	693b      	ldr	r3, [r7, #16]
 800b916:	b29a      	uxth	r2, r3
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	681b      	ldr	r3, [r3, #0]
 800b91c:	60da      	str	r2, [r3, #12]
 800b91e:	e001      	b.n	800b924 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 800b920:	2301      	movs	r3, #1
 800b922:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	2200      	movs	r2, #0
 800b928:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	2200      	movs	r2, #0
 800b92e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800b930:	7fbb      	ldrb	r3, [r7, #30]
}
 800b932:	4618      	mov	r0, r3
 800b934:	3720      	adds	r7, #32
 800b936:	46bd      	mov	sp, r7
 800b938:	bd80      	pop	{r7, pc}
 800b93a:	bf00      	nop
 800b93c:	40007c00 	.word	0x40007c00
 800b940:	40023800 	.word	0x40023800
 800b944:	00f42400 	.word	0x00f42400

0800b948 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b948:	b480      	push	{r7}
 800b94a:	b083      	sub	sp, #12
 800b94c:	af00      	add	r7, sp, #0
 800b94e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b954:	f003 0301 	and.w	r3, r3, #1
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d00a      	beq.n	800b972 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	685b      	ldr	r3, [r3, #4]
 800b962:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	430a      	orrs	r2, r1
 800b970:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b976:	f003 0302 	and.w	r3, r3, #2
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	d00a      	beq.n	800b994 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	685b      	ldr	r3, [r3, #4]
 800b984:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	430a      	orrs	r2, r1
 800b992:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b998:	f003 0304 	and.w	r3, r3, #4
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d00a      	beq.n	800b9b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	685b      	ldr	r3, [r3, #4]
 800b9a6:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	430a      	orrs	r2, r1
 800b9b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9ba:	f003 0308 	and.w	r3, r3, #8
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d00a      	beq.n	800b9d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	685b      	ldr	r3, [r3, #4]
 800b9c8:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	430a      	orrs	r2, r1
 800b9d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9dc:	f003 0310 	and.w	r3, r3, #16
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d00a      	beq.n	800b9fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	689b      	ldr	r3, [r3, #8]
 800b9ea:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	430a      	orrs	r2, r1
 800b9f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9fe:	f003 0320 	and.w	r3, r3, #32
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d00a      	beq.n	800ba1c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	689b      	ldr	r3, [r3, #8]
 800ba0c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	430a      	orrs	r2, r1
 800ba1a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d01a      	beq.n	800ba5e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	685b      	ldr	r3, [r3, #4]
 800ba2e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	681b      	ldr	r3, [r3, #0]
 800ba3a:	430a      	orrs	r2, r1
 800ba3c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba42:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ba46:	d10a      	bne.n	800ba5e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	685b      	ldr	r3, [r3, #4]
 800ba4e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	430a      	orrs	r2, r1
 800ba5c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d00a      	beq.n	800ba80 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	685b      	ldr	r3, [r3, #4]
 800ba70:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	681b      	ldr	r3, [r3, #0]
 800ba7c:	430a      	orrs	r2, r1
 800ba7e:	605a      	str	r2, [r3, #4]
  }
}
 800ba80:	bf00      	nop
 800ba82:	370c      	adds	r7, #12
 800ba84:	46bd      	mov	sp, r7
 800ba86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba8a:	4770      	bx	lr

0800ba8c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ba8c:	b580      	push	{r7, lr}
 800ba8e:	b086      	sub	sp, #24
 800ba90:	af02      	add	r7, sp, #8
 800ba92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	2200      	movs	r2, #0
 800ba98:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ba9c:	f7fa f9fe 	bl	8005e9c <HAL_GetTick>
 800baa0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	f003 0308 	and.w	r3, r3, #8
 800baac:	2b08      	cmp	r3, #8
 800baae:	d10e      	bne.n	800bace <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bab0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800bab4:	9300      	str	r3, [sp, #0]
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	2200      	movs	r2, #0
 800baba:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800babe:	6878      	ldr	r0, [r7, #4]
 800bac0:	f000 f81b 	bl	800bafa <UART_WaitOnFlagUntilTimeout>
 800bac4:	4603      	mov	r3, r0
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d001      	beq.n	800bace <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800baca:	2303      	movs	r3, #3
 800bacc:	e011      	b.n	800baf2 <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	2220      	movs	r2, #32
 800bad2:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	2220      	movs	r2, #32
 800bad8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	2200      	movs	r2, #0
 800bae0:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	2200      	movs	r2, #0
 800bae6:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	2200      	movs	r2, #0
 800baec:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800baf0:	2300      	movs	r3, #0
}
 800baf2:	4618      	mov	r0, r3
 800baf4:	3710      	adds	r7, #16
 800baf6:	46bd      	mov	sp, r7
 800baf8:	bd80      	pop	{r7, pc}

0800bafa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800bafa:	b580      	push	{r7, lr}
 800bafc:	b09c      	sub	sp, #112	@ 0x70
 800bafe:	af00      	add	r7, sp, #0
 800bb00:	60f8      	str	r0, [r7, #12]
 800bb02:	60b9      	str	r1, [r7, #8]
 800bb04:	603b      	str	r3, [r7, #0]
 800bb06:	4613      	mov	r3, r2
 800bb08:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bb0a:	e0a7      	b.n	800bc5c <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bb0c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bb0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb12:	f000 80a3 	beq.w	800bc5c <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bb16:	f7fa f9c1 	bl	8005e9c <HAL_GetTick>
 800bb1a:	4602      	mov	r2, r0
 800bb1c:	683b      	ldr	r3, [r7, #0]
 800bb1e:	1ad3      	subs	r3, r2, r3
 800bb20:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800bb22:	429a      	cmp	r2, r3
 800bb24:	d302      	bcc.n	800bb2c <UART_WaitOnFlagUntilTimeout+0x32>
 800bb26:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	d13f      	bne.n	800bbac <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	653b      	str	r3, [r7, #80]	@ 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb32:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bb34:	e853 3f00 	ldrex	r3, [r3]
 800bb38:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800bb3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800bb3c:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800bb40:	667b      	str	r3, [r7, #100]	@ 0x64
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	461a      	mov	r2, r3
 800bb48:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bb4a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bb4c:	65ba      	str	r2, [r7, #88]	@ 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb4e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800bb50:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800bb52:	e841 2300 	strex	r3, r2, [r1]
 800bb56:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800bb58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d1e6      	bne.n	800bb2c <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	3308      	adds	r3, #8
 800bb64:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb68:	e853 3f00 	ldrex	r3, [r3]
 800bb6c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bb6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb70:	f023 0301 	bic.w	r3, r3, #1
 800bb74:	663b      	str	r3, [r7, #96]	@ 0x60
 800bb76:	68fb      	ldr	r3, [r7, #12]
 800bb78:	681b      	ldr	r3, [r3, #0]
 800bb7a:	3308      	adds	r3, #8
 800bb7c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800bb7e:	64ba      	str	r2, [r7, #72]	@ 0x48
 800bb80:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb82:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800bb84:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bb86:	e841 2300 	strex	r3, r2, [r1]
 800bb8a:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800bb8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	d1e5      	bne.n	800bb5e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	2220      	movs	r2, #32
 800bb96:	67da      	str	r2, [r3, #124]	@ 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	2220      	movs	r2, #32
 800bb9c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        __HAL_UNLOCK(huart);
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	2200      	movs	r2, #0
 800bba4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

        return HAL_TIMEOUT;
 800bba8:	2303      	movs	r3, #3
 800bbaa:	e068      	b.n	800bc7e <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	f003 0304 	and.w	r3, r3, #4
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d050      	beq.n	800bc5c <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800bbba:	68fb      	ldr	r3, [r7, #12]
 800bbbc:	681b      	ldr	r3, [r3, #0]
 800bbbe:	69db      	ldr	r3, [r3, #28]
 800bbc0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bbc4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bbc8:	d148      	bne.n	800bc5c <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800bbca:	68fb      	ldr	r3, [r7, #12]
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800bbd2:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bbda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbdc:	e853 3f00 	ldrex	r3, [r3]
 800bbe0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bbe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbe4:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800bbe8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	681b      	ldr	r3, [r3, #0]
 800bbee:	461a      	mov	r2, r3
 800bbf0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bbf2:	637b      	str	r3, [r7, #52]	@ 0x34
 800bbf4:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bbf6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800bbf8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bbfa:	e841 2300 	strex	r3, r2, [r1]
 800bbfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800bc00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d1e6      	bne.n	800bbd4 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	3308      	adds	r3, #8
 800bc0c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc0e:	697b      	ldr	r3, [r7, #20]
 800bc10:	e853 3f00 	ldrex	r3, [r3]
 800bc14:	613b      	str	r3, [r7, #16]
   return(result);
 800bc16:	693b      	ldr	r3, [r7, #16]
 800bc18:	f023 0301 	bic.w	r3, r3, #1
 800bc1c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	3308      	adds	r3, #8
 800bc24:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800bc26:	623a      	str	r2, [r7, #32]
 800bc28:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc2a:	69f9      	ldr	r1, [r7, #28]
 800bc2c:	6a3a      	ldr	r2, [r7, #32]
 800bc2e:	e841 2300 	strex	r3, r2, [r1]
 800bc32:	61bb      	str	r3, [r7, #24]
   return(result);
 800bc34:	69bb      	ldr	r3, [r7, #24]
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d1e5      	bne.n	800bc06 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 800bc3a:	68fb      	ldr	r3, [r7, #12]
 800bc3c:	2220      	movs	r2, #32
 800bc3e:	67da      	str	r2, [r3, #124]	@ 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 800bc40:	68fb      	ldr	r3, [r7, #12]
 800bc42:	2220      	movs	r2, #32
 800bc44:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	2220      	movs	r2, #32
 800bc4c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	2200      	movs	r2, #0
 800bc54:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800bc58:	2303      	movs	r3, #3
 800bc5a:	e010      	b.n	800bc7e <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	69da      	ldr	r2, [r3, #28]
 800bc62:	68bb      	ldr	r3, [r7, #8]
 800bc64:	4013      	ands	r3, r2
 800bc66:	68ba      	ldr	r2, [r7, #8]
 800bc68:	429a      	cmp	r2, r3
 800bc6a:	bf0c      	ite	eq
 800bc6c:	2301      	moveq	r3, #1
 800bc6e:	2300      	movne	r3, #0
 800bc70:	b2db      	uxtb	r3, r3
 800bc72:	461a      	mov	r2, r3
 800bc74:	79fb      	ldrb	r3, [r7, #7]
 800bc76:	429a      	cmp	r2, r3
 800bc78:	f43f af48 	beq.w	800bb0c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800bc7c:	2300      	movs	r3, #0
}
 800bc7e:	4618      	mov	r0, r3
 800bc80:	3770      	adds	r7, #112	@ 0x70
 800bc82:	46bd      	mov	sp, r7
 800bc84:	bd80      	pop	{r7, pc}
	...

0800bc88 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800bc88:	b480      	push	{r7}
 800bc8a:	b083      	sub	sp, #12
 800bc8c:	af00      	add	r7, sp, #0
 800bc8e:	6078      	str	r0, [r7, #4]
 800bc90:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800bc92:	683b      	ldr	r3, [r7, #0]
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	d121      	bne.n	800bcde <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	681a      	ldr	r2, [r3, #0]
 800bc9e:	4b27      	ldr	r3, [pc, #156]	@ (800bd3c <FMC_SDRAM_Init+0xb4>)
 800bca0:	4013      	ands	r3, r2
 800bca2:	683a      	ldr	r2, [r7, #0]
 800bca4:	6851      	ldr	r1, [r2, #4]
 800bca6:	683a      	ldr	r2, [r7, #0]
 800bca8:	6892      	ldr	r2, [r2, #8]
 800bcaa:	4311      	orrs	r1, r2
 800bcac:	683a      	ldr	r2, [r7, #0]
 800bcae:	68d2      	ldr	r2, [r2, #12]
 800bcb0:	4311      	orrs	r1, r2
 800bcb2:	683a      	ldr	r2, [r7, #0]
 800bcb4:	6912      	ldr	r2, [r2, #16]
 800bcb6:	4311      	orrs	r1, r2
 800bcb8:	683a      	ldr	r2, [r7, #0]
 800bcba:	6952      	ldr	r2, [r2, #20]
 800bcbc:	4311      	orrs	r1, r2
 800bcbe:	683a      	ldr	r2, [r7, #0]
 800bcc0:	6992      	ldr	r2, [r2, #24]
 800bcc2:	4311      	orrs	r1, r2
 800bcc4:	683a      	ldr	r2, [r7, #0]
 800bcc6:	69d2      	ldr	r2, [r2, #28]
 800bcc8:	4311      	orrs	r1, r2
 800bcca:	683a      	ldr	r2, [r7, #0]
 800bccc:	6a12      	ldr	r2, [r2, #32]
 800bcce:	4311      	orrs	r1, r2
 800bcd0:	683a      	ldr	r2, [r7, #0]
 800bcd2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800bcd4:	430a      	orrs	r2, r1
 800bcd6:	431a      	orrs	r2, r3
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	601a      	str	r2, [r3, #0]
 800bcdc:	e026      	b.n	800bd2c <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800bce6:	683b      	ldr	r3, [r7, #0]
 800bce8:	69d9      	ldr	r1, [r3, #28]
 800bcea:	683b      	ldr	r3, [r7, #0]
 800bcec:	6a1b      	ldr	r3, [r3, #32]
 800bcee:	4319      	orrs	r1, r3
 800bcf0:	683b      	ldr	r3, [r7, #0]
 800bcf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bcf4:	430b      	orrs	r3, r1
 800bcf6:	431a      	orrs	r2, r3
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	685a      	ldr	r2, [r3, #4]
 800bd00:	4b0e      	ldr	r3, [pc, #56]	@ (800bd3c <FMC_SDRAM_Init+0xb4>)
 800bd02:	4013      	ands	r3, r2
 800bd04:	683a      	ldr	r2, [r7, #0]
 800bd06:	6851      	ldr	r1, [r2, #4]
 800bd08:	683a      	ldr	r2, [r7, #0]
 800bd0a:	6892      	ldr	r2, [r2, #8]
 800bd0c:	4311      	orrs	r1, r2
 800bd0e:	683a      	ldr	r2, [r7, #0]
 800bd10:	68d2      	ldr	r2, [r2, #12]
 800bd12:	4311      	orrs	r1, r2
 800bd14:	683a      	ldr	r2, [r7, #0]
 800bd16:	6912      	ldr	r2, [r2, #16]
 800bd18:	4311      	orrs	r1, r2
 800bd1a:	683a      	ldr	r2, [r7, #0]
 800bd1c:	6952      	ldr	r2, [r2, #20]
 800bd1e:	4311      	orrs	r1, r2
 800bd20:	683a      	ldr	r2, [r7, #0]
 800bd22:	6992      	ldr	r2, [r2, #24]
 800bd24:	430a      	orrs	r2, r1
 800bd26:	431a      	orrs	r2, r3
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800bd2c:	2300      	movs	r3, #0
}
 800bd2e:	4618      	mov	r0, r3
 800bd30:	370c      	adds	r7, #12
 800bd32:	46bd      	mov	sp, r7
 800bd34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd38:	4770      	bx	lr
 800bd3a:	bf00      	nop
 800bd3c:	ffff8000 	.word	0xffff8000

0800bd40 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800bd40:	b480      	push	{r7}
 800bd42:	b085      	sub	sp, #20
 800bd44:	af00      	add	r7, sp, #0
 800bd46:	60f8      	str	r0, [r7, #12]
 800bd48:	60b9      	str	r1, [r7, #8]
 800bd4a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d128      	bne.n	800bda4 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	689b      	ldr	r3, [r3, #8]
 800bd56:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800bd5a:	68bb      	ldr	r3, [r7, #8]
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	1e59      	subs	r1, r3, #1
 800bd60:	68bb      	ldr	r3, [r7, #8]
 800bd62:	685b      	ldr	r3, [r3, #4]
 800bd64:	3b01      	subs	r3, #1
 800bd66:	011b      	lsls	r3, r3, #4
 800bd68:	4319      	orrs	r1, r3
 800bd6a:	68bb      	ldr	r3, [r7, #8]
 800bd6c:	689b      	ldr	r3, [r3, #8]
 800bd6e:	3b01      	subs	r3, #1
 800bd70:	021b      	lsls	r3, r3, #8
 800bd72:	4319      	orrs	r1, r3
 800bd74:	68bb      	ldr	r3, [r7, #8]
 800bd76:	68db      	ldr	r3, [r3, #12]
 800bd78:	3b01      	subs	r3, #1
 800bd7a:	031b      	lsls	r3, r3, #12
 800bd7c:	4319      	orrs	r1, r3
 800bd7e:	68bb      	ldr	r3, [r7, #8]
 800bd80:	691b      	ldr	r3, [r3, #16]
 800bd82:	3b01      	subs	r3, #1
 800bd84:	041b      	lsls	r3, r3, #16
 800bd86:	4319      	orrs	r1, r3
 800bd88:	68bb      	ldr	r3, [r7, #8]
 800bd8a:	695b      	ldr	r3, [r3, #20]
 800bd8c:	3b01      	subs	r3, #1
 800bd8e:	051b      	lsls	r3, r3, #20
 800bd90:	4319      	orrs	r1, r3
 800bd92:	68bb      	ldr	r3, [r7, #8]
 800bd94:	699b      	ldr	r3, [r3, #24]
 800bd96:	3b01      	subs	r3, #1
 800bd98:	061b      	lsls	r3, r3, #24
 800bd9a:	430b      	orrs	r3, r1
 800bd9c:	431a      	orrs	r2, r3
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	609a      	str	r2, [r3, #8]
 800bda2:	e02d      	b.n	800be00 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	689a      	ldr	r2, [r3, #8]
 800bda8:	4b19      	ldr	r3, [pc, #100]	@ (800be10 <FMC_SDRAM_Timing_Init+0xd0>)
 800bdaa:	4013      	ands	r3, r2
 800bdac:	68ba      	ldr	r2, [r7, #8]
 800bdae:	68d2      	ldr	r2, [r2, #12]
 800bdb0:	3a01      	subs	r2, #1
 800bdb2:	0311      	lsls	r1, r2, #12
 800bdb4:	68ba      	ldr	r2, [r7, #8]
 800bdb6:	6952      	ldr	r2, [r2, #20]
 800bdb8:	3a01      	subs	r2, #1
 800bdba:	0512      	lsls	r2, r2, #20
 800bdbc:	430a      	orrs	r2, r1
 800bdbe:	431a      	orrs	r2, r3
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	68db      	ldr	r3, [r3, #12]
 800bdc8:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800bdcc:	68bb      	ldr	r3, [r7, #8]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	1e59      	subs	r1, r3, #1
 800bdd2:	68bb      	ldr	r3, [r7, #8]
 800bdd4:	685b      	ldr	r3, [r3, #4]
 800bdd6:	3b01      	subs	r3, #1
 800bdd8:	011b      	lsls	r3, r3, #4
 800bdda:	4319      	orrs	r1, r3
 800bddc:	68bb      	ldr	r3, [r7, #8]
 800bdde:	689b      	ldr	r3, [r3, #8]
 800bde0:	3b01      	subs	r3, #1
 800bde2:	021b      	lsls	r3, r3, #8
 800bde4:	4319      	orrs	r1, r3
 800bde6:	68bb      	ldr	r3, [r7, #8]
 800bde8:	691b      	ldr	r3, [r3, #16]
 800bdea:	3b01      	subs	r3, #1
 800bdec:	041b      	lsls	r3, r3, #16
 800bdee:	4319      	orrs	r1, r3
 800bdf0:	68bb      	ldr	r3, [r7, #8]
 800bdf2:	699b      	ldr	r3, [r3, #24]
 800bdf4:	3b01      	subs	r3, #1
 800bdf6:	061b      	lsls	r3, r3, #24
 800bdf8:	430b      	orrs	r3, r1
 800bdfa:	431a      	orrs	r2, r3
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 800be00:	2300      	movs	r3, #0
}
 800be02:	4618      	mov	r0, r3
 800be04:	3714      	adds	r7, #20
 800be06:	46bd      	mov	sp, r7
 800be08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be0c:	4770      	bx	lr
 800be0e:	bf00      	nop
 800be10:	ff0f0fff 	.word	0xff0f0fff

0800be14 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800be14:	b480      	push	{r7}
 800be16:	b085      	sub	sp, #20
 800be18:	af00      	add	r7, sp, #0
 800be1a:	60f8      	str	r0, [r7, #12]
 800be1c:	60b9      	str	r1, [r7, #8]
 800be1e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	691a      	ldr	r2, [r3, #16]
 800be24:	4b0c      	ldr	r3, [pc, #48]	@ (800be58 <FMC_SDRAM_SendCommand+0x44>)
 800be26:	4013      	ands	r3, r2
 800be28:	68ba      	ldr	r2, [r7, #8]
 800be2a:	6811      	ldr	r1, [r2, #0]
 800be2c:	68ba      	ldr	r2, [r7, #8]
 800be2e:	6852      	ldr	r2, [r2, #4]
 800be30:	4311      	orrs	r1, r2
 800be32:	68ba      	ldr	r2, [r7, #8]
 800be34:	6892      	ldr	r2, [r2, #8]
 800be36:	3a01      	subs	r2, #1
 800be38:	0152      	lsls	r2, r2, #5
 800be3a:	4311      	orrs	r1, r2
 800be3c:	68ba      	ldr	r2, [r7, #8]
 800be3e:	68d2      	ldr	r2, [r2, #12]
 800be40:	0252      	lsls	r2, r2, #9
 800be42:	430a      	orrs	r2, r1
 800be44:	431a      	orrs	r2, r3
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 800be4a:	2300      	movs	r3, #0
}
 800be4c:	4618      	mov	r0, r3
 800be4e:	3714      	adds	r7, #20
 800be50:	46bd      	mov	sp, r7
 800be52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be56:	4770      	bx	lr
 800be58:	ffc00000 	.word	0xffc00000

0800be5c <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800be5c:	b480      	push	{r7}
 800be5e:	b083      	sub	sp, #12
 800be60:	af00      	add	r7, sp, #0
 800be62:	6078      	str	r0, [r7, #4]
 800be64:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	695a      	ldr	r2, [r3, #20]
 800be6a:	4b07      	ldr	r3, [pc, #28]	@ (800be88 <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 800be6c:	4013      	ands	r3, r2
 800be6e:	683a      	ldr	r2, [r7, #0]
 800be70:	0052      	lsls	r2, r2, #1
 800be72:	431a      	orrs	r2, r3
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800be78:	2300      	movs	r3, #0
}
 800be7a:	4618      	mov	r0, r3
 800be7c:	370c      	adds	r7, #12
 800be7e:	46bd      	mov	sp, r7
 800be80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be84:	4770      	bx	lr
 800be86:	bf00      	nop
 800be88:	ffffc001 	.word	0xffffc001

0800be8c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800be8c:	b480      	push	{r7}
 800be8e:	b085      	sub	sp, #20
 800be90:	af00      	add	r7, sp, #0
 800be92:	4603      	mov	r3, r0
 800be94:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800be96:	2300      	movs	r3, #0
 800be98:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800be9a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800be9e:	2b84      	cmp	r3, #132	@ 0x84
 800bea0:	d005      	beq.n	800beae <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800bea2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800bea6:	68fb      	ldr	r3, [r7, #12]
 800bea8:	4413      	add	r3, r2
 800beaa:	3303      	adds	r3, #3
 800beac:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800beae:	68fb      	ldr	r3, [r7, #12]
}
 800beb0:	4618      	mov	r0, r3
 800beb2:	3714      	adds	r7, #20
 800beb4:	46bd      	mov	sp, r7
 800beb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beba:	4770      	bx	lr

0800bebc <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800bebc:	b580      	push	{r7, lr}
 800bebe:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800bec0:	f001 f86c 	bl	800cf9c <vTaskStartScheduler>
  
  return osOK;
 800bec4:	2300      	movs	r3, #0
}
 800bec6:	4618      	mov	r0, r3
 800bec8:	bd80      	pop	{r7, pc}

0800beca <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800beca:	b5f0      	push	{r4, r5, r6, r7, lr}
 800becc:	b089      	sub	sp, #36	@ 0x24
 800bece:	af04      	add	r7, sp, #16
 800bed0:	6078      	str	r0, [r7, #4]
 800bed2:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	695b      	ldr	r3, [r3, #20]
 800bed8:	2b00      	cmp	r3, #0
 800beda:	d020      	beq.n	800bf1e <osThreadCreate+0x54>
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	699b      	ldr	r3, [r3, #24]
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d01c      	beq.n	800bf1e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	685c      	ldr	r4, [r3, #4]
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	691e      	ldr	r6, [r3, #16]
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800bef6:	4618      	mov	r0, r3
 800bef8:	f7ff ffc8 	bl	800be8c <makeFreeRtosPriority>
 800befc:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	695b      	ldr	r3, [r3, #20]
 800bf02:	687a      	ldr	r2, [r7, #4]
 800bf04:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800bf06:	9202      	str	r2, [sp, #8]
 800bf08:	9301      	str	r3, [sp, #4]
 800bf0a:	9100      	str	r1, [sp, #0]
 800bf0c:	683b      	ldr	r3, [r7, #0]
 800bf0e:	4632      	mov	r2, r6
 800bf10:	4629      	mov	r1, r5
 800bf12:	4620      	mov	r0, r4
 800bf14:	f000 fdcc 	bl	800cab0 <xTaskCreateStatic>
 800bf18:	4603      	mov	r3, r0
 800bf1a:	60fb      	str	r3, [r7, #12]
 800bf1c:	e01c      	b.n	800bf58 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	685c      	ldr	r4, [r3, #4]
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800bf2a:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800bf32:	4618      	mov	r0, r3
 800bf34:	f7ff ffaa 	bl	800be8c <makeFreeRtosPriority>
 800bf38:	4602      	mov	r2, r0
 800bf3a:	f107 030c 	add.w	r3, r7, #12
 800bf3e:	9301      	str	r3, [sp, #4]
 800bf40:	9200      	str	r2, [sp, #0]
 800bf42:	683b      	ldr	r3, [r7, #0]
 800bf44:	4632      	mov	r2, r6
 800bf46:	4629      	mov	r1, r5
 800bf48:	4620      	mov	r0, r4
 800bf4a:	f000 fe17 	bl	800cb7c <xTaskCreate>
 800bf4e:	4603      	mov	r3, r0
 800bf50:	2b01      	cmp	r3, #1
 800bf52:	d001      	beq.n	800bf58 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800bf54:	2300      	movs	r3, #0
 800bf56:	e000      	b.n	800bf5a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800bf58:	68fb      	ldr	r3, [r7, #12]
}
 800bf5a:	4618      	mov	r0, r3
 800bf5c:	3714      	adds	r7, #20
 800bf5e:	46bd      	mov	sp, r7
 800bf60:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800bf62 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800bf62:	b580      	push	{r7, lr}
 800bf64:	b084      	sub	sp, #16
 800bf66:	af00      	add	r7, sp, #0
 800bf68:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800bf6e:	68fb      	ldr	r3, [r7, #12]
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	d001      	beq.n	800bf78 <osDelay+0x16>
 800bf74:	68fb      	ldr	r3, [r7, #12]
 800bf76:	e000      	b.n	800bf7a <osDelay+0x18>
 800bf78:	2301      	movs	r3, #1
 800bf7a:	4618      	mov	r0, r3
 800bf7c:	f000 ffd6 	bl	800cf2c <vTaskDelay>
  
  return osOK;
 800bf80:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800bf82:	4618      	mov	r0, r3
 800bf84:	3710      	adds	r7, #16
 800bf86:	46bd      	mov	sp, r7
 800bf88:	bd80      	pop	{r7, pc}

0800bf8a <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800bf8a:	b580      	push	{r7, lr}
 800bf8c:	b082      	sub	sp, #8
 800bf8e:	af00      	add	r7, sp, #0
 800bf90:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	685b      	ldr	r3, [r3, #4]
 800bf96:	2b00      	cmp	r3, #0
 800bf98:	d007      	beq.n	800bfaa <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	685b      	ldr	r3, [r3, #4]
 800bf9e:	4619      	mov	r1, r3
 800bfa0:	2001      	movs	r0, #1
 800bfa2:	f000 fa46 	bl	800c432 <xQueueCreateMutexStatic>
 800bfa6:	4603      	mov	r3, r0
 800bfa8:	e003      	b.n	800bfb2 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800bfaa:	2001      	movs	r0, #1
 800bfac:	f000 fa29 	bl	800c402 <xQueueCreateMutex>
 800bfb0:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800bfb2:	4618      	mov	r0, r3
 800bfb4:	3708      	adds	r7, #8
 800bfb6:	46bd      	mov	sp, r7
 800bfb8:	bd80      	pop	{r7, pc}

0800bfba <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800bfba:	b480      	push	{r7}
 800bfbc:	b083      	sub	sp, #12
 800bfbe:	af00      	add	r7, sp, #0
 800bfc0:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	f103 0208 	add.w	r2, r3, #8
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	f04f 32ff 	mov.w	r2, #4294967295
 800bfd2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	f103 0208 	add.w	r2, r3, #8
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	f103 0208 	add.w	r2, r3, #8
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	2200      	movs	r2, #0
 800bfec:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800bfee:	bf00      	nop
 800bff0:	370c      	adds	r7, #12
 800bff2:	46bd      	mov	sp, r7
 800bff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bff8:	4770      	bx	lr

0800bffa <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800bffa:	b480      	push	{r7}
 800bffc:	b083      	sub	sp, #12
 800bffe:	af00      	add	r7, sp, #0
 800c000:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	2200      	movs	r2, #0
 800c006:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800c008:	bf00      	nop
 800c00a:	370c      	adds	r7, #12
 800c00c:	46bd      	mov	sp, r7
 800c00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c012:	4770      	bx	lr

0800c014 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c014:	b480      	push	{r7}
 800c016:	b085      	sub	sp, #20
 800c018:	af00      	add	r7, sp, #0
 800c01a:	6078      	str	r0, [r7, #4]
 800c01c:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	685b      	ldr	r3, [r3, #4]
 800c022:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800c024:	683b      	ldr	r3, [r7, #0]
 800c026:	68fa      	ldr	r2, [r7, #12]
 800c028:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	689a      	ldr	r2, [r3, #8]
 800c02e:	683b      	ldr	r3, [r7, #0]
 800c030:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800c032:	68fb      	ldr	r3, [r7, #12]
 800c034:	689b      	ldr	r3, [r3, #8]
 800c036:	683a      	ldr	r2, [r7, #0]
 800c038:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	683a      	ldr	r2, [r7, #0]
 800c03e:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800c040:	683b      	ldr	r3, [r7, #0]
 800c042:	687a      	ldr	r2, [r7, #4]
 800c044:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	1c5a      	adds	r2, r3, #1
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	601a      	str	r2, [r3, #0]
}
 800c050:	bf00      	nop
 800c052:	3714      	adds	r7, #20
 800c054:	46bd      	mov	sp, r7
 800c056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c05a:	4770      	bx	lr

0800c05c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c05c:	b480      	push	{r7}
 800c05e:	b085      	sub	sp, #20
 800c060:	af00      	add	r7, sp, #0
 800c062:	6078      	str	r0, [r7, #4]
 800c064:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800c066:	683b      	ldr	r3, [r7, #0]
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800c06c:	68bb      	ldr	r3, [r7, #8]
 800c06e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c072:	d103      	bne.n	800c07c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	691b      	ldr	r3, [r3, #16]
 800c078:	60fb      	str	r3, [r7, #12]
 800c07a:	e00c      	b.n	800c096 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	3308      	adds	r3, #8
 800c080:	60fb      	str	r3, [r7, #12]
 800c082:	e002      	b.n	800c08a <vListInsert+0x2e>
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	685b      	ldr	r3, [r3, #4]
 800c088:	60fb      	str	r3, [r7, #12]
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	685b      	ldr	r3, [r3, #4]
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	68ba      	ldr	r2, [r7, #8]
 800c092:	429a      	cmp	r2, r3
 800c094:	d2f6      	bcs.n	800c084 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	685a      	ldr	r2, [r3, #4]
 800c09a:	683b      	ldr	r3, [r7, #0]
 800c09c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800c09e:	683b      	ldr	r3, [r7, #0]
 800c0a0:	685b      	ldr	r3, [r3, #4]
 800c0a2:	683a      	ldr	r2, [r7, #0]
 800c0a4:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800c0a6:	683b      	ldr	r3, [r7, #0]
 800c0a8:	68fa      	ldr	r2, [r7, #12]
 800c0aa:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	683a      	ldr	r2, [r7, #0]
 800c0b0:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800c0b2:	683b      	ldr	r3, [r7, #0]
 800c0b4:	687a      	ldr	r2, [r7, #4]
 800c0b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	681b      	ldr	r3, [r3, #0]
 800c0bc:	1c5a      	adds	r2, r3, #1
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	601a      	str	r2, [r3, #0]
}
 800c0c2:	bf00      	nop
 800c0c4:	3714      	adds	r7, #20
 800c0c6:	46bd      	mov	sp, r7
 800c0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0cc:	4770      	bx	lr

0800c0ce <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800c0ce:	b480      	push	{r7}
 800c0d0:	b085      	sub	sp, #20
 800c0d2:	af00      	add	r7, sp, #0
 800c0d4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	691b      	ldr	r3, [r3, #16]
 800c0da:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	685b      	ldr	r3, [r3, #4]
 800c0e0:	687a      	ldr	r2, [r7, #4]
 800c0e2:	6892      	ldr	r2, [r2, #8]
 800c0e4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	689b      	ldr	r3, [r3, #8]
 800c0ea:	687a      	ldr	r2, [r7, #4]
 800c0ec:	6852      	ldr	r2, [r2, #4]
 800c0ee:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	685b      	ldr	r3, [r3, #4]
 800c0f4:	687a      	ldr	r2, [r7, #4]
 800c0f6:	429a      	cmp	r2, r3
 800c0f8:	d103      	bne.n	800c102 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	689a      	ldr	r2, [r3, #8]
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	2200      	movs	r2, #0
 800c106:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800c108:	68fb      	ldr	r3, [r7, #12]
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	1e5a      	subs	r2, r3, #1
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	681b      	ldr	r3, [r3, #0]
}
 800c116:	4618      	mov	r0, r3
 800c118:	3714      	adds	r7, #20
 800c11a:	46bd      	mov	sp, r7
 800c11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c120:	4770      	bx	lr
	...

0800c124 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800c124:	b580      	push	{r7, lr}
 800c126:	b084      	sub	sp, #16
 800c128:	af00      	add	r7, sp, #0
 800c12a:	6078      	str	r0, [r7, #4]
 800c12c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	2b00      	cmp	r3, #0
 800c136:	d10d      	bne.n	800c154 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800c138:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c13c:	b672      	cpsid	i
 800c13e:	f383 8811 	msr	BASEPRI, r3
 800c142:	f3bf 8f6f 	isb	sy
 800c146:	f3bf 8f4f 	dsb	sy
 800c14a:	b662      	cpsie	i
 800c14c:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800c14e:	bf00      	nop
 800c150:	bf00      	nop
 800c152:	e7fd      	b.n	800c150 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800c154:	f001 feba 	bl	800decc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	681a      	ldr	r2, [r3, #0]
 800c15c:	68fb      	ldr	r3, [r7, #12]
 800c15e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c160:	68f9      	ldr	r1, [r7, #12]
 800c162:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800c164:	fb01 f303 	mul.w	r3, r1, r3
 800c168:	441a      	add	r2, r3
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	2200      	movs	r2, #0
 800c172:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800c174:	68fb      	ldr	r3, [r7, #12]
 800c176:	681a      	ldr	r2, [r3, #0]
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	681a      	ldr	r2, [r3, #0]
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c184:	3b01      	subs	r3, #1
 800c186:	68f9      	ldr	r1, [r7, #12]
 800c188:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800c18a:	fb01 f303 	mul.w	r3, r1, r3
 800c18e:	441a      	add	r2, r3
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	22ff      	movs	r2, #255	@ 0xff
 800c198:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	22ff      	movs	r2, #255	@ 0xff
 800c1a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800c1a4:	683b      	ldr	r3, [r7, #0]
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d114      	bne.n	800c1d4 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	691b      	ldr	r3, [r3, #16]
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d01a      	beq.n	800c1e8 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	3310      	adds	r3, #16
 800c1b6:	4618      	mov	r0, r3
 800c1b8:	f001 f966 	bl	800d488 <xTaskRemoveFromEventList>
 800c1bc:	4603      	mov	r3, r0
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d012      	beq.n	800c1e8 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800c1c2:	4b0d      	ldr	r3, [pc, #52]	@ (800c1f8 <xQueueGenericReset+0xd4>)
 800c1c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c1c8:	601a      	str	r2, [r3, #0]
 800c1ca:	f3bf 8f4f 	dsb	sy
 800c1ce:	f3bf 8f6f 	isb	sy
 800c1d2:	e009      	b.n	800c1e8 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800c1d4:	68fb      	ldr	r3, [r7, #12]
 800c1d6:	3310      	adds	r3, #16
 800c1d8:	4618      	mov	r0, r3
 800c1da:	f7ff feee 	bl	800bfba <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	3324      	adds	r3, #36	@ 0x24
 800c1e2:	4618      	mov	r0, r3
 800c1e4:	f7ff fee9 	bl	800bfba <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800c1e8:	f001 fea6 	bl	800df38 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800c1ec:	2301      	movs	r3, #1
}
 800c1ee:	4618      	mov	r0, r3
 800c1f0:	3710      	adds	r7, #16
 800c1f2:	46bd      	mov	sp, r7
 800c1f4:	bd80      	pop	{r7, pc}
 800c1f6:	bf00      	nop
 800c1f8:	e000ed04 	.word	0xe000ed04

0800c1fc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800c1fc:	b580      	push	{r7, lr}
 800c1fe:	b08e      	sub	sp, #56	@ 0x38
 800c200:	af02      	add	r7, sp, #8
 800c202:	60f8      	str	r0, [r7, #12]
 800c204:	60b9      	str	r1, [r7, #8]
 800c206:	607a      	str	r2, [r7, #4]
 800c208:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d10d      	bne.n	800c22c <xQueueGenericCreateStatic+0x30>
	__asm volatile
 800c210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c214:	b672      	cpsid	i
 800c216:	f383 8811 	msr	BASEPRI, r3
 800c21a:	f3bf 8f6f 	isb	sy
 800c21e:	f3bf 8f4f 	dsb	sy
 800c222:	b662      	cpsie	i
 800c224:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c226:	bf00      	nop
 800c228:	bf00      	nop
 800c22a:	e7fd      	b.n	800c228 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800c22c:	683b      	ldr	r3, [r7, #0]
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d10d      	bne.n	800c24e <xQueueGenericCreateStatic+0x52>
	__asm volatile
 800c232:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c236:	b672      	cpsid	i
 800c238:	f383 8811 	msr	BASEPRI, r3
 800c23c:	f3bf 8f6f 	isb	sy
 800c240:	f3bf 8f4f 	dsb	sy
 800c244:	b662      	cpsie	i
 800c246:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c248:	bf00      	nop
 800c24a:	bf00      	nop
 800c24c:	e7fd      	b.n	800c24a <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	2b00      	cmp	r3, #0
 800c252:	d002      	beq.n	800c25a <xQueueGenericCreateStatic+0x5e>
 800c254:	68bb      	ldr	r3, [r7, #8]
 800c256:	2b00      	cmp	r3, #0
 800c258:	d001      	beq.n	800c25e <xQueueGenericCreateStatic+0x62>
 800c25a:	2301      	movs	r3, #1
 800c25c:	e000      	b.n	800c260 <xQueueGenericCreateStatic+0x64>
 800c25e:	2300      	movs	r3, #0
 800c260:	2b00      	cmp	r3, #0
 800c262:	d10d      	bne.n	800c280 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 800c264:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c268:	b672      	cpsid	i
 800c26a:	f383 8811 	msr	BASEPRI, r3
 800c26e:	f3bf 8f6f 	isb	sy
 800c272:	f3bf 8f4f 	dsb	sy
 800c276:	b662      	cpsie	i
 800c278:	623b      	str	r3, [r7, #32]
}
 800c27a:	bf00      	nop
 800c27c:	bf00      	nop
 800c27e:	e7fd      	b.n	800c27c <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	2b00      	cmp	r3, #0
 800c284:	d102      	bne.n	800c28c <xQueueGenericCreateStatic+0x90>
 800c286:	68bb      	ldr	r3, [r7, #8]
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d101      	bne.n	800c290 <xQueueGenericCreateStatic+0x94>
 800c28c:	2301      	movs	r3, #1
 800c28e:	e000      	b.n	800c292 <xQueueGenericCreateStatic+0x96>
 800c290:	2300      	movs	r3, #0
 800c292:	2b00      	cmp	r3, #0
 800c294:	d10d      	bne.n	800c2b2 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 800c296:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c29a:	b672      	cpsid	i
 800c29c:	f383 8811 	msr	BASEPRI, r3
 800c2a0:	f3bf 8f6f 	isb	sy
 800c2a4:	f3bf 8f4f 	dsb	sy
 800c2a8:	b662      	cpsie	i
 800c2aa:	61fb      	str	r3, [r7, #28]
}
 800c2ac:	bf00      	nop
 800c2ae:	bf00      	nop
 800c2b0:	e7fd      	b.n	800c2ae <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800c2b2:	2348      	movs	r3, #72	@ 0x48
 800c2b4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800c2b6:	697b      	ldr	r3, [r7, #20]
 800c2b8:	2b48      	cmp	r3, #72	@ 0x48
 800c2ba:	d00d      	beq.n	800c2d8 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 800c2bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2c0:	b672      	cpsid	i
 800c2c2:	f383 8811 	msr	BASEPRI, r3
 800c2c6:	f3bf 8f6f 	isb	sy
 800c2ca:	f3bf 8f4f 	dsb	sy
 800c2ce:	b662      	cpsie	i
 800c2d0:	61bb      	str	r3, [r7, #24]
}
 800c2d2:	bf00      	nop
 800c2d4:	bf00      	nop
 800c2d6:	e7fd      	b.n	800c2d4 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800c2d8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c2da:	683b      	ldr	r3, [r7, #0]
 800c2dc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800c2de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d00d      	beq.n	800c300 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800c2e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2e6:	2201      	movs	r2, #1
 800c2e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c2ec:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800c2f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c2f2:	9300      	str	r3, [sp, #0]
 800c2f4:	4613      	mov	r3, r2
 800c2f6:	687a      	ldr	r2, [r7, #4]
 800c2f8:	68b9      	ldr	r1, [r7, #8]
 800c2fa:	68f8      	ldr	r0, [r7, #12]
 800c2fc:	f000 f848 	bl	800c390 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800c300:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800c302:	4618      	mov	r0, r3
 800c304:	3730      	adds	r7, #48	@ 0x30
 800c306:	46bd      	mov	sp, r7
 800c308:	bd80      	pop	{r7, pc}

0800c30a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800c30a:	b580      	push	{r7, lr}
 800c30c:	b08a      	sub	sp, #40	@ 0x28
 800c30e:	af02      	add	r7, sp, #8
 800c310:	60f8      	str	r0, [r7, #12]
 800c312:	60b9      	str	r1, [r7, #8]
 800c314:	4613      	mov	r3, r2
 800c316:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c318:	68fb      	ldr	r3, [r7, #12]
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	d10d      	bne.n	800c33a <xQueueGenericCreate+0x30>
	__asm volatile
 800c31e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c322:	b672      	cpsid	i
 800c324:	f383 8811 	msr	BASEPRI, r3
 800c328:	f3bf 8f6f 	isb	sy
 800c32c:	f3bf 8f4f 	dsb	sy
 800c330:	b662      	cpsie	i
 800c332:	613b      	str	r3, [r7, #16]
}
 800c334:	bf00      	nop
 800c336:	bf00      	nop
 800c338:	e7fd      	b.n	800c336 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800c33a:	68bb      	ldr	r3, [r7, #8]
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	d102      	bne.n	800c346 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800c340:	2300      	movs	r3, #0
 800c342:	61fb      	str	r3, [r7, #28]
 800c344:	e004      	b.n	800c350 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	68ba      	ldr	r2, [r7, #8]
 800c34a:	fb02 f303 	mul.w	r3, r2, r3
 800c34e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800c350:	69fb      	ldr	r3, [r7, #28]
 800c352:	3348      	adds	r3, #72	@ 0x48
 800c354:	4618      	mov	r0, r3
 800c356:	f001 fea1 	bl	800e09c <pvPortMalloc>
 800c35a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800c35c:	69bb      	ldr	r3, [r7, #24]
 800c35e:	2b00      	cmp	r3, #0
 800c360:	d011      	beq.n	800c386 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800c362:	69bb      	ldr	r3, [r7, #24]
 800c364:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c366:	697b      	ldr	r3, [r7, #20]
 800c368:	3348      	adds	r3, #72	@ 0x48
 800c36a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800c36c:	69bb      	ldr	r3, [r7, #24]
 800c36e:	2200      	movs	r2, #0
 800c370:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c374:	79fa      	ldrb	r2, [r7, #7]
 800c376:	69bb      	ldr	r3, [r7, #24]
 800c378:	9300      	str	r3, [sp, #0]
 800c37a:	4613      	mov	r3, r2
 800c37c:	697a      	ldr	r2, [r7, #20]
 800c37e:	68b9      	ldr	r1, [r7, #8]
 800c380:	68f8      	ldr	r0, [r7, #12]
 800c382:	f000 f805 	bl	800c390 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800c386:	69bb      	ldr	r3, [r7, #24]
	}
 800c388:	4618      	mov	r0, r3
 800c38a:	3720      	adds	r7, #32
 800c38c:	46bd      	mov	sp, r7
 800c38e:	bd80      	pop	{r7, pc}

0800c390 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800c390:	b580      	push	{r7, lr}
 800c392:	b084      	sub	sp, #16
 800c394:	af00      	add	r7, sp, #0
 800c396:	60f8      	str	r0, [r7, #12]
 800c398:	60b9      	str	r1, [r7, #8]
 800c39a:	607a      	str	r2, [r7, #4]
 800c39c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800c39e:	68bb      	ldr	r3, [r7, #8]
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d103      	bne.n	800c3ac <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800c3a4:	69bb      	ldr	r3, [r7, #24]
 800c3a6:	69ba      	ldr	r2, [r7, #24]
 800c3a8:	601a      	str	r2, [r3, #0]
 800c3aa:	e002      	b.n	800c3b2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800c3ac:	69bb      	ldr	r3, [r7, #24]
 800c3ae:	687a      	ldr	r2, [r7, #4]
 800c3b0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800c3b2:	69bb      	ldr	r3, [r7, #24]
 800c3b4:	68fa      	ldr	r2, [r7, #12]
 800c3b6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800c3b8:	69bb      	ldr	r3, [r7, #24]
 800c3ba:	68ba      	ldr	r2, [r7, #8]
 800c3bc:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800c3be:	2101      	movs	r1, #1
 800c3c0:	69b8      	ldr	r0, [r7, #24]
 800c3c2:	f7ff feaf 	bl	800c124 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800c3c6:	bf00      	nop
 800c3c8:	3710      	adds	r7, #16
 800c3ca:	46bd      	mov	sp, r7
 800c3cc:	bd80      	pop	{r7, pc}

0800c3ce <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800c3ce:	b580      	push	{r7, lr}
 800c3d0:	b082      	sub	sp, #8
 800c3d2:	af00      	add	r7, sp, #0
 800c3d4:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d00e      	beq.n	800c3fa <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	2200      	movs	r2, #0
 800c3e0:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	2200      	movs	r2, #0
 800c3e6:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	2200      	movs	r2, #0
 800c3ec:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800c3ee:	2300      	movs	r3, #0
 800c3f0:	2200      	movs	r2, #0
 800c3f2:	2100      	movs	r1, #0
 800c3f4:	6878      	ldr	r0, [r7, #4]
 800c3f6:	f000 f837 	bl	800c468 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800c3fa:	bf00      	nop
 800c3fc:	3708      	adds	r7, #8
 800c3fe:	46bd      	mov	sp, r7
 800c400:	bd80      	pop	{r7, pc}

0800c402 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800c402:	b580      	push	{r7, lr}
 800c404:	b086      	sub	sp, #24
 800c406:	af00      	add	r7, sp, #0
 800c408:	4603      	mov	r3, r0
 800c40a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800c40c:	2301      	movs	r3, #1
 800c40e:	617b      	str	r3, [r7, #20]
 800c410:	2300      	movs	r3, #0
 800c412:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800c414:	79fb      	ldrb	r3, [r7, #7]
 800c416:	461a      	mov	r2, r3
 800c418:	6939      	ldr	r1, [r7, #16]
 800c41a:	6978      	ldr	r0, [r7, #20]
 800c41c:	f7ff ff75 	bl	800c30a <xQueueGenericCreate>
 800c420:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800c422:	68f8      	ldr	r0, [r7, #12]
 800c424:	f7ff ffd3 	bl	800c3ce <prvInitialiseMutex>

		return xNewQueue;
 800c428:	68fb      	ldr	r3, [r7, #12]
	}
 800c42a:	4618      	mov	r0, r3
 800c42c:	3718      	adds	r7, #24
 800c42e:	46bd      	mov	sp, r7
 800c430:	bd80      	pop	{r7, pc}

0800c432 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800c432:	b580      	push	{r7, lr}
 800c434:	b088      	sub	sp, #32
 800c436:	af02      	add	r7, sp, #8
 800c438:	4603      	mov	r3, r0
 800c43a:	6039      	str	r1, [r7, #0]
 800c43c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800c43e:	2301      	movs	r3, #1
 800c440:	617b      	str	r3, [r7, #20]
 800c442:	2300      	movs	r3, #0
 800c444:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800c446:	79fb      	ldrb	r3, [r7, #7]
 800c448:	9300      	str	r3, [sp, #0]
 800c44a:	683b      	ldr	r3, [r7, #0]
 800c44c:	2200      	movs	r2, #0
 800c44e:	6939      	ldr	r1, [r7, #16]
 800c450:	6978      	ldr	r0, [r7, #20]
 800c452:	f7ff fed3 	bl	800c1fc <xQueueGenericCreateStatic>
 800c456:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800c458:	68f8      	ldr	r0, [r7, #12]
 800c45a:	f7ff ffb8 	bl	800c3ce <prvInitialiseMutex>

		return xNewQueue;
 800c45e:	68fb      	ldr	r3, [r7, #12]
	}
 800c460:	4618      	mov	r0, r3
 800c462:	3718      	adds	r7, #24
 800c464:	46bd      	mov	sp, r7
 800c466:	bd80      	pop	{r7, pc}

0800c468 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800c468:	b580      	push	{r7, lr}
 800c46a:	b08e      	sub	sp, #56	@ 0x38
 800c46c:	af00      	add	r7, sp, #0
 800c46e:	60f8      	str	r0, [r7, #12]
 800c470:	60b9      	str	r1, [r7, #8]
 800c472:	607a      	str	r2, [r7, #4]
 800c474:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800c476:	2300      	movs	r3, #0
 800c478:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c47a:	68fb      	ldr	r3, [r7, #12]
 800c47c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800c47e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c480:	2b00      	cmp	r3, #0
 800c482:	d10d      	bne.n	800c4a0 <xQueueGenericSend+0x38>
	__asm volatile
 800c484:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c488:	b672      	cpsid	i
 800c48a:	f383 8811 	msr	BASEPRI, r3
 800c48e:	f3bf 8f6f 	isb	sy
 800c492:	f3bf 8f4f 	dsb	sy
 800c496:	b662      	cpsie	i
 800c498:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800c49a:	bf00      	nop
 800c49c:	bf00      	nop
 800c49e:	e7fd      	b.n	800c49c <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c4a0:	68bb      	ldr	r3, [r7, #8]
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d103      	bne.n	800c4ae <xQueueGenericSend+0x46>
 800c4a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d101      	bne.n	800c4b2 <xQueueGenericSend+0x4a>
 800c4ae:	2301      	movs	r3, #1
 800c4b0:	e000      	b.n	800c4b4 <xQueueGenericSend+0x4c>
 800c4b2:	2300      	movs	r3, #0
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	d10d      	bne.n	800c4d4 <xQueueGenericSend+0x6c>
	__asm volatile
 800c4b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4bc:	b672      	cpsid	i
 800c4be:	f383 8811 	msr	BASEPRI, r3
 800c4c2:	f3bf 8f6f 	isb	sy
 800c4c6:	f3bf 8f4f 	dsb	sy
 800c4ca:	b662      	cpsie	i
 800c4cc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800c4ce:	bf00      	nop
 800c4d0:	bf00      	nop
 800c4d2:	e7fd      	b.n	800c4d0 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c4d4:	683b      	ldr	r3, [r7, #0]
 800c4d6:	2b02      	cmp	r3, #2
 800c4d8:	d103      	bne.n	800c4e2 <xQueueGenericSend+0x7a>
 800c4da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c4de:	2b01      	cmp	r3, #1
 800c4e0:	d101      	bne.n	800c4e6 <xQueueGenericSend+0x7e>
 800c4e2:	2301      	movs	r3, #1
 800c4e4:	e000      	b.n	800c4e8 <xQueueGenericSend+0x80>
 800c4e6:	2300      	movs	r3, #0
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d10d      	bne.n	800c508 <xQueueGenericSend+0xa0>
	__asm volatile
 800c4ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4f0:	b672      	cpsid	i
 800c4f2:	f383 8811 	msr	BASEPRI, r3
 800c4f6:	f3bf 8f6f 	isb	sy
 800c4fa:	f3bf 8f4f 	dsb	sy
 800c4fe:	b662      	cpsie	i
 800c500:	623b      	str	r3, [r7, #32]
}
 800c502:	bf00      	nop
 800c504:	bf00      	nop
 800c506:	e7fd      	b.n	800c504 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c508:	f001 f98c 	bl	800d824 <xTaskGetSchedulerState>
 800c50c:	4603      	mov	r3, r0
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d102      	bne.n	800c518 <xQueueGenericSend+0xb0>
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	2b00      	cmp	r3, #0
 800c516:	d101      	bne.n	800c51c <xQueueGenericSend+0xb4>
 800c518:	2301      	movs	r3, #1
 800c51a:	e000      	b.n	800c51e <xQueueGenericSend+0xb6>
 800c51c:	2300      	movs	r3, #0
 800c51e:	2b00      	cmp	r3, #0
 800c520:	d10d      	bne.n	800c53e <xQueueGenericSend+0xd6>
	__asm volatile
 800c522:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c526:	b672      	cpsid	i
 800c528:	f383 8811 	msr	BASEPRI, r3
 800c52c:	f3bf 8f6f 	isb	sy
 800c530:	f3bf 8f4f 	dsb	sy
 800c534:	b662      	cpsie	i
 800c536:	61fb      	str	r3, [r7, #28]
}
 800c538:	bf00      	nop
 800c53a:	bf00      	nop
 800c53c:	e7fd      	b.n	800c53a <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c53e:	f001 fcc5 	bl	800decc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c544:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c546:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c548:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c54a:	429a      	cmp	r2, r3
 800c54c:	d302      	bcc.n	800c554 <xQueueGenericSend+0xec>
 800c54e:	683b      	ldr	r3, [r7, #0]
 800c550:	2b02      	cmp	r3, #2
 800c552:	d129      	bne.n	800c5a8 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c554:	683a      	ldr	r2, [r7, #0]
 800c556:	68b9      	ldr	r1, [r7, #8]
 800c558:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c55a:	f000 f9bf 	bl	800c8dc <prvCopyDataToQueue>
 800c55e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c564:	2b00      	cmp	r3, #0
 800c566:	d010      	beq.n	800c58a <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c568:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c56a:	3324      	adds	r3, #36	@ 0x24
 800c56c:	4618      	mov	r0, r3
 800c56e:	f000 ff8b 	bl	800d488 <xTaskRemoveFromEventList>
 800c572:	4603      	mov	r3, r0
 800c574:	2b00      	cmp	r3, #0
 800c576:	d013      	beq.n	800c5a0 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800c578:	4b3f      	ldr	r3, [pc, #252]	@ (800c678 <xQueueGenericSend+0x210>)
 800c57a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c57e:	601a      	str	r2, [r3, #0]
 800c580:	f3bf 8f4f 	dsb	sy
 800c584:	f3bf 8f6f 	isb	sy
 800c588:	e00a      	b.n	800c5a0 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800c58a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d007      	beq.n	800c5a0 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800c590:	4b39      	ldr	r3, [pc, #228]	@ (800c678 <xQueueGenericSend+0x210>)
 800c592:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c596:	601a      	str	r2, [r3, #0]
 800c598:	f3bf 8f4f 	dsb	sy
 800c59c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800c5a0:	f001 fcca 	bl	800df38 <vPortExitCritical>
				return pdPASS;
 800c5a4:	2301      	movs	r3, #1
 800c5a6:	e063      	b.n	800c670 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d103      	bne.n	800c5b6 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c5ae:	f001 fcc3 	bl	800df38 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800c5b2:	2300      	movs	r3, #0
 800c5b4:	e05c      	b.n	800c670 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c5b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d106      	bne.n	800c5ca <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c5bc:	f107 0314 	add.w	r3, r7, #20
 800c5c0:	4618      	mov	r0, r3
 800c5c2:	f000 ffc7 	bl	800d554 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c5c6:	2301      	movs	r3, #1
 800c5c8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c5ca:	f001 fcb5 	bl	800df38 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c5ce:	f000 fd53 	bl	800d078 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c5d2:	f001 fc7b 	bl	800decc <vPortEnterCritical>
 800c5d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5d8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c5dc:	b25b      	sxtb	r3, r3
 800c5de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c5e2:	d103      	bne.n	800c5ec <xQueueGenericSend+0x184>
 800c5e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5e6:	2200      	movs	r2, #0
 800c5e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c5ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5ee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c5f2:	b25b      	sxtb	r3, r3
 800c5f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c5f8:	d103      	bne.n	800c602 <xQueueGenericSend+0x19a>
 800c5fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5fc:	2200      	movs	r2, #0
 800c5fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c602:	f001 fc99 	bl	800df38 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c606:	1d3a      	adds	r2, r7, #4
 800c608:	f107 0314 	add.w	r3, r7, #20
 800c60c:	4611      	mov	r1, r2
 800c60e:	4618      	mov	r0, r3
 800c610:	f000 ffb6 	bl	800d580 <xTaskCheckForTimeOut>
 800c614:	4603      	mov	r3, r0
 800c616:	2b00      	cmp	r3, #0
 800c618:	d124      	bne.n	800c664 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800c61a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c61c:	f000 fa30 	bl	800ca80 <prvIsQueueFull>
 800c620:	4603      	mov	r3, r0
 800c622:	2b00      	cmp	r3, #0
 800c624:	d018      	beq.n	800c658 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800c626:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c628:	3310      	adds	r3, #16
 800c62a:	687a      	ldr	r2, [r7, #4]
 800c62c:	4611      	mov	r1, r2
 800c62e:	4618      	mov	r0, r3
 800c630:	f000 ff02 	bl	800d438 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800c634:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c636:	f000 f9bb 	bl	800c9b0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800c63a:	f000 fd2b 	bl	800d094 <xTaskResumeAll>
 800c63e:	4603      	mov	r3, r0
 800c640:	2b00      	cmp	r3, #0
 800c642:	f47f af7c 	bne.w	800c53e <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 800c646:	4b0c      	ldr	r3, [pc, #48]	@ (800c678 <xQueueGenericSend+0x210>)
 800c648:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c64c:	601a      	str	r2, [r3, #0]
 800c64e:	f3bf 8f4f 	dsb	sy
 800c652:	f3bf 8f6f 	isb	sy
 800c656:	e772      	b.n	800c53e <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800c658:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c65a:	f000 f9a9 	bl	800c9b0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c65e:	f000 fd19 	bl	800d094 <xTaskResumeAll>
 800c662:	e76c      	b.n	800c53e <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800c664:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800c666:	f000 f9a3 	bl	800c9b0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c66a:	f000 fd13 	bl	800d094 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800c66e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800c670:	4618      	mov	r0, r3
 800c672:	3738      	adds	r7, #56	@ 0x38
 800c674:	46bd      	mov	sp, r7
 800c676:	bd80      	pop	{r7, pc}
 800c678:	e000ed04 	.word	0xe000ed04

0800c67c <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800c67c:	b580      	push	{r7, lr}
 800c67e:	b08e      	sub	sp, #56	@ 0x38
 800c680:	af00      	add	r7, sp, #0
 800c682:	6078      	str	r0, [r7, #4]
 800c684:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800c686:	2300      	movs	r3, #0
 800c688:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800c68e:	2300      	movs	r3, #0
 800c690:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c692:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c694:	2b00      	cmp	r3, #0
 800c696:	d10d      	bne.n	800c6b4 <xQueueSemaphoreTake+0x38>
	__asm volatile
 800c698:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c69c:	b672      	cpsid	i
 800c69e:	f383 8811 	msr	BASEPRI, r3
 800c6a2:	f3bf 8f6f 	isb	sy
 800c6a6:	f3bf 8f4f 	dsb	sy
 800c6aa:	b662      	cpsie	i
 800c6ac:	623b      	str	r3, [r7, #32]
}
 800c6ae:	bf00      	nop
 800c6b0:	bf00      	nop
 800c6b2:	e7fd      	b.n	800c6b0 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800c6b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c6b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d00d      	beq.n	800c6d8 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 800c6bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6c0:	b672      	cpsid	i
 800c6c2:	f383 8811 	msr	BASEPRI, r3
 800c6c6:	f3bf 8f6f 	isb	sy
 800c6ca:	f3bf 8f4f 	dsb	sy
 800c6ce:	b662      	cpsie	i
 800c6d0:	61fb      	str	r3, [r7, #28]
}
 800c6d2:	bf00      	nop
 800c6d4:	bf00      	nop
 800c6d6:	e7fd      	b.n	800c6d4 <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c6d8:	f001 f8a4 	bl	800d824 <xTaskGetSchedulerState>
 800c6dc:	4603      	mov	r3, r0
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d102      	bne.n	800c6e8 <xQueueSemaphoreTake+0x6c>
 800c6e2:	683b      	ldr	r3, [r7, #0]
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d101      	bne.n	800c6ec <xQueueSemaphoreTake+0x70>
 800c6e8:	2301      	movs	r3, #1
 800c6ea:	e000      	b.n	800c6ee <xQueueSemaphoreTake+0x72>
 800c6ec:	2300      	movs	r3, #0
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d10d      	bne.n	800c70e <xQueueSemaphoreTake+0x92>
	__asm volatile
 800c6f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6f6:	b672      	cpsid	i
 800c6f8:	f383 8811 	msr	BASEPRI, r3
 800c6fc:	f3bf 8f6f 	isb	sy
 800c700:	f3bf 8f4f 	dsb	sy
 800c704:	b662      	cpsie	i
 800c706:	61bb      	str	r3, [r7, #24]
}
 800c708:	bf00      	nop
 800c70a:	bf00      	nop
 800c70c:	e7fd      	b.n	800c70a <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c70e:	f001 fbdd 	bl	800decc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800c712:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c714:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c716:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800c718:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	d024      	beq.n	800c768 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800c71e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c720:	1e5a      	subs	r2, r3, #1
 800c722:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c724:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c726:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	d104      	bne.n	800c738 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800c72e:	f001 fa43 	bl	800dbb8 <pvTaskIncrementMutexHeldCount>
 800c732:	4602      	mov	r2, r0
 800c734:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c736:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c738:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c73a:	691b      	ldr	r3, [r3, #16]
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d00f      	beq.n	800c760 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c740:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c742:	3310      	adds	r3, #16
 800c744:	4618      	mov	r0, r3
 800c746:	f000 fe9f 	bl	800d488 <xTaskRemoveFromEventList>
 800c74a:	4603      	mov	r3, r0
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d007      	beq.n	800c760 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c750:	4b55      	ldr	r3, [pc, #340]	@ (800c8a8 <xQueueSemaphoreTake+0x22c>)
 800c752:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c756:	601a      	str	r2, [r3, #0]
 800c758:	f3bf 8f4f 	dsb	sy
 800c75c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c760:	f001 fbea 	bl	800df38 <vPortExitCritical>
				return pdPASS;
 800c764:	2301      	movs	r3, #1
 800c766:	e09a      	b.n	800c89e <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c768:	683b      	ldr	r3, [r7, #0]
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d114      	bne.n	800c798 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800c76e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c770:	2b00      	cmp	r3, #0
 800c772:	d00d      	beq.n	800c790 <xQueueSemaphoreTake+0x114>
	__asm volatile
 800c774:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c778:	b672      	cpsid	i
 800c77a:	f383 8811 	msr	BASEPRI, r3
 800c77e:	f3bf 8f6f 	isb	sy
 800c782:	f3bf 8f4f 	dsb	sy
 800c786:	b662      	cpsie	i
 800c788:	617b      	str	r3, [r7, #20]
}
 800c78a:	bf00      	nop
 800c78c:	bf00      	nop
 800c78e:	e7fd      	b.n	800c78c <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800c790:	f001 fbd2 	bl	800df38 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c794:	2300      	movs	r3, #0
 800c796:	e082      	b.n	800c89e <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c798:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d106      	bne.n	800c7ac <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c79e:	f107 030c 	add.w	r3, r7, #12
 800c7a2:	4618      	mov	r0, r3
 800c7a4:	f000 fed6 	bl	800d554 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c7a8:	2301      	movs	r3, #1
 800c7aa:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c7ac:	f001 fbc4 	bl	800df38 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c7b0:	f000 fc62 	bl	800d078 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c7b4:	f001 fb8a 	bl	800decc <vPortEnterCritical>
 800c7b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7ba:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800c7be:	b25b      	sxtb	r3, r3
 800c7c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7c4:	d103      	bne.n	800c7ce <xQueueSemaphoreTake+0x152>
 800c7c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7c8:	2200      	movs	r2, #0
 800c7ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c7ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7d0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c7d4:	b25b      	sxtb	r3, r3
 800c7d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7da:	d103      	bne.n	800c7e4 <xQueueSemaphoreTake+0x168>
 800c7dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7de:	2200      	movs	r2, #0
 800c7e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c7e4:	f001 fba8 	bl	800df38 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c7e8:	463a      	mov	r2, r7
 800c7ea:	f107 030c 	add.w	r3, r7, #12
 800c7ee:	4611      	mov	r1, r2
 800c7f0:	4618      	mov	r0, r3
 800c7f2:	f000 fec5 	bl	800d580 <xTaskCheckForTimeOut>
 800c7f6:	4603      	mov	r3, r0
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d132      	bne.n	800c862 <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c7fc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c7fe:	f000 f929 	bl	800ca54 <prvIsQueueEmpty>
 800c802:	4603      	mov	r3, r0
 800c804:	2b00      	cmp	r3, #0
 800c806:	d026      	beq.n	800c856 <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c808:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c80a:	681b      	ldr	r3, [r3, #0]
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d109      	bne.n	800c824 <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 800c810:	f001 fb5c 	bl	800decc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c814:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c816:	689b      	ldr	r3, [r3, #8]
 800c818:	4618      	mov	r0, r3
 800c81a:	f001 f821 	bl	800d860 <xTaskPriorityInherit>
 800c81e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800c820:	f001 fb8a 	bl	800df38 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c824:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c826:	3324      	adds	r3, #36	@ 0x24
 800c828:	683a      	ldr	r2, [r7, #0]
 800c82a:	4611      	mov	r1, r2
 800c82c:	4618      	mov	r0, r3
 800c82e:	f000 fe03 	bl	800d438 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c832:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c834:	f000 f8bc 	bl	800c9b0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c838:	f000 fc2c 	bl	800d094 <xTaskResumeAll>
 800c83c:	4603      	mov	r3, r0
 800c83e:	2b00      	cmp	r3, #0
 800c840:	f47f af65 	bne.w	800c70e <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 800c844:	4b18      	ldr	r3, [pc, #96]	@ (800c8a8 <xQueueSemaphoreTake+0x22c>)
 800c846:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c84a:	601a      	str	r2, [r3, #0]
 800c84c:	f3bf 8f4f 	dsb	sy
 800c850:	f3bf 8f6f 	isb	sy
 800c854:	e75b      	b.n	800c70e <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800c856:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c858:	f000 f8aa 	bl	800c9b0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c85c:	f000 fc1a 	bl	800d094 <xTaskResumeAll>
 800c860:	e755      	b.n	800c70e <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800c862:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c864:	f000 f8a4 	bl	800c9b0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c868:	f000 fc14 	bl	800d094 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c86c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c86e:	f000 f8f1 	bl	800ca54 <prvIsQueueEmpty>
 800c872:	4603      	mov	r3, r0
 800c874:	2b00      	cmp	r3, #0
 800c876:	f43f af4a 	beq.w	800c70e <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800c87a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d00d      	beq.n	800c89c <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 800c880:	f001 fb24 	bl	800decc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800c884:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c886:	f000 f811 	bl	800c8ac <prvGetDisinheritPriorityAfterTimeout>
 800c88a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800c88c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c88e:	689b      	ldr	r3, [r3, #8]
 800c890:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c892:	4618      	mov	r0, r3
 800c894:	f001 f8f0 	bl	800da78 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800c898:	f001 fb4e 	bl	800df38 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c89c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c89e:	4618      	mov	r0, r3
 800c8a0:	3738      	adds	r7, #56	@ 0x38
 800c8a2:	46bd      	mov	sp, r7
 800c8a4:	bd80      	pop	{r7, pc}
 800c8a6:	bf00      	nop
 800c8a8:	e000ed04 	.word	0xe000ed04

0800c8ac <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800c8ac:	b480      	push	{r7}
 800c8ae:	b085      	sub	sp, #20
 800c8b0:	af00      	add	r7, sp, #0
 800c8b2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d006      	beq.n	800c8ca <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	f1c3 0307 	rsb	r3, r3, #7
 800c8c6:	60fb      	str	r3, [r7, #12]
 800c8c8:	e001      	b.n	800c8ce <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800c8ca:	2300      	movs	r3, #0
 800c8cc:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800c8ce:	68fb      	ldr	r3, [r7, #12]
	}
 800c8d0:	4618      	mov	r0, r3
 800c8d2:	3714      	adds	r7, #20
 800c8d4:	46bd      	mov	sp, r7
 800c8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8da:	4770      	bx	lr

0800c8dc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c8dc:	b580      	push	{r7, lr}
 800c8de:	b086      	sub	sp, #24
 800c8e0:	af00      	add	r7, sp, #0
 800c8e2:	60f8      	str	r0, [r7, #12]
 800c8e4:	60b9      	str	r1, [r7, #8]
 800c8e6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c8e8:	2300      	movs	r3, #0
 800c8ea:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c8f0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c8f2:	68fb      	ldr	r3, [r7, #12]
 800c8f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d10d      	bne.n	800c916 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d14d      	bne.n	800c99e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c902:	68fb      	ldr	r3, [r7, #12]
 800c904:	689b      	ldr	r3, [r3, #8]
 800c906:	4618      	mov	r0, r3
 800c908:	f001 f82a 	bl	800d960 <xTaskPriorityDisinherit>
 800c90c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c90e:	68fb      	ldr	r3, [r7, #12]
 800c910:	2200      	movs	r2, #0
 800c912:	609a      	str	r2, [r3, #8]
 800c914:	e043      	b.n	800c99e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d119      	bne.n	800c950 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c91c:	68fb      	ldr	r3, [r7, #12]
 800c91e:	6858      	ldr	r0, [r3, #4]
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c924:	461a      	mov	r2, r3
 800c926:	68b9      	ldr	r1, [r7, #8]
 800c928:	f001 ffd7 	bl	800e8da <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	685a      	ldr	r2, [r3, #4]
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c934:	441a      	add	r2, r3
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	685a      	ldr	r2, [r3, #4]
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	689b      	ldr	r3, [r3, #8]
 800c942:	429a      	cmp	r2, r3
 800c944:	d32b      	bcc.n	800c99e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c946:	68fb      	ldr	r3, [r7, #12]
 800c948:	681a      	ldr	r2, [r3, #0]
 800c94a:	68fb      	ldr	r3, [r7, #12]
 800c94c:	605a      	str	r2, [r3, #4]
 800c94e:	e026      	b.n	800c99e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c950:	68fb      	ldr	r3, [r7, #12]
 800c952:	68d8      	ldr	r0, [r3, #12]
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c958:	461a      	mov	r2, r3
 800c95a:	68b9      	ldr	r1, [r7, #8]
 800c95c:	f001 ffbd 	bl	800e8da <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c960:	68fb      	ldr	r3, [r7, #12]
 800c962:	68da      	ldr	r2, [r3, #12]
 800c964:	68fb      	ldr	r3, [r7, #12]
 800c966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c968:	425b      	negs	r3, r3
 800c96a:	441a      	add	r2, r3
 800c96c:	68fb      	ldr	r3, [r7, #12]
 800c96e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	68da      	ldr	r2, [r3, #12]
 800c974:	68fb      	ldr	r3, [r7, #12]
 800c976:	681b      	ldr	r3, [r3, #0]
 800c978:	429a      	cmp	r2, r3
 800c97a:	d207      	bcs.n	800c98c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	689a      	ldr	r2, [r3, #8]
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c984:	425b      	negs	r3, r3
 800c986:	441a      	add	r2, r3
 800c988:	68fb      	ldr	r3, [r7, #12]
 800c98a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c98c:	687b      	ldr	r3, [r7, #4]
 800c98e:	2b02      	cmp	r3, #2
 800c990:	d105      	bne.n	800c99e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c992:	693b      	ldr	r3, [r7, #16]
 800c994:	2b00      	cmp	r3, #0
 800c996:	d002      	beq.n	800c99e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c998:	693b      	ldr	r3, [r7, #16]
 800c99a:	3b01      	subs	r3, #1
 800c99c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c99e:	693b      	ldr	r3, [r7, #16]
 800c9a0:	1c5a      	adds	r2, r3, #1
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800c9a6:	697b      	ldr	r3, [r7, #20]
}
 800c9a8:	4618      	mov	r0, r3
 800c9aa:	3718      	adds	r7, #24
 800c9ac:	46bd      	mov	sp, r7
 800c9ae:	bd80      	pop	{r7, pc}

0800c9b0 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c9b0:	b580      	push	{r7, lr}
 800c9b2:	b084      	sub	sp, #16
 800c9b4:	af00      	add	r7, sp, #0
 800c9b6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c9b8:	f001 fa88 	bl	800decc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800c9c2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c9c4:	e011      	b.n	800c9ea <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c9ca:	2b00      	cmp	r3, #0
 800c9cc:	d012      	beq.n	800c9f4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	3324      	adds	r3, #36	@ 0x24
 800c9d2:	4618      	mov	r0, r3
 800c9d4:	f000 fd58 	bl	800d488 <xTaskRemoveFromEventList>
 800c9d8:	4603      	mov	r3, r0
 800c9da:	2b00      	cmp	r3, #0
 800c9dc:	d001      	beq.n	800c9e2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c9de:	f000 fe37 	bl	800d650 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c9e2:	7bfb      	ldrb	r3, [r7, #15]
 800c9e4:	3b01      	subs	r3, #1
 800c9e6:	b2db      	uxtb	r3, r3
 800c9e8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c9ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	dce9      	bgt.n	800c9c6 <prvUnlockQueue+0x16>
 800c9f2:	e000      	b.n	800c9f6 <prvUnlockQueue+0x46>
					break;
 800c9f4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	22ff      	movs	r2, #255	@ 0xff
 800c9fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800c9fe:	f001 fa9b 	bl	800df38 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800ca02:	f001 fa63 	bl	800decc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ca0c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ca0e:	e011      	b.n	800ca34 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	691b      	ldr	r3, [r3, #16]
 800ca14:	2b00      	cmp	r3, #0
 800ca16:	d012      	beq.n	800ca3e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	3310      	adds	r3, #16
 800ca1c:	4618      	mov	r0, r3
 800ca1e:	f000 fd33 	bl	800d488 <xTaskRemoveFromEventList>
 800ca22:	4603      	mov	r3, r0
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	d001      	beq.n	800ca2c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800ca28:	f000 fe12 	bl	800d650 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800ca2c:	7bbb      	ldrb	r3, [r7, #14]
 800ca2e:	3b01      	subs	r3, #1
 800ca30:	b2db      	uxtb	r3, r3
 800ca32:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ca34:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	dce9      	bgt.n	800ca10 <prvUnlockQueue+0x60>
 800ca3c:	e000      	b.n	800ca40 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800ca3e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	22ff      	movs	r2, #255	@ 0xff
 800ca44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800ca48:	f001 fa76 	bl	800df38 <vPortExitCritical>
}
 800ca4c:	bf00      	nop
 800ca4e:	3710      	adds	r7, #16
 800ca50:	46bd      	mov	sp, r7
 800ca52:	bd80      	pop	{r7, pc}

0800ca54 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800ca54:	b580      	push	{r7, lr}
 800ca56:	b084      	sub	sp, #16
 800ca58:	af00      	add	r7, sp, #0
 800ca5a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ca5c:	f001 fa36 	bl	800decc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d102      	bne.n	800ca6e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800ca68:	2301      	movs	r3, #1
 800ca6a:	60fb      	str	r3, [r7, #12]
 800ca6c:	e001      	b.n	800ca72 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800ca6e:	2300      	movs	r3, #0
 800ca70:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ca72:	f001 fa61 	bl	800df38 <vPortExitCritical>

	return xReturn;
 800ca76:	68fb      	ldr	r3, [r7, #12]
}
 800ca78:	4618      	mov	r0, r3
 800ca7a:	3710      	adds	r7, #16
 800ca7c:	46bd      	mov	sp, r7
 800ca7e:	bd80      	pop	{r7, pc}

0800ca80 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800ca80:	b580      	push	{r7, lr}
 800ca82:	b084      	sub	sp, #16
 800ca84:	af00      	add	r7, sp, #0
 800ca86:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ca88:	f001 fa20 	bl	800decc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ca94:	429a      	cmp	r2, r3
 800ca96:	d102      	bne.n	800ca9e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800ca98:	2301      	movs	r3, #1
 800ca9a:	60fb      	str	r3, [r7, #12]
 800ca9c:	e001      	b.n	800caa2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800ca9e:	2300      	movs	r3, #0
 800caa0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800caa2:	f001 fa49 	bl	800df38 <vPortExitCritical>

	return xReturn;
 800caa6:	68fb      	ldr	r3, [r7, #12]
}
 800caa8:	4618      	mov	r0, r3
 800caaa:	3710      	adds	r7, #16
 800caac:	46bd      	mov	sp, r7
 800caae:	bd80      	pop	{r7, pc}

0800cab0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800cab0:	b580      	push	{r7, lr}
 800cab2:	b08e      	sub	sp, #56	@ 0x38
 800cab4:	af04      	add	r7, sp, #16
 800cab6:	60f8      	str	r0, [r7, #12]
 800cab8:	60b9      	str	r1, [r7, #8]
 800caba:	607a      	str	r2, [r7, #4]
 800cabc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800cabe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	d10d      	bne.n	800cae0 <xTaskCreateStatic+0x30>
	__asm volatile
 800cac4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cac8:	b672      	cpsid	i
 800caca:	f383 8811 	msr	BASEPRI, r3
 800cace:	f3bf 8f6f 	isb	sy
 800cad2:	f3bf 8f4f 	dsb	sy
 800cad6:	b662      	cpsie	i
 800cad8:	623b      	str	r3, [r7, #32]
}
 800cada:	bf00      	nop
 800cadc:	bf00      	nop
 800cade:	e7fd      	b.n	800cadc <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800cae0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d10d      	bne.n	800cb02 <xTaskCreateStatic+0x52>
	__asm volatile
 800cae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800caea:	b672      	cpsid	i
 800caec:	f383 8811 	msr	BASEPRI, r3
 800caf0:	f3bf 8f6f 	isb	sy
 800caf4:	f3bf 8f4f 	dsb	sy
 800caf8:	b662      	cpsie	i
 800cafa:	61fb      	str	r3, [r7, #28]
}
 800cafc:	bf00      	nop
 800cafe:	bf00      	nop
 800cb00:	e7fd      	b.n	800cafe <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800cb02:	23a0      	movs	r3, #160	@ 0xa0
 800cb04:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800cb06:	693b      	ldr	r3, [r7, #16]
 800cb08:	2ba0      	cmp	r3, #160	@ 0xa0
 800cb0a:	d00d      	beq.n	800cb28 <xTaskCreateStatic+0x78>
	__asm volatile
 800cb0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb10:	b672      	cpsid	i
 800cb12:	f383 8811 	msr	BASEPRI, r3
 800cb16:	f3bf 8f6f 	isb	sy
 800cb1a:	f3bf 8f4f 	dsb	sy
 800cb1e:	b662      	cpsie	i
 800cb20:	61bb      	str	r3, [r7, #24]
}
 800cb22:	bf00      	nop
 800cb24:	bf00      	nop
 800cb26:	e7fd      	b.n	800cb24 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800cb28:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800cb2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb2c:	2b00      	cmp	r3, #0
 800cb2e:	d01e      	beq.n	800cb6e <xTaskCreateStatic+0xbe>
 800cb30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	d01b      	beq.n	800cb6e <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800cb36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb38:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800cb3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb3c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cb3e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800cb40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb42:	2202      	movs	r2, #2
 800cb44:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800cb48:	2300      	movs	r3, #0
 800cb4a:	9303      	str	r3, [sp, #12]
 800cb4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb4e:	9302      	str	r3, [sp, #8]
 800cb50:	f107 0314 	add.w	r3, r7, #20
 800cb54:	9301      	str	r3, [sp, #4]
 800cb56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb58:	9300      	str	r3, [sp, #0]
 800cb5a:	683b      	ldr	r3, [r7, #0]
 800cb5c:	687a      	ldr	r2, [r7, #4]
 800cb5e:	68b9      	ldr	r1, [r7, #8]
 800cb60:	68f8      	ldr	r0, [r7, #12]
 800cb62:	f000 f851 	bl	800cc08 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800cb66:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800cb68:	f000 f8f0 	bl	800cd4c <prvAddNewTaskToReadyList>
 800cb6c:	e001      	b.n	800cb72 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 800cb6e:	2300      	movs	r3, #0
 800cb70:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800cb72:	697b      	ldr	r3, [r7, #20]
	}
 800cb74:	4618      	mov	r0, r3
 800cb76:	3728      	adds	r7, #40	@ 0x28
 800cb78:	46bd      	mov	sp, r7
 800cb7a:	bd80      	pop	{r7, pc}

0800cb7c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800cb7c:	b580      	push	{r7, lr}
 800cb7e:	b08c      	sub	sp, #48	@ 0x30
 800cb80:	af04      	add	r7, sp, #16
 800cb82:	60f8      	str	r0, [r7, #12]
 800cb84:	60b9      	str	r1, [r7, #8]
 800cb86:	603b      	str	r3, [r7, #0]
 800cb88:	4613      	mov	r3, r2
 800cb8a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800cb8c:	88fb      	ldrh	r3, [r7, #6]
 800cb8e:	009b      	lsls	r3, r3, #2
 800cb90:	4618      	mov	r0, r3
 800cb92:	f001 fa83 	bl	800e09c <pvPortMalloc>
 800cb96:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800cb98:	697b      	ldr	r3, [r7, #20]
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	d00e      	beq.n	800cbbc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800cb9e:	20a0      	movs	r0, #160	@ 0xa0
 800cba0:	f001 fa7c 	bl	800e09c <pvPortMalloc>
 800cba4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800cba6:	69fb      	ldr	r3, [r7, #28]
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	d003      	beq.n	800cbb4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800cbac:	69fb      	ldr	r3, [r7, #28]
 800cbae:	697a      	ldr	r2, [r7, #20]
 800cbb0:	631a      	str	r2, [r3, #48]	@ 0x30
 800cbb2:	e005      	b.n	800cbc0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800cbb4:	6978      	ldr	r0, [r7, #20]
 800cbb6:	f001 fb3f 	bl	800e238 <vPortFree>
 800cbba:	e001      	b.n	800cbc0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800cbbc:	2300      	movs	r3, #0
 800cbbe:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800cbc0:	69fb      	ldr	r3, [r7, #28]
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d017      	beq.n	800cbf6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800cbc6:	69fb      	ldr	r3, [r7, #28]
 800cbc8:	2200      	movs	r2, #0
 800cbca:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800cbce:	88fa      	ldrh	r2, [r7, #6]
 800cbd0:	2300      	movs	r3, #0
 800cbd2:	9303      	str	r3, [sp, #12]
 800cbd4:	69fb      	ldr	r3, [r7, #28]
 800cbd6:	9302      	str	r3, [sp, #8]
 800cbd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cbda:	9301      	str	r3, [sp, #4]
 800cbdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbde:	9300      	str	r3, [sp, #0]
 800cbe0:	683b      	ldr	r3, [r7, #0]
 800cbe2:	68b9      	ldr	r1, [r7, #8]
 800cbe4:	68f8      	ldr	r0, [r7, #12]
 800cbe6:	f000 f80f 	bl	800cc08 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800cbea:	69f8      	ldr	r0, [r7, #28]
 800cbec:	f000 f8ae 	bl	800cd4c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800cbf0:	2301      	movs	r3, #1
 800cbf2:	61bb      	str	r3, [r7, #24]
 800cbf4:	e002      	b.n	800cbfc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800cbf6:	f04f 33ff 	mov.w	r3, #4294967295
 800cbfa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800cbfc:	69bb      	ldr	r3, [r7, #24]
	}
 800cbfe:	4618      	mov	r0, r3
 800cc00:	3720      	adds	r7, #32
 800cc02:	46bd      	mov	sp, r7
 800cc04:	bd80      	pop	{r7, pc}
	...

0800cc08 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800cc08:	b580      	push	{r7, lr}
 800cc0a:	b088      	sub	sp, #32
 800cc0c:	af00      	add	r7, sp, #0
 800cc0e:	60f8      	str	r0, [r7, #12]
 800cc10:	60b9      	str	r1, [r7, #8]
 800cc12:	607a      	str	r2, [r7, #4]
 800cc14:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800cc16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc18:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800cc1a:	6879      	ldr	r1, [r7, #4]
 800cc1c:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800cc20:	440b      	add	r3, r1
 800cc22:	009b      	lsls	r3, r3, #2
 800cc24:	4413      	add	r3, r2
 800cc26:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800cc28:	69bb      	ldr	r3, [r7, #24]
 800cc2a:	f023 0307 	bic.w	r3, r3, #7
 800cc2e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800cc30:	69bb      	ldr	r3, [r7, #24]
 800cc32:	f003 0307 	and.w	r3, r3, #7
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	d00d      	beq.n	800cc56 <prvInitialiseNewTask+0x4e>
	__asm volatile
 800cc3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc3e:	b672      	cpsid	i
 800cc40:	f383 8811 	msr	BASEPRI, r3
 800cc44:	f3bf 8f6f 	isb	sy
 800cc48:	f3bf 8f4f 	dsb	sy
 800cc4c:	b662      	cpsie	i
 800cc4e:	617b      	str	r3, [r7, #20]
}
 800cc50:	bf00      	nop
 800cc52:	bf00      	nop
 800cc54:	e7fd      	b.n	800cc52 <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800cc56:	68bb      	ldr	r3, [r7, #8]
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d01f      	beq.n	800cc9c <prvInitialiseNewTask+0x94>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800cc5c:	2300      	movs	r3, #0
 800cc5e:	61fb      	str	r3, [r7, #28]
 800cc60:	e012      	b.n	800cc88 <prvInitialiseNewTask+0x80>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cc62:	68ba      	ldr	r2, [r7, #8]
 800cc64:	69fb      	ldr	r3, [r7, #28]
 800cc66:	4413      	add	r3, r2
 800cc68:	7819      	ldrb	r1, [r3, #0]
 800cc6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cc6c:	69fb      	ldr	r3, [r7, #28]
 800cc6e:	4413      	add	r3, r2
 800cc70:	3334      	adds	r3, #52	@ 0x34
 800cc72:	460a      	mov	r2, r1
 800cc74:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800cc76:	68ba      	ldr	r2, [r7, #8]
 800cc78:	69fb      	ldr	r3, [r7, #28]
 800cc7a:	4413      	add	r3, r2
 800cc7c:	781b      	ldrb	r3, [r3, #0]
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	d006      	beq.n	800cc90 <prvInitialiseNewTask+0x88>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800cc82:	69fb      	ldr	r3, [r7, #28]
 800cc84:	3301      	adds	r3, #1
 800cc86:	61fb      	str	r3, [r7, #28]
 800cc88:	69fb      	ldr	r3, [r7, #28]
 800cc8a:	2b0f      	cmp	r3, #15
 800cc8c:	d9e9      	bls.n	800cc62 <prvInitialiseNewTask+0x5a>
 800cc8e:	e000      	b.n	800cc92 <prvInitialiseNewTask+0x8a>
			{
				break;
 800cc90:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800cc92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc94:	2200      	movs	r2, #0
 800cc96:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800cc9a:	e003      	b.n	800cca4 <prvInitialiseNewTask+0x9c>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800cc9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cc9e:	2200      	movs	r2, #0
 800cca0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800cca4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cca6:	2b06      	cmp	r3, #6
 800cca8:	d901      	bls.n	800ccae <prvInitialiseNewTask+0xa6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ccaa:	2306      	movs	r3, #6
 800ccac:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ccae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccb0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ccb2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ccb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccb6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ccb8:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800ccba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccbc:	2200      	movs	r2, #0
 800ccbe:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ccc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccc2:	3304      	adds	r3, #4
 800ccc4:	4618      	mov	r0, r3
 800ccc6:	f7ff f998 	bl	800bffa <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ccca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cccc:	3318      	adds	r3, #24
 800ccce:	4618      	mov	r0, r3
 800ccd0:	f7ff f993 	bl	800bffa <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ccd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ccd8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ccda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ccdc:	f1c3 0207 	rsb	r2, r3, #7
 800cce0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cce2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800cce4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cce6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cce8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800ccea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccec:	2200      	movs	r2, #0
 800ccee:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ccf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccf4:	2200      	movs	r2, #0
 800ccf6:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800ccfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccfc:	334c      	adds	r3, #76	@ 0x4c
 800ccfe:	224c      	movs	r2, #76	@ 0x4c
 800cd00:	2100      	movs	r1, #0
 800cd02:	4618      	mov	r0, r3
 800cd04:	f001 fd17 	bl	800e736 <memset>
 800cd08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd0a:	4a0d      	ldr	r2, [pc, #52]	@ (800cd40 <prvInitialiseNewTask+0x138>)
 800cd0c:	651a      	str	r2, [r3, #80]	@ 0x50
 800cd0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd10:	4a0c      	ldr	r2, [pc, #48]	@ (800cd44 <prvInitialiseNewTask+0x13c>)
 800cd12:	655a      	str	r2, [r3, #84]	@ 0x54
 800cd14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd16:	4a0c      	ldr	r2, [pc, #48]	@ (800cd48 <prvInitialiseNewTask+0x140>)
 800cd18:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800cd1a:	683a      	ldr	r2, [r7, #0]
 800cd1c:	68f9      	ldr	r1, [r7, #12]
 800cd1e:	69b8      	ldr	r0, [r7, #24]
 800cd20:	f000 ffc4 	bl	800dcac <pxPortInitialiseStack>
 800cd24:	4602      	mov	r2, r0
 800cd26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd28:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800cd2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	d002      	beq.n	800cd36 <prvInitialiseNewTask+0x12e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800cd30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cd34:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cd36:	bf00      	nop
 800cd38:	3720      	adds	r7, #32
 800cd3a:	46bd      	mov	sp, r7
 800cd3c:	bd80      	pop	{r7, pc}
 800cd3e:	bf00      	nop
 800cd40:	20004bdc 	.word	0x20004bdc
 800cd44:	20004c44 	.word	0x20004c44
 800cd48:	20004cac 	.word	0x20004cac

0800cd4c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800cd4c:	b580      	push	{r7, lr}
 800cd4e:	b082      	sub	sp, #8
 800cd50:	af00      	add	r7, sp, #0
 800cd52:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800cd54:	f001 f8ba 	bl	800decc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800cd58:	4b2a      	ldr	r3, [pc, #168]	@ (800ce04 <prvAddNewTaskToReadyList+0xb8>)
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	3301      	adds	r3, #1
 800cd5e:	4a29      	ldr	r2, [pc, #164]	@ (800ce04 <prvAddNewTaskToReadyList+0xb8>)
 800cd60:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800cd62:	4b29      	ldr	r3, [pc, #164]	@ (800ce08 <prvAddNewTaskToReadyList+0xbc>)
 800cd64:	681b      	ldr	r3, [r3, #0]
 800cd66:	2b00      	cmp	r3, #0
 800cd68:	d109      	bne.n	800cd7e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800cd6a:	4a27      	ldr	r2, [pc, #156]	@ (800ce08 <prvAddNewTaskToReadyList+0xbc>)
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800cd70:	4b24      	ldr	r3, [pc, #144]	@ (800ce04 <prvAddNewTaskToReadyList+0xb8>)
 800cd72:	681b      	ldr	r3, [r3, #0]
 800cd74:	2b01      	cmp	r3, #1
 800cd76:	d110      	bne.n	800cd9a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800cd78:	f000 fc8e 	bl	800d698 <prvInitialiseTaskLists>
 800cd7c:	e00d      	b.n	800cd9a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800cd7e:	4b23      	ldr	r3, [pc, #140]	@ (800ce0c <prvAddNewTaskToReadyList+0xc0>)
 800cd80:	681b      	ldr	r3, [r3, #0]
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	d109      	bne.n	800cd9a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800cd86:	4b20      	ldr	r3, [pc, #128]	@ (800ce08 <prvAddNewTaskToReadyList+0xbc>)
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cd90:	429a      	cmp	r2, r3
 800cd92:	d802      	bhi.n	800cd9a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800cd94:	4a1c      	ldr	r2, [pc, #112]	@ (800ce08 <prvAddNewTaskToReadyList+0xbc>)
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800cd9a:	4b1d      	ldr	r3, [pc, #116]	@ (800ce10 <prvAddNewTaskToReadyList+0xc4>)
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	3301      	adds	r3, #1
 800cda0:	4a1b      	ldr	r2, [pc, #108]	@ (800ce10 <prvAddNewTaskToReadyList+0xc4>)
 800cda2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cda8:	2201      	movs	r2, #1
 800cdaa:	409a      	lsls	r2, r3
 800cdac:	4b19      	ldr	r3, [pc, #100]	@ (800ce14 <prvAddNewTaskToReadyList+0xc8>)
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	4313      	orrs	r3, r2
 800cdb2:	4a18      	ldr	r2, [pc, #96]	@ (800ce14 <prvAddNewTaskToReadyList+0xc8>)
 800cdb4:	6013      	str	r3, [r2, #0]
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cdba:	4613      	mov	r3, r2
 800cdbc:	009b      	lsls	r3, r3, #2
 800cdbe:	4413      	add	r3, r2
 800cdc0:	009b      	lsls	r3, r3, #2
 800cdc2:	4a15      	ldr	r2, [pc, #84]	@ (800ce18 <prvAddNewTaskToReadyList+0xcc>)
 800cdc4:	441a      	add	r2, r3
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	3304      	adds	r3, #4
 800cdca:	4619      	mov	r1, r3
 800cdcc:	4610      	mov	r0, r2
 800cdce:	f7ff f921 	bl	800c014 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800cdd2:	f001 f8b1 	bl	800df38 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800cdd6:	4b0d      	ldr	r3, [pc, #52]	@ (800ce0c <prvAddNewTaskToReadyList+0xc0>)
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	2b00      	cmp	r3, #0
 800cddc:	d00e      	beq.n	800cdfc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800cdde:	4b0a      	ldr	r3, [pc, #40]	@ (800ce08 <prvAddNewTaskToReadyList+0xbc>)
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cde8:	429a      	cmp	r2, r3
 800cdea:	d207      	bcs.n	800cdfc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800cdec:	4b0b      	ldr	r3, [pc, #44]	@ (800ce1c <prvAddNewTaskToReadyList+0xd0>)
 800cdee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cdf2:	601a      	str	r2, [r3, #0]
 800cdf4:	f3bf 8f4f 	dsb	sy
 800cdf8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cdfc:	bf00      	nop
 800cdfe:	3708      	adds	r7, #8
 800ce00:	46bd      	mov	sp, r7
 800ce02:	bd80      	pop	{r7, pc}
 800ce04:	20000f90 	.word	0x20000f90
 800ce08:	20000e90 	.word	0x20000e90
 800ce0c:	20000f9c 	.word	0x20000f9c
 800ce10:	20000fac 	.word	0x20000fac
 800ce14:	20000f98 	.word	0x20000f98
 800ce18:	20000e94 	.word	0x20000e94
 800ce1c:	e000ed04 	.word	0xe000ed04

0800ce20 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800ce20:	b580      	push	{r7, lr}
 800ce22:	b08a      	sub	sp, #40	@ 0x28
 800ce24:	af00      	add	r7, sp, #0
 800ce26:	6078      	str	r0, [r7, #4]
 800ce28:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800ce2a:	2300      	movs	r3, #0
 800ce2c:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	2b00      	cmp	r3, #0
 800ce32:	d10d      	bne.n	800ce50 <vTaskDelayUntil+0x30>
	__asm volatile
 800ce34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce38:	b672      	cpsid	i
 800ce3a:	f383 8811 	msr	BASEPRI, r3
 800ce3e:	f3bf 8f6f 	isb	sy
 800ce42:	f3bf 8f4f 	dsb	sy
 800ce46:	b662      	cpsie	i
 800ce48:	617b      	str	r3, [r7, #20]
}
 800ce4a:	bf00      	nop
 800ce4c:	bf00      	nop
 800ce4e:	e7fd      	b.n	800ce4c <vTaskDelayUntil+0x2c>
		configASSERT( ( xTimeIncrement > 0U ) );
 800ce50:	683b      	ldr	r3, [r7, #0]
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	d10d      	bne.n	800ce72 <vTaskDelayUntil+0x52>
	__asm volatile
 800ce56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce5a:	b672      	cpsid	i
 800ce5c:	f383 8811 	msr	BASEPRI, r3
 800ce60:	f3bf 8f6f 	isb	sy
 800ce64:	f3bf 8f4f 	dsb	sy
 800ce68:	b662      	cpsie	i
 800ce6a:	613b      	str	r3, [r7, #16]
}
 800ce6c:	bf00      	nop
 800ce6e:	bf00      	nop
 800ce70:	e7fd      	b.n	800ce6e <vTaskDelayUntil+0x4e>
		configASSERT( uxSchedulerSuspended == 0 );
 800ce72:	4b2b      	ldr	r3, [pc, #172]	@ (800cf20 <vTaskDelayUntil+0x100>)
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d00d      	beq.n	800ce96 <vTaskDelayUntil+0x76>
	__asm volatile
 800ce7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ce7e:	b672      	cpsid	i
 800ce80:	f383 8811 	msr	BASEPRI, r3
 800ce84:	f3bf 8f6f 	isb	sy
 800ce88:	f3bf 8f4f 	dsb	sy
 800ce8c:	b662      	cpsie	i
 800ce8e:	60fb      	str	r3, [r7, #12]
}
 800ce90:	bf00      	nop
 800ce92:	bf00      	nop
 800ce94:	e7fd      	b.n	800ce92 <vTaskDelayUntil+0x72>

		vTaskSuspendAll();
 800ce96:	f000 f8ef 	bl	800d078 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800ce9a:	4b22      	ldr	r3, [pc, #136]	@ (800cf24 <vTaskDelayUntil+0x104>)
 800ce9c:	681b      	ldr	r3, [r3, #0]
 800ce9e:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	681b      	ldr	r3, [r3, #0]
 800cea4:	683a      	ldr	r2, [r7, #0]
 800cea6:	4413      	add	r3, r2
 800cea8:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	6a3a      	ldr	r2, [r7, #32]
 800ceb0:	429a      	cmp	r2, r3
 800ceb2:	d20b      	bcs.n	800cecc <vTaskDelayUntil+0xac>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	681b      	ldr	r3, [r3, #0]
 800ceb8:	69fa      	ldr	r2, [r7, #28]
 800ceba:	429a      	cmp	r2, r3
 800cebc:	d211      	bcs.n	800cee2 <vTaskDelayUntil+0xc2>
 800cebe:	69fa      	ldr	r2, [r7, #28]
 800cec0:	6a3b      	ldr	r3, [r7, #32]
 800cec2:	429a      	cmp	r2, r3
 800cec4:	d90d      	bls.n	800cee2 <vTaskDelayUntil+0xc2>
				{
					xShouldDelay = pdTRUE;
 800cec6:	2301      	movs	r3, #1
 800cec8:	627b      	str	r3, [r7, #36]	@ 0x24
 800ceca:	e00a      	b.n	800cee2 <vTaskDelayUntil+0xc2>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	681b      	ldr	r3, [r3, #0]
 800ced0:	69fa      	ldr	r2, [r7, #28]
 800ced2:	429a      	cmp	r2, r3
 800ced4:	d303      	bcc.n	800cede <vTaskDelayUntil+0xbe>
 800ced6:	69fa      	ldr	r2, [r7, #28]
 800ced8:	6a3b      	ldr	r3, [r7, #32]
 800ceda:	429a      	cmp	r2, r3
 800cedc:	d901      	bls.n	800cee2 <vTaskDelayUntil+0xc2>
				{
					xShouldDelay = pdTRUE;
 800cede:	2301      	movs	r3, #1
 800cee0:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	69fa      	ldr	r2, [r7, #28]
 800cee6:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800cee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ceea:	2b00      	cmp	r3, #0
 800ceec:	d006      	beq.n	800cefc <vTaskDelayUntil+0xdc>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800ceee:	69fa      	ldr	r2, [r7, #28]
 800cef0:	6a3b      	ldr	r3, [r7, #32]
 800cef2:	1ad3      	subs	r3, r2, r3
 800cef4:	2100      	movs	r1, #0
 800cef6:	4618      	mov	r0, r3
 800cef8:	f000 fe72 	bl	800dbe0 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800cefc:	f000 f8ca 	bl	800d094 <xTaskResumeAll>
 800cf00:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800cf02:	69bb      	ldr	r3, [r7, #24]
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d107      	bne.n	800cf18 <vTaskDelayUntil+0xf8>
		{
			portYIELD_WITHIN_API();
 800cf08:	4b07      	ldr	r3, [pc, #28]	@ (800cf28 <vTaskDelayUntil+0x108>)
 800cf0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cf0e:	601a      	str	r2, [r3, #0]
 800cf10:	f3bf 8f4f 	dsb	sy
 800cf14:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800cf18:	bf00      	nop
 800cf1a:	3728      	adds	r7, #40	@ 0x28
 800cf1c:	46bd      	mov	sp, r7
 800cf1e:	bd80      	pop	{r7, pc}
 800cf20:	20000fb8 	.word	0x20000fb8
 800cf24:	20000f94 	.word	0x20000f94
 800cf28:	e000ed04 	.word	0xe000ed04

0800cf2c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800cf2c:	b580      	push	{r7, lr}
 800cf2e:	b084      	sub	sp, #16
 800cf30:	af00      	add	r7, sp, #0
 800cf32:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800cf34:	2300      	movs	r3, #0
 800cf36:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	d01a      	beq.n	800cf74 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800cf3e:	4b15      	ldr	r3, [pc, #84]	@ (800cf94 <vTaskDelay+0x68>)
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d00d      	beq.n	800cf62 <vTaskDelay+0x36>
	__asm volatile
 800cf46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf4a:	b672      	cpsid	i
 800cf4c:	f383 8811 	msr	BASEPRI, r3
 800cf50:	f3bf 8f6f 	isb	sy
 800cf54:	f3bf 8f4f 	dsb	sy
 800cf58:	b662      	cpsie	i
 800cf5a:	60bb      	str	r3, [r7, #8]
}
 800cf5c:	bf00      	nop
 800cf5e:	bf00      	nop
 800cf60:	e7fd      	b.n	800cf5e <vTaskDelay+0x32>
			vTaskSuspendAll();
 800cf62:	f000 f889 	bl	800d078 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800cf66:	2100      	movs	r1, #0
 800cf68:	6878      	ldr	r0, [r7, #4]
 800cf6a:	f000 fe39 	bl	800dbe0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800cf6e:	f000 f891 	bl	800d094 <xTaskResumeAll>
 800cf72:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800cf74:	68fb      	ldr	r3, [r7, #12]
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d107      	bne.n	800cf8a <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 800cf7a:	4b07      	ldr	r3, [pc, #28]	@ (800cf98 <vTaskDelay+0x6c>)
 800cf7c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cf80:	601a      	str	r2, [r3, #0]
 800cf82:	f3bf 8f4f 	dsb	sy
 800cf86:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800cf8a:	bf00      	nop
 800cf8c:	3710      	adds	r7, #16
 800cf8e:	46bd      	mov	sp, r7
 800cf90:	bd80      	pop	{r7, pc}
 800cf92:	bf00      	nop
 800cf94:	20000fb8 	.word	0x20000fb8
 800cf98:	e000ed04 	.word	0xe000ed04

0800cf9c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800cf9c:	b580      	push	{r7, lr}
 800cf9e:	b08a      	sub	sp, #40	@ 0x28
 800cfa0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800cfa2:	2300      	movs	r3, #0
 800cfa4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800cfa6:	2300      	movs	r3, #0
 800cfa8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800cfaa:	463a      	mov	r2, r7
 800cfac:	1d39      	adds	r1, r7, #4
 800cfae:	f107 0308 	add.w	r3, r7, #8
 800cfb2:	4618      	mov	r0, r3
 800cfb4:	f7f4 f9a8 	bl	8001308 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800cfb8:	6839      	ldr	r1, [r7, #0]
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	68ba      	ldr	r2, [r7, #8]
 800cfbe:	9202      	str	r2, [sp, #8]
 800cfc0:	9301      	str	r3, [sp, #4]
 800cfc2:	2300      	movs	r3, #0
 800cfc4:	9300      	str	r3, [sp, #0]
 800cfc6:	2300      	movs	r3, #0
 800cfc8:	460a      	mov	r2, r1
 800cfca:	4923      	ldr	r1, [pc, #140]	@ (800d058 <vTaskStartScheduler+0xbc>)
 800cfcc:	4823      	ldr	r0, [pc, #140]	@ (800d05c <vTaskStartScheduler+0xc0>)
 800cfce:	f7ff fd6f 	bl	800cab0 <xTaskCreateStatic>
 800cfd2:	4603      	mov	r3, r0
 800cfd4:	4a22      	ldr	r2, [pc, #136]	@ (800d060 <vTaskStartScheduler+0xc4>)
 800cfd6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800cfd8:	4b21      	ldr	r3, [pc, #132]	@ (800d060 <vTaskStartScheduler+0xc4>)
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d002      	beq.n	800cfe6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800cfe0:	2301      	movs	r3, #1
 800cfe2:	617b      	str	r3, [r7, #20]
 800cfe4:	e001      	b.n	800cfea <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800cfe6:	2300      	movs	r3, #0
 800cfe8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800cfea:	697b      	ldr	r3, [r7, #20]
 800cfec:	2b01      	cmp	r3, #1
 800cfee:	d11d      	bne.n	800d02c <vTaskStartScheduler+0x90>
	__asm volatile
 800cff0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cff4:	b672      	cpsid	i
 800cff6:	f383 8811 	msr	BASEPRI, r3
 800cffa:	f3bf 8f6f 	isb	sy
 800cffe:	f3bf 8f4f 	dsb	sy
 800d002:	b662      	cpsie	i
 800d004:	613b      	str	r3, [r7, #16]
}
 800d006:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d008:	4b16      	ldr	r3, [pc, #88]	@ (800d064 <vTaskStartScheduler+0xc8>)
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	334c      	adds	r3, #76	@ 0x4c
 800d00e:	4a16      	ldr	r2, [pc, #88]	@ (800d068 <vTaskStartScheduler+0xcc>)
 800d010:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800d012:	4b16      	ldr	r3, [pc, #88]	@ (800d06c <vTaskStartScheduler+0xd0>)
 800d014:	f04f 32ff 	mov.w	r2, #4294967295
 800d018:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800d01a:	4b15      	ldr	r3, [pc, #84]	@ (800d070 <vTaskStartScheduler+0xd4>)
 800d01c:	2201      	movs	r2, #1
 800d01e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800d020:	4b14      	ldr	r3, [pc, #80]	@ (800d074 <vTaskStartScheduler+0xd8>)
 800d022:	2200      	movs	r2, #0
 800d024:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800d026:	f000 fed3 	bl	800ddd0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800d02a:	e011      	b.n	800d050 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800d02c:	697b      	ldr	r3, [r7, #20]
 800d02e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d032:	d10d      	bne.n	800d050 <vTaskStartScheduler+0xb4>
	__asm volatile
 800d034:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d038:	b672      	cpsid	i
 800d03a:	f383 8811 	msr	BASEPRI, r3
 800d03e:	f3bf 8f6f 	isb	sy
 800d042:	f3bf 8f4f 	dsb	sy
 800d046:	b662      	cpsie	i
 800d048:	60fb      	str	r3, [r7, #12]
}
 800d04a:	bf00      	nop
 800d04c:	bf00      	nop
 800d04e:	e7fd      	b.n	800d04c <vTaskStartScheduler+0xb0>
}
 800d050:	bf00      	nop
 800d052:	3718      	adds	r7, #24
 800d054:	46bd      	mov	sp, r7
 800d056:	bd80      	pop	{r7, pc}
 800d058:	0800fa54 	.word	0x0800fa54
 800d05c:	0800d669 	.word	0x0800d669
 800d060:	20000fb4 	.word	0x20000fb4
 800d064:	20000e90 	.word	0x20000e90
 800d068:	20000064 	.word	0x20000064
 800d06c:	20000fb0 	.word	0x20000fb0
 800d070:	20000f9c 	.word	0x20000f9c
 800d074:	20000f94 	.word	0x20000f94

0800d078 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800d078:	b480      	push	{r7}
 800d07a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800d07c:	4b04      	ldr	r3, [pc, #16]	@ (800d090 <vTaskSuspendAll+0x18>)
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	3301      	adds	r3, #1
 800d082:	4a03      	ldr	r2, [pc, #12]	@ (800d090 <vTaskSuspendAll+0x18>)
 800d084:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800d086:	bf00      	nop
 800d088:	46bd      	mov	sp, r7
 800d08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d08e:	4770      	bx	lr
 800d090:	20000fb8 	.word	0x20000fb8

0800d094 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800d094:	b580      	push	{r7, lr}
 800d096:	b084      	sub	sp, #16
 800d098:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800d09a:	2300      	movs	r3, #0
 800d09c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800d09e:	2300      	movs	r3, #0
 800d0a0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800d0a2:	4b43      	ldr	r3, [pc, #268]	@ (800d1b0 <xTaskResumeAll+0x11c>)
 800d0a4:	681b      	ldr	r3, [r3, #0]
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d10d      	bne.n	800d0c6 <xTaskResumeAll+0x32>
	__asm volatile
 800d0aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0ae:	b672      	cpsid	i
 800d0b0:	f383 8811 	msr	BASEPRI, r3
 800d0b4:	f3bf 8f6f 	isb	sy
 800d0b8:	f3bf 8f4f 	dsb	sy
 800d0bc:	b662      	cpsie	i
 800d0be:	603b      	str	r3, [r7, #0]
}
 800d0c0:	bf00      	nop
 800d0c2:	bf00      	nop
 800d0c4:	e7fd      	b.n	800d0c2 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800d0c6:	f000 ff01 	bl	800decc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800d0ca:	4b39      	ldr	r3, [pc, #228]	@ (800d1b0 <xTaskResumeAll+0x11c>)
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	3b01      	subs	r3, #1
 800d0d0:	4a37      	ldr	r2, [pc, #220]	@ (800d1b0 <xTaskResumeAll+0x11c>)
 800d0d2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d0d4:	4b36      	ldr	r3, [pc, #216]	@ (800d1b0 <xTaskResumeAll+0x11c>)
 800d0d6:	681b      	ldr	r3, [r3, #0]
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d161      	bne.n	800d1a0 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800d0dc:	4b35      	ldr	r3, [pc, #212]	@ (800d1b4 <xTaskResumeAll+0x120>)
 800d0de:	681b      	ldr	r3, [r3, #0]
 800d0e0:	2b00      	cmp	r3, #0
 800d0e2:	d05d      	beq.n	800d1a0 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d0e4:	e02e      	b.n	800d144 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d0e6:	4b34      	ldr	r3, [pc, #208]	@ (800d1b8 <xTaskResumeAll+0x124>)
 800d0e8:	68db      	ldr	r3, [r3, #12]
 800d0ea:	68db      	ldr	r3, [r3, #12]
 800d0ec:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d0ee:	68fb      	ldr	r3, [r7, #12]
 800d0f0:	3318      	adds	r3, #24
 800d0f2:	4618      	mov	r0, r3
 800d0f4:	f7fe ffeb 	bl	800c0ce <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d0f8:	68fb      	ldr	r3, [r7, #12]
 800d0fa:	3304      	adds	r3, #4
 800d0fc:	4618      	mov	r0, r3
 800d0fe:	f7fe ffe6 	bl	800c0ce <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d102:	68fb      	ldr	r3, [r7, #12]
 800d104:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d106:	2201      	movs	r2, #1
 800d108:	409a      	lsls	r2, r3
 800d10a:	4b2c      	ldr	r3, [pc, #176]	@ (800d1bc <xTaskResumeAll+0x128>)
 800d10c:	681b      	ldr	r3, [r3, #0]
 800d10e:	4313      	orrs	r3, r2
 800d110:	4a2a      	ldr	r2, [pc, #168]	@ (800d1bc <xTaskResumeAll+0x128>)
 800d112:	6013      	str	r3, [r2, #0]
 800d114:	68fb      	ldr	r3, [r7, #12]
 800d116:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d118:	4613      	mov	r3, r2
 800d11a:	009b      	lsls	r3, r3, #2
 800d11c:	4413      	add	r3, r2
 800d11e:	009b      	lsls	r3, r3, #2
 800d120:	4a27      	ldr	r2, [pc, #156]	@ (800d1c0 <xTaskResumeAll+0x12c>)
 800d122:	441a      	add	r2, r3
 800d124:	68fb      	ldr	r3, [r7, #12]
 800d126:	3304      	adds	r3, #4
 800d128:	4619      	mov	r1, r3
 800d12a:	4610      	mov	r0, r2
 800d12c:	f7fe ff72 	bl	800c014 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d130:	68fb      	ldr	r3, [r7, #12]
 800d132:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d134:	4b23      	ldr	r3, [pc, #140]	@ (800d1c4 <xTaskResumeAll+0x130>)
 800d136:	681b      	ldr	r3, [r3, #0]
 800d138:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d13a:	429a      	cmp	r2, r3
 800d13c:	d302      	bcc.n	800d144 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800d13e:	4b22      	ldr	r3, [pc, #136]	@ (800d1c8 <xTaskResumeAll+0x134>)
 800d140:	2201      	movs	r2, #1
 800d142:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d144:	4b1c      	ldr	r3, [pc, #112]	@ (800d1b8 <xTaskResumeAll+0x124>)
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	2b00      	cmp	r3, #0
 800d14a:	d1cc      	bne.n	800d0e6 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800d14c:	68fb      	ldr	r3, [r7, #12]
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d001      	beq.n	800d156 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800d152:	f000 fb47 	bl	800d7e4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800d156:	4b1d      	ldr	r3, [pc, #116]	@ (800d1cc <xTaskResumeAll+0x138>)
 800d158:	681b      	ldr	r3, [r3, #0]
 800d15a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d010      	beq.n	800d184 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800d162:	f000 f847 	bl	800d1f4 <xTaskIncrementTick>
 800d166:	4603      	mov	r3, r0
 800d168:	2b00      	cmp	r3, #0
 800d16a:	d002      	beq.n	800d172 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 800d16c:	4b16      	ldr	r3, [pc, #88]	@ (800d1c8 <xTaskResumeAll+0x134>)
 800d16e:	2201      	movs	r2, #1
 800d170:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	3b01      	subs	r3, #1
 800d176:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	2b00      	cmp	r3, #0
 800d17c:	d1f1      	bne.n	800d162 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 800d17e:	4b13      	ldr	r3, [pc, #76]	@ (800d1cc <xTaskResumeAll+0x138>)
 800d180:	2200      	movs	r2, #0
 800d182:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800d184:	4b10      	ldr	r3, [pc, #64]	@ (800d1c8 <xTaskResumeAll+0x134>)
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	2b00      	cmp	r3, #0
 800d18a:	d009      	beq.n	800d1a0 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800d18c:	2301      	movs	r3, #1
 800d18e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800d190:	4b0f      	ldr	r3, [pc, #60]	@ (800d1d0 <xTaskResumeAll+0x13c>)
 800d192:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d196:	601a      	str	r2, [r3, #0]
 800d198:	f3bf 8f4f 	dsb	sy
 800d19c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d1a0:	f000 feca 	bl	800df38 <vPortExitCritical>

	return xAlreadyYielded;
 800d1a4:	68bb      	ldr	r3, [r7, #8]
}
 800d1a6:	4618      	mov	r0, r3
 800d1a8:	3710      	adds	r7, #16
 800d1aa:	46bd      	mov	sp, r7
 800d1ac:	bd80      	pop	{r7, pc}
 800d1ae:	bf00      	nop
 800d1b0:	20000fb8 	.word	0x20000fb8
 800d1b4:	20000f90 	.word	0x20000f90
 800d1b8:	20000f50 	.word	0x20000f50
 800d1bc:	20000f98 	.word	0x20000f98
 800d1c0:	20000e94 	.word	0x20000e94
 800d1c4:	20000e90 	.word	0x20000e90
 800d1c8:	20000fa4 	.word	0x20000fa4
 800d1cc:	20000fa0 	.word	0x20000fa0
 800d1d0:	e000ed04 	.word	0xe000ed04

0800d1d4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800d1d4:	b480      	push	{r7}
 800d1d6:	b083      	sub	sp, #12
 800d1d8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800d1da:	4b05      	ldr	r3, [pc, #20]	@ (800d1f0 <xTaskGetTickCount+0x1c>)
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800d1e0:	687b      	ldr	r3, [r7, #4]
}
 800d1e2:	4618      	mov	r0, r3
 800d1e4:	370c      	adds	r7, #12
 800d1e6:	46bd      	mov	sp, r7
 800d1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ec:	4770      	bx	lr
 800d1ee:	bf00      	nop
 800d1f0:	20000f94 	.word	0x20000f94

0800d1f4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800d1f4:	b580      	push	{r7, lr}
 800d1f6:	b086      	sub	sp, #24
 800d1f8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800d1fa:	2300      	movs	r3, #0
 800d1fc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d1fe:	4b50      	ldr	r3, [pc, #320]	@ (800d340 <xTaskIncrementTick+0x14c>)
 800d200:	681b      	ldr	r3, [r3, #0]
 800d202:	2b00      	cmp	r3, #0
 800d204:	f040 808b 	bne.w	800d31e <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800d208:	4b4e      	ldr	r3, [pc, #312]	@ (800d344 <xTaskIncrementTick+0x150>)
 800d20a:	681b      	ldr	r3, [r3, #0]
 800d20c:	3301      	adds	r3, #1
 800d20e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800d210:	4a4c      	ldr	r2, [pc, #304]	@ (800d344 <xTaskIncrementTick+0x150>)
 800d212:	693b      	ldr	r3, [r7, #16]
 800d214:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800d216:	693b      	ldr	r3, [r7, #16]
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d123      	bne.n	800d264 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 800d21c:	4b4a      	ldr	r3, [pc, #296]	@ (800d348 <xTaskIncrementTick+0x154>)
 800d21e:	681b      	ldr	r3, [r3, #0]
 800d220:	681b      	ldr	r3, [r3, #0]
 800d222:	2b00      	cmp	r3, #0
 800d224:	d00d      	beq.n	800d242 <xTaskIncrementTick+0x4e>
	__asm volatile
 800d226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d22a:	b672      	cpsid	i
 800d22c:	f383 8811 	msr	BASEPRI, r3
 800d230:	f3bf 8f6f 	isb	sy
 800d234:	f3bf 8f4f 	dsb	sy
 800d238:	b662      	cpsie	i
 800d23a:	603b      	str	r3, [r7, #0]
}
 800d23c:	bf00      	nop
 800d23e:	bf00      	nop
 800d240:	e7fd      	b.n	800d23e <xTaskIncrementTick+0x4a>
 800d242:	4b41      	ldr	r3, [pc, #260]	@ (800d348 <xTaskIncrementTick+0x154>)
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	60fb      	str	r3, [r7, #12]
 800d248:	4b40      	ldr	r3, [pc, #256]	@ (800d34c <xTaskIncrementTick+0x158>)
 800d24a:	681b      	ldr	r3, [r3, #0]
 800d24c:	4a3e      	ldr	r2, [pc, #248]	@ (800d348 <xTaskIncrementTick+0x154>)
 800d24e:	6013      	str	r3, [r2, #0]
 800d250:	4a3e      	ldr	r2, [pc, #248]	@ (800d34c <xTaskIncrementTick+0x158>)
 800d252:	68fb      	ldr	r3, [r7, #12]
 800d254:	6013      	str	r3, [r2, #0]
 800d256:	4b3e      	ldr	r3, [pc, #248]	@ (800d350 <xTaskIncrementTick+0x15c>)
 800d258:	681b      	ldr	r3, [r3, #0]
 800d25a:	3301      	adds	r3, #1
 800d25c:	4a3c      	ldr	r2, [pc, #240]	@ (800d350 <xTaskIncrementTick+0x15c>)
 800d25e:	6013      	str	r3, [r2, #0]
 800d260:	f000 fac0 	bl	800d7e4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800d264:	4b3b      	ldr	r3, [pc, #236]	@ (800d354 <xTaskIncrementTick+0x160>)
 800d266:	681b      	ldr	r3, [r3, #0]
 800d268:	693a      	ldr	r2, [r7, #16]
 800d26a:	429a      	cmp	r2, r3
 800d26c:	d348      	bcc.n	800d300 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d26e:	4b36      	ldr	r3, [pc, #216]	@ (800d348 <xTaskIncrementTick+0x154>)
 800d270:	681b      	ldr	r3, [r3, #0]
 800d272:	681b      	ldr	r3, [r3, #0]
 800d274:	2b00      	cmp	r3, #0
 800d276:	d104      	bne.n	800d282 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d278:	4b36      	ldr	r3, [pc, #216]	@ (800d354 <xTaskIncrementTick+0x160>)
 800d27a:	f04f 32ff 	mov.w	r2, #4294967295
 800d27e:	601a      	str	r2, [r3, #0]
					break;
 800d280:	e03e      	b.n	800d300 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d282:	4b31      	ldr	r3, [pc, #196]	@ (800d348 <xTaskIncrementTick+0x154>)
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	68db      	ldr	r3, [r3, #12]
 800d288:	68db      	ldr	r3, [r3, #12]
 800d28a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800d28c:	68bb      	ldr	r3, [r7, #8]
 800d28e:	685b      	ldr	r3, [r3, #4]
 800d290:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800d292:	693a      	ldr	r2, [r7, #16]
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	429a      	cmp	r2, r3
 800d298:	d203      	bcs.n	800d2a2 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800d29a:	4a2e      	ldr	r2, [pc, #184]	@ (800d354 <xTaskIncrementTick+0x160>)
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800d2a0:	e02e      	b.n	800d300 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d2a2:	68bb      	ldr	r3, [r7, #8]
 800d2a4:	3304      	adds	r3, #4
 800d2a6:	4618      	mov	r0, r3
 800d2a8:	f7fe ff11 	bl	800c0ce <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d2ac:	68bb      	ldr	r3, [r7, #8]
 800d2ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	d004      	beq.n	800d2be <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d2b4:	68bb      	ldr	r3, [r7, #8]
 800d2b6:	3318      	adds	r3, #24
 800d2b8:	4618      	mov	r0, r3
 800d2ba:	f7fe ff08 	bl	800c0ce <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800d2be:	68bb      	ldr	r3, [r7, #8]
 800d2c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d2c2:	2201      	movs	r2, #1
 800d2c4:	409a      	lsls	r2, r3
 800d2c6:	4b24      	ldr	r3, [pc, #144]	@ (800d358 <xTaskIncrementTick+0x164>)
 800d2c8:	681b      	ldr	r3, [r3, #0]
 800d2ca:	4313      	orrs	r3, r2
 800d2cc:	4a22      	ldr	r2, [pc, #136]	@ (800d358 <xTaskIncrementTick+0x164>)
 800d2ce:	6013      	str	r3, [r2, #0]
 800d2d0:	68bb      	ldr	r3, [r7, #8]
 800d2d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d2d4:	4613      	mov	r3, r2
 800d2d6:	009b      	lsls	r3, r3, #2
 800d2d8:	4413      	add	r3, r2
 800d2da:	009b      	lsls	r3, r3, #2
 800d2dc:	4a1f      	ldr	r2, [pc, #124]	@ (800d35c <xTaskIncrementTick+0x168>)
 800d2de:	441a      	add	r2, r3
 800d2e0:	68bb      	ldr	r3, [r7, #8]
 800d2e2:	3304      	adds	r3, #4
 800d2e4:	4619      	mov	r1, r3
 800d2e6:	4610      	mov	r0, r2
 800d2e8:	f7fe fe94 	bl	800c014 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d2ec:	68bb      	ldr	r3, [r7, #8]
 800d2ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d2f0:	4b1b      	ldr	r3, [pc, #108]	@ (800d360 <xTaskIncrementTick+0x16c>)
 800d2f2:	681b      	ldr	r3, [r3, #0]
 800d2f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d2f6:	429a      	cmp	r2, r3
 800d2f8:	d3b9      	bcc.n	800d26e <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 800d2fa:	2301      	movs	r3, #1
 800d2fc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d2fe:	e7b6      	b.n	800d26e <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800d300:	4b17      	ldr	r3, [pc, #92]	@ (800d360 <xTaskIncrementTick+0x16c>)
 800d302:	681b      	ldr	r3, [r3, #0]
 800d304:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d306:	4915      	ldr	r1, [pc, #84]	@ (800d35c <xTaskIncrementTick+0x168>)
 800d308:	4613      	mov	r3, r2
 800d30a:	009b      	lsls	r3, r3, #2
 800d30c:	4413      	add	r3, r2
 800d30e:	009b      	lsls	r3, r3, #2
 800d310:	440b      	add	r3, r1
 800d312:	681b      	ldr	r3, [r3, #0]
 800d314:	2b01      	cmp	r3, #1
 800d316:	d907      	bls.n	800d328 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800d318:	2301      	movs	r3, #1
 800d31a:	617b      	str	r3, [r7, #20]
 800d31c:	e004      	b.n	800d328 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800d31e:	4b11      	ldr	r3, [pc, #68]	@ (800d364 <xTaskIncrementTick+0x170>)
 800d320:	681b      	ldr	r3, [r3, #0]
 800d322:	3301      	adds	r3, #1
 800d324:	4a0f      	ldr	r2, [pc, #60]	@ (800d364 <xTaskIncrementTick+0x170>)
 800d326:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800d328:	4b0f      	ldr	r3, [pc, #60]	@ (800d368 <xTaskIncrementTick+0x174>)
 800d32a:	681b      	ldr	r3, [r3, #0]
 800d32c:	2b00      	cmp	r3, #0
 800d32e:	d001      	beq.n	800d334 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 800d330:	2301      	movs	r3, #1
 800d332:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800d334:	697b      	ldr	r3, [r7, #20]
}
 800d336:	4618      	mov	r0, r3
 800d338:	3718      	adds	r7, #24
 800d33a:	46bd      	mov	sp, r7
 800d33c:	bd80      	pop	{r7, pc}
 800d33e:	bf00      	nop
 800d340:	20000fb8 	.word	0x20000fb8
 800d344:	20000f94 	.word	0x20000f94
 800d348:	20000f48 	.word	0x20000f48
 800d34c:	20000f4c 	.word	0x20000f4c
 800d350:	20000fa8 	.word	0x20000fa8
 800d354:	20000fb0 	.word	0x20000fb0
 800d358:	20000f98 	.word	0x20000f98
 800d35c:	20000e94 	.word	0x20000e94
 800d360:	20000e90 	.word	0x20000e90
 800d364:	20000fa0 	.word	0x20000fa0
 800d368:	20000fa4 	.word	0x20000fa4

0800d36c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800d36c:	b480      	push	{r7}
 800d36e:	b087      	sub	sp, #28
 800d370:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800d372:	4b2b      	ldr	r3, [pc, #172]	@ (800d420 <vTaskSwitchContext+0xb4>)
 800d374:	681b      	ldr	r3, [r3, #0]
 800d376:	2b00      	cmp	r3, #0
 800d378:	d003      	beq.n	800d382 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800d37a:	4b2a      	ldr	r3, [pc, #168]	@ (800d424 <vTaskSwitchContext+0xb8>)
 800d37c:	2201      	movs	r2, #1
 800d37e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800d380:	e047      	b.n	800d412 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800d382:	4b28      	ldr	r3, [pc, #160]	@ (800d424 <vTaskSwitchContext+0xb8>)
 800d384:	2200      	movs	r2, #0
 800d386:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d388:	4b27      	ldr	r3, [pc, #156]	@ (800d428 <vTaskSwitchContext+0xbc>)
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	fab3 f383 	clz	r3, r3
 800d394:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800d396:	7afb      	ldrb	r3, [r7, #11]
 800d398:	f1c3 031f 	rsb	r3, r3, #31
 800d39c:	617b      	str	r3, [r7, #20]
 800d39e:	4923      	ldr	r1, [pc, #140]	@ (800d42c <vTaskSwitchContext+0xc0>)
 800d3a0:	697a      	ldr	r2, [r7, #20]
 800d3a2:	4613      	mov	r3, r2
 800d3a4:	009b      	lsls	r3, r3, #2
 800d3a6:	4413      	add	r3, r2
 800d3a8:	009b      	lsls	r3, r3, #2
 800d3aa:	440b      	add	r3, r1
 800d3ac:	681b      	ldr	r3, [r3, #0]
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	d10d      	bne.n	800d3ce <vTaskSwitchContext+0x62>
	__asm volatile
 800d3b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d3b6:	b672      	cpsid	i
 800d3b8:	f383 8811 	msr	BASEPRI, r3
 800d3bc:	f3bf 8f6f 	isb	sy
 800d3c0:	f3bf 8f4f 	dsb	sy
 800d3c4:	b662      	cpsie	i
 800d3c6:	607b      	str	r3, [r7, #4]
}
 800d3c8:	bf00      	nop
 800d3ca:	bf00      	nop
 800d3cc:	e7fd      	b.n	800d3ca <vTaskSwitchContext+0x5e>
 800d3ce:	697a      	ldr	r2, [r7, #20]
 800d3d0:	4613      	mov	r3, r2
 800d3d2:	009b      	lsls	r3, r3, #2
 800d3d4:	4413      	add	r3, r2
 800d3d6:	009b      	lsls	r3, r3, #2
 800d3d8:	4a14      	ldr	r2, [pc, #80]	@ (800d42c <vTaskSwitchContext+0xc0>)
 800d3da:	4413      	add	r3, r2
 800d3dc:	613b      	str	r3, [r7, #16]
 800d3de:	693b      	ldr	r3, [r7, #16]
 800d3e0:	685b      	ldr	r3, [r3, #4]
 800d3e2:	685a      	ldr	r2, [r3, #4]
 800d3e4:	693b      	ldr	r3, [r7, #16]
 800d3e6:	605a      	str	r2, [r3, #4]
 800d3e8:	693b      	ldr	r3, [r7, #16]
 800d3ea:	685a      	ldr	r2, [r3, #4]
 800d3ec:	693b      	ldr	r3, [r7, #16]
 800d3ee:	3308      	adds	r3, #8
 800d3f0:	429a      	cmp	r2, r3
 800d3f2:	d104      	bne.n	800d3fe <vTaskSwitchContext+0x92>
 800d3f4:	693b      	ldr	r3, [r7, #16]
 800d3f6:	685b      	ldr	r3, [r3, #4]
 800d3f8:	685a      	ldr	r2, [r3, #4]
 800d3fa:	693b      	ldr	r3, [r7, #16]
 800d3fc:	605a      	str	r2, [r3, #4]
 800d3fe:	693b      	ldr	r3, [r7, #16]
 800d400:	685b      	ldr	r3, [r3, #4]
 800d402:	68db      	ldr	r3, [r3, #12]
 800d404:	4a0a      	ldr	r2, [pc, #40]	@ (800d430 <vTaskSwitchContext+0xc4>)
 800d406:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d408:	4b09      	ldr	r3, [pc, #36]	@ (800d430 <vTaskSwitchContext+0xc4>)
 800d40a:	681b      	ldr	r3, [r3, #0]
 800d40c:	334c      	adds	r3, #76	@ 0x4c
 800d40e:	4a09      	ldr	r2, [pc, #36]	@ (800d434 <vTaskSwitchContext+0xc8>)
 800d410:	6013      	str	r3, [r2, #0]
}
 800d412:	bf00      	nop
 800d414:	371c      	adds	r7, #28
 800d416:	46bd      	mov	sp, r7
 800d418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d41c:	4770      	bx	lr
 800d41e:	bf00      	nop
 800d420:	20000fb8 	.word	0x20000fb8
 800d424:	20000fa4 	.word	0x20000fa4
 800d428:	20000f98 	.word	0x20000f98
 800d42c:	20000e94 	.word	0x20000e94
 800d430:	20000e90 	.word	0x20000e90
 800d434:	20000064 	.word	0x20000064

0800d438 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800d438:	b580      	push	{r7, lr}
 800d43a:	b084      	sub	sp, #16
 800d43c:	af00      	add	r7, sp, #0
 800d43e:	6078      	str	r0, [r7, #4]
 800d440:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	2b00      	cmp	r3, #0
 800d446:	d10d      	bne.n	800d464 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 800d448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d44c:	b672      	cpsid	i
 800d44e:	f383 8811 	msr	BASEPRI, r3
 800d452:	f3bf 8f6f 	isb	sy
 800d456:	f3bf 8f4f 	dsb	sy
 800d45a:	b662      	cpsie	i
 800d45c:	60fb      	str	r3, [r7, #12]
}
 800d45e:	bf00      	nop
 800d460:	bf00      	nop
 800d462:	e7fd      	b.n	800d460 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d464:	4b07      	ldr	r3, [pc, #28]	@ (800d484 <vTaskPlaceOnEventList+0x4c>)
 800d466:	681b      	ldr	r3, [r3, #0]
 800d468:	3318      	adds	r3, #24
 800d46a:	4619      	mov	r1, r3
 800d46c:	6878      	ldr	r0, [r7, #4]
 800d46e:	f7fe fdf5 	bl	800c05c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800d472:	2101      	movs	r1, #1
 800d474:	6838      	ldr	r0, [r7, #0]
 800d476:	f000 fbb3 	bl	800dbe0 <prvAddCurrentTaskToDelayedList>
}
 800d47a:	bf00      	nop
 800d47c:	3710      	adds	r7, #16
 800d47e:	46bd      	mov	sp, r7
 800d480:	bd80      	pop	{r7, pc}
 800d482:	bf00      	nop
 800d484:	20000e90 	.word	0x20000e90

0800d488 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800d488:	b580      	push	{r7, lr}
 800d48a:	b086      	sub	sp, #24
 800d48c:	af00      	add	r7, sp, #0
 800d48e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	68db      	ldr	r3, [r3, #12]
 800d494:	68db      	ldr	r3, [r3, #12]
 800d496:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800d498:	693b      	ldr	r3, [r7, #16]
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	d10d      	bne.n	800d4ba <xTaskRemoveFromEventList+0x32>
	__asm volatile
 800d49e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4a2:	b672      	cpsid	i
 800d4a4:	f383 8811 	msr	BASEPRI, r3
 800d4a8:	f3bf 8f6f 	isb	sy
 800d4ac:	f3bf 8f4f 	dsb	sy
 800d4b0:	b662      	cpsie	i
 800d4b2:	60fb      	str	r3, [r7, #12]
}
 800d4b4:	bf00      	nop
 800d4b6:	bf00      	nop
 800d4b8:	e7fd      	b.n	800d4b6 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d4ba:	693b      	ldr	r3, [r7, #16]
 800d4bc:	3318      	adds	r3, #24
 800d4be:	4618      	mov	r0, r3
 800d4c0:	f7fe fe05 	bl	800c0ce <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d4c4:	4b1d      	ldr	r3, [pc, #116]	@ (800d53c <xTaskRemoveFromEventList+0xb4>)
 800d4c6:	681b      	ldr	r3, [r3, #0]
 800d4c8:	2b00      	cmp	r3, #0
 800d4ca:	d11c      	bne.n	800d506 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d4cc:	693b      	ldr	r3, [r7, #16]
 800d4ce:	3304      	adds	r3, #4
 800d4d0:	4618      	mov	r0, r3
 800d4d2:	f7fe fdfc 	bl	800c0ce <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d4d6:	693b      	ldr	r3, [r7, #16]
 800d4d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d4da:	2201      	movs	r2, #1
 800d4dc:	409a      	lsls	r2, r3
 800d4de:	4b18      	ldr	r3, [pc, #96]	@ (800d540 <xTaskRemoveFromEventList+0xb8>)
 800d4e0:	681b      	ldr	r3, [r3, #0]
 800d4e2:	4313      	orrs	r3, r2
 800d4e4:	4a16      	ldr	r2, [pc, #88]	@ (800d540 <xTaskRemoveFromEventList+0xb8>)
 800d4e6:	6013      	str	r3, [r2, #0]
 800d4e8:	693b      	ldr	r3, [r7, #16]
 800d4ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d4ec:	4613      	mov	r3, r2
 800d4ee:	009b      	lsls	r3, r3, #2
 800d4f0:	4413      	add	r3, r2
 800d4f2:	009b      	lsls	r3, r3, #2
 800d4f4:	4a13      	ldr	r2, [pc, #76]	@ (800d544 <xTaskRemoveFromEventList+0xbc>)
 800d4f6:	441a      	add	r2, r3
 800d4f8:	693b      	ldr	r3, [r7, #16]
 800d4fa:	3304      	adds	r3, #4
 800d4fc:	4619      	mov	r1, r3
 800d4fe:	4610      	mov	r0, r2
 800d500:	f7fe fd88 	bl	800c014 <vListInsertEnd>
 800d504:	e005      	b.n	800d512 <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d506:	693b      	ldr	r3, [r7, #16]
 800d508:	3318      	adds	r3, #24
 800d50a:	4619      	mov	r1, r3
 800d50c:	480e      	ldr	r0, [pc, #56]	@ (800d548 <xTaskRemoveFromEventList+0xc0>)
 800d50e:	f7fe fd81 	bl	800c014 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d512:	693b      	ldr	r3, [r7, #16]
 800d514:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d516:	4b0d      	ldr	r3, [pc, #52]	@ (800d54c <xTaskRemoveFromEventList+0xc4>)
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d51c:	429a      	cmp	r2, r3
 800d51e:	d905      	bls.n	800d52c <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800d520:	2301      	movs	r3, #1
 800d522:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800d524:	4b0a      	ldr	r3, [pc, #40]	@ (800d550 <xTaskRemoveFromEventList+0xc8>)
 800d526:	2201      	movs	r2, #1
 800d528:	601a      	str	r2, [r3, #0]
 800d52a:	e001      	b.n	800d530 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800d52c:	2300      	movs	r3, #0
 800d52e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d530:	697b      	ldr	r3, [r7, #20]
}
 800d532:	4618      	mov	r0, r3
 800d534:	3718      	adds	r7, #24
 800d536:	46bd      	mov	sp, r7
 800d538:	bd80      	pop	{r7, pc}
 800d53a:	bf00      	nop
 800d53c:	20000fb8 	.word	0x20000fb8
 800d540:	20000f98 	.word	0x20000f98
 800d544:	20000e94 	.word	0x20000e94
 800d548:	20000f50 	.word	0x20000f50
 800d54c:	20000e90 	.word	0x20000e90
 800d550:	20000fa4 	.word	0x20000fa4

0800d554 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d554:	b480      	push	{r7}
 800d556:	b083      	sub	sp, #12
 800d558:	af00      	add	r7, sp, #0
 800d55a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d55c:	4b06      	ldr	r3, [pc, #24]	@ (800d578 <vTaskInternalSetTimeOutState+0x24>)
 800d55e:	681a      	ldr	r2, [r3, #0]
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d564:	4b05      	ldr	r3, [pc, #20]	@ (800d57c <vTaskInternalSetTimeOutState+0x28>)
 800d566:	681a      	ldr	r2, [r3, #0]
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	605a      	str	r2, [r3, #4]
}
 800d56c:	bf00      	nop
 800d56e:	370c      	adds	r7, #12
 800d570:	46bd      	mov	sp, r7
 800d572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d576:	4770      	bx	lr
 800d578:	20000fa8 	.word	0x20000fa8
 800d57c:	20000f94 	.word	0x20000f94

0800d580 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d580:	b580      	push	{r7, lr}
 800d582:	b088      	sub	sp, #32
 800d584:	af00      	add	r7, sp, #0
 800d586:	6078      	str	r0, [r7, #4]
 800d588:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d10d      	bne.n	800d5ac <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 800d590:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d594:	b672      	cpsid	i
 800d596:	f383 8811 	msr	BASEPRI, r3
 800d59a:	f3bf 8f6f 	isb	sy
 800d59e:	f3bf 8f4f 	dsb	sy
 800d5a2:	b662      	cpsie	i
 800d5a4:	613b      	str	r3, [r7, #16]
}
 800d5a6:	bf00      	nop
 800d5a8:	bf00      	nop
 800d5aa:	e7fd      	b.n	800d5a8 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800d5ac:	683b      	ldr	r3, [r7, #0]
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	d10d      	bne.n	800d5ce <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 800d5b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d5b6:	b672      	cpsid	i
 800d5b8:	f383 8811 	msr	BASEPRI, r3
 800d5bc:	f3bf 8f6f 	isb	sy
 800d5c0:	f3bf 8f4f 	dsb	sy
 800d5c4:	b662      	cpsie	i
 800d5c6:	60fb      	str	r3, [r7, #12]
}
 800d5c8:	bf00      	nop
 800d5ca:	bf00      	nop
 800d5cc:	e7fd      	b.n	800d5ca <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 800d5ce:	f000 fc7d 	bl	800decc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d5d2:	4b1d      	ldr	r3, [pc, #116]	@ (800d648 <xTaskCheckForTimeOut+0xc8>)
 800d5d4:	681b      	ldr	r3, [r3, #0]
 800d5d6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	685b      	ldr	r3, [r3, #4]
 800d5dc:	69ba      	ldr	r2, [r7, #24]
 800d5de:	1ad3      	subs	r3, r2, r3
 800d5e0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d5e2:	683b      	ldr	r3, [r7, #0]
 800d5e4:	681b      	ldr	r3, [r3, #0]
 800d5e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d5ea:	d102      	bne.n	800d5f2 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d5ec:	2300      	movs	r3, #0
 800d5ee:	61fb      	str	r3, [r7, #28]
 800d5f0:	e023      	b.n	800d63a <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	681a      	ldr	r2, [r3, #0]
 800d5f6:	4b15      	ldr	r3, [pc, #84]	@ (800d64c <xTaskCheckForTimeOut+0xcc>)
 800d5f8:	681b      	ldr	r3, [r3, #0]
 800d5fa:	429a      	cmp	r2, r3
 800d5fc:	d007      	beq.n	800d60e <xTaskCheckForTimeOut+0x8e>
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	685b      	ldr	r3, [r3, #4]
 800d602:	69ba      	ldr	r2, [r7, #24]
 800d604:	429a      	cmp	r2, r3
 800d606:	d302      	bcc.n	800d60e <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d608:	2301      	movs	r3, #1
 800d60a:	61fb      	str	r3, [r7, #28]
 800d60c:	e015      	b.n	800d63a <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d60e:	683b      	ldr	r3, [r7, #0]
 800d610:	681b      	ldr	r3, [r3, #0]
 800d612:	697a      	ldr	r2, [r7, #20]
 800d614:	429a      	cmp	r2, r3
 800d616:	d20b      	bcs.n	800d630 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d618:	683b      	ldr	r3, [r7, #0]
 800d61a:	681a      	ldr	r2, [r3, #0]
 800d61c:	697b      	ldr	r3, [r7, #20]
 800d61e:	1ad2      	subs	r2, r2, r3
 800d620:	683b      	ldr	r3, [r7, #0]
 800d622:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d624:	6878      	ldr	r0, [r7, #4]
 800d626:	f7ff ff95 	bl	800d554 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d62a:	2300      	movs	r3, #0
 800d62c:	61fb      	str	r3, [r7, #28]
 800d62e:	e004      	b.n	800d63a <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 800d630:	683b      	ldr	r3, [r7, #0]
 800d632:	2200      	movs	r2, #0
 800d634:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d636:	2301      	movs	r3, #1
 800d638:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800d63a:	f000 fc7d 	bl	800df38 <vPortExitCritical>

	return xReturn;
 800d63e:	69fb      	ldr	r3, [r7, #28]
}
 800d640:	4618      	mov	r0, r3
 800d642:	3720      	adds	r7, #32
 800d644:	46bd      	mov	sp, r7
 800d646:	bd80      	pop	{r7, pc}
 800d648:	20000f94 	.word	0x20000f94
 800d64c:	20000fa8 	.word	0x20000fa8

0800d650 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d650:	b480      	push	{r7}
 800d652:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d654:	4b03      	ldr	r3, [pc, #12]	@ (800d664 <vTaskMissedYield+0x14>)
 800d656:	2201      	movs	r2, #1
 800d658:	601a      	str	r2, [r3, #0]
}
 800d65a:	bf00      	nop
 800d65c:	46bd      	mov	sp, r7
 800d65e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d662:	4770      	bx	lr
 800d664:	20000fa4 	.word	0x20000fa4

0800d668 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d668:	b580      	push	{r7, lr}
 800d66a:	b082      	sub	sp, #8
 800d66c:	af00      	add	r7, sp, #0
 800d66e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d670:	f000 f852 	bl	800d718 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d674:	4b06      	ldr	r3, [pc, #24]	@ (800d690 <prvIdleTask+0x28>)
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	2b01      	cmp	r3, #1
 800d67a:	d9f9      	bls.n	800d670 <prvIdleTask+0x8>
			{
				taskYIELD();
 800d67c:	4b05      	ldr	r3, [pc, #20]	@ (800d694 <prvIdleTask+0x2c>)
 800d67e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d682:	601a      	str	r2, [r3, #0]
 800d684:	f3bf 8f4f 	dsb	sy
 800d688:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800d68c:	e7f0      	b.n	800d670 <prvIdleTask+0x8>
 800d68e:	bf00      	nop
 800d690:	20000e94 	.word	0x20000e94
 800d694:	e000ed04 	.word	0xe000ed04

0800d698 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d698:	b580      	push	{r7, lr}
 800d69a:	b082      	sub	sp, #8
 800d69c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d69e:	2300      	movs	r3, #0
 800d6a0:	607b      	str	r3, [r7, #4]
 800d6a2:	e00c      	b.n	800d6be <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d6a4:	687a      	ldr	r2, [r7, #4]
 800d6a6:	4613      	mov	r3, r2
 800d6a8:	009b      	lsls	r3, r3, #2
 800d6aa:	4413      	add	r3, r2
 800d6ac:	009b      	lsls	r3, r3, #2
 800d6ae:	4a12      	ldr	r2, [pc, #72]	@ (800d6f8 <prvInitialiseTaskLists+0x60>)
 800d6b0:	4413      	add	r3, r2
 800d6b2:	4618      	mov	r0, r3
 800d6b4:	f7fe fc81 	bl	800bfba <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	3301      	adds	r3, #1
 800d6bc:	607b      	str	r3, [r7, #4]
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	2b06      	cmp	r3, #6
 800d6c2:	d9ef      	bls.n	800d6a4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d6c4:	480d      	ldr	r0, [pc, #52]	@ (800d6fc <prvInitialiseTaskLists+0x64>)
 800d6c6:	f7fe fc78 	bl	800bfba <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d6ca:	480d      	ldr	r0, [pc, #52]	@ (800d700 <prvInitialiseTaskLists+0x68>)
 800d6cc:	f7fe fc75 	bl	800bfba <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d6d0:	480c      	ldr	r0, [pc, #48]	@ (800d704 <prvInitialiseTaskLists+0x6c>)
 800d6d2:	f7fe fc72 	bl	800bfba <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d6d6:	480c      	ldr	r0, [pc, #48]	@ (800d708 <prvInitialiseTaskLists+0x70>)
 800d6d8:	f7fe fc6f 	bl	800bfba <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d6dc:	480b      	ldr	r0, [pc, #44]	@ (800d70c <prvInitialiseTaskLists+0x74>)
 800d6de:	f7fe fc6c 	bl	800bfba <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d6e2:	4b0b      	ldr	r3, [pc, #44]	@ (800d710 <prvInitialiseTaskLists+0x78>)
 800d6e4:	4a05      	ldr	r2, [pc, #20]	@ (800d6fc <prvInitialiseTaskLists+0x64>)
 800d6e6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d6e8:	4b0a      	ldr	r3, [pc, #40]	@ (800d714 <prvInitialiseTaskLists+0x7c>)
 800d6ea:	4a05      	ldr	r2, [pc, #20]	@ (800d700 <prvInitialiseTaskLists+0x68>)
 800d6ec:	601a      	str	r2, [r3, #0]
}
 800d6ee:	bf00      	nop
 800d6f0:	3708      	adds	r7, #8
 800d6f2:	46bd      	mov	sp, r7
 800d6f4:	bd80      	pop	{r7, pc}
 800d6f6:	bf00      	nop
 800d6f8:	20000e94 	.word	0x20000e94
 800d6fc:	20000f20 	.word	0x20000f20
 800d700:	20000f34 	.word	0x20000f34
 800d704:	20000f50 	.word	0x20000f50
 800d708:	20000f64 	.word	0x20000f64
 800d70c:	20000f7c 	.word	0x20000f7c
 800d710:	20000f48 	.word	0x20000f48
 800d714:	20000f4c 	.word	0x20000f4c

0800d718 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d718:	b580      	push	{r7, lr}
 800d71a:	b082      	sub	sp, #8
 800d71c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d71e:	e019      	b.n	800d754 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d720:	f000 fbd4 	bl	800decc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d724:	4b10      	ldr	r3, [pc, #64]	@ (800d768 <prvCheckTasksWaitingTermination+0x50>)
 800d726:	68db      	ldr	r3, [r3, #12]
 800d728:	68db      	ldr	r3, [r3, #12]
 800d72a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d72c:	687b      	ldr	r3, [r7, #4]
 800d72e:	3304      	adds	r3, #4
 800d730:	4618      	mov	r0, r3
 800d732:	f7fe fccc 	bl	800c0ce <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d736:	4b0d      	ldr	r3, [pc, #52]	@ (800d76c <prvCheckTasksWaitingTermination+0x54>)
 800d738:	681b      	ldr	r3, [r3, #0]
 800d73a:	3b01      	subs	r3, #1
 800d73c:	4a0b      	ldr	r2, [pc, #44]	@ (800d76c <prvCheckTasksWaitingTermination+0x54>)
 800d73e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d740:	4b0b      	ldr	r3, [pc, #44]	@ (800d770 <prvCheckTasksWaitingTermination+0x58>)
 800d742:	681b      	ldr	r3, [r3, #0]
 800d744:	3b01      	subs	r3, #1
 800d746:	4a0a      	ldr	r2, [pc, #40]	@ (800d770 <prvCheckTasksWaitingTermination+0x58>)
 800d748:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d74a:	f000 fbf5 	bl	800df38 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d74e:	6878      	ldr	r0, [r7, #4]
 800d750:	f000 f810 	bl	800d774 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d754:	4b06      	ldr	r3, [pc, #24]	@ (800d770 <prvCheckTasksWaitingTermination+0x58>)
 800d756:	681b      	ldr	r3, [r3, #0]
 800d758:	2b00      	cmp	r3, #0
 800d75a:	d1e1      	bne.n	800d720 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d75c:	bf00      	nop
 800d75e:	bf00      	nop
 800d760:	3708      	adds	r7, #8
 800d762:	46bd      	mov	sp, r7
 800d764:	bd80      	pop	{r7, pc}
 800d766:	bf00      	nop
 800d768:	20000f64 	.word	0x20000f64
 800d76c:	20000f90 	.word	0x20000f90
 800d770:	20000f78 	.word	0x20000f78

0800d774 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d774:	b580      	push	{r7, lr}
 800d776:	b084      	sub	sp, #16
 800d778:	af00      	add	r7, sp, #0
 800d77a:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	334c      	adds	r3, #76	@ 0x4c
 800d780:	4618      	mov	r0, r3
 800d782:	f000 fff1 	bl	800e768 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	d108      	bne.n	800d7a2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d794:	4618      	mov	r0, r3
 800d796:	f000 fd4f 	bl	800e238 <vPortFree>
				vPortFree( pxTCB );
 800d79a:	6878      	ldr	r0, [r7, #4]
 800d79c:	f000 fd4c 	bl	800e238 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d7a0:	e01b      	b.n	800d7da <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800d7a8:	2b01      	cmp	r3, #1
 800d7aa:	d103      	bne.n	800d7b4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800d7ac:	6878      	ldr	r0, [r7, #4]
 800d7ae:	f000 fd43 	bl	800e238 <vPortFree>
	}
 800d7b2:	e012      	b.n	800d7da <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800d7ba:	2b02      	cmp	r3, #2
 800d7bc:	d00d      	beq.n	800d7da <prvDeleteTCB+0x66>
	__asm volatile
 800d7be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d7c2:	b672      	cpsid	i
 800d7c4:	f383 8811 	msr	BASEPRI, r3
 800d7c8:	f3bf 8f6f 	isb	sy
 800d7cc:	f3bf 8f4f 	dsb	sy
 800d7d0:	b662      	cpsie	i
 800d7d2:	60fb      	str	r3, [r7, #12]
}
 800d7d4:	bf00      	nop
 800d7d6:	bf00      	nop
 800d7d8:	e7fd      	b.n	800d7d6 <prvDeleteTCB+0x62>
	}
 800d7da:	bf00      	nop
 800d7dc:	3710      	adds	r7, #16
 800d7de:	46bd      	mov	sp, r7
 800d7e0:	bd80      	pop	{r7, pc}
	...

0800d7e4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d7e4:	b480      	push	{r7}
 800d7e6:	b083      	sub	sp, #12
 800d7e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d7ea:	4b0c      	ldr	r3, [pc, #48]	@ (800d81c <prvResetNextTaskUnblockTime+0x38>)
 800d7ec:	681b      	ldr	r3, [r3, #0]
 800d7ee:	681b      	ldr	r3, [r3, #0]
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	d104      	bne.n	800d7fe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d7f4:	4b0a      	ldr	r3, [pc, #40]	@ (800d820 <prvResetNextTaskUnblockTime+0x3c>)
 800d7f6:	f04f 32ff 	mov.w	r2, #4294967295
 800d7fa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d7fc:	e008      	b.n	800d810 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d7fe:	4b07      	ldr	r3, [pc, #28]	@ (800d81c <prvResetNextTaskUnblockTime+0x38>)
 800d800:	681b      	ldr	r3, [r3, #0]
 800d802:	68db      	ldr	r3, [r3, #12]
 800d804:	68db      	ldr	r3, [r3, #12]
 800d806:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	685b      	ldr	r3, [r3, #4]
 800d80c:	4a04      	ldr	r2, [pc, #16]	@ (800d820 <prvResetNextTaskUnblockTime+0x3c>)
 800d80e:	6013      	str	r3, [r2, #0]
}
 800d810:	bf00      	nop
 800d812:	370c      	adds	r7, #12
 800d814:	46bd      	mov	sp, r7
 800d816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d81a:	4770      	bx	lr
 800d81c:	20000f48 	.word	0x20000f48
 800d820:	20000fb0 	.word	0x20000fb0

0800d824 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d824:	b480      	push	{r7}
 800d826:	b083      	sub	sp, #12
 800d828:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d82a:	4b0b      	ldr	r3, [pc, #44]	@ (800d858 <xTaskGetSchedulerState+0x34>)
 800d82c:	681b      	ldr	r3, [r3, #0]
 800d82e:	2b00      	cmp	r3, #0
 800d830:	d102      	bne.n	800d838 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d832:	2301      	movs	r3, #1
 800d834:	607b      	str	r3, [r7, #4]
 800d836:	e008      	b.n	800d84a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d838:	4b08      	ldr	r3, [pc, #32]	@ (800d85c <xTaskGetSchedulerState+0x38>)
 800d83a:	681b      	ldr	r3, [r3, #0]
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d102      	bne.n	800d846 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d840:	2302      	movs	r3, #2
 800d842:	607b      	str	r3, [r7, #4]
 800d844:	e001      	b.n	800d84a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d846:	2300      	movs	r3, #0
 800d848:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d84a:	687b      	ldr	r3, [r7, #4]
	}
 800d84c:	4618      	mov	r0, r3
 800d84e:	370c      	adds	r7, #12
 800d850:	46bd      	mov	sp, r7
 800d852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d856:	4770      	bx	lr
 800d858:	20000f9c 	.word	0x20000f9c
 800d85c:	20000fb8 	.word	0x20000fb8

0800d860 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800d860:	b580      	push	{r7, lr}
 800d862:	b084      	sub	sp, #16
 800d864:	af00      	add	r7, sp, #0
 800d866:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800d86c:	2300      	movs	r3, #0
 800d86e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	2b00      	cmp	r3, #0
 800d874:	d069      	beq.n	800d94a <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800d876:	68bb      	ldr	r3, [r7, #8]
 800d878:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d87a:	4b36      	ldr	r3, [pc, #216]	@ (800d954 <xTaskPriorityInherit+0xf4>)
 800d87c:	681b      	ldr	r3, [r3, #0]
 800d87e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d880:	429a      	cmp	r2, r3
 800d882:	d259      	bcs.n	800d938 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d884:	68bb      	ldr	r3, [r7, #8]
 800d886:	699b      	ldr	r3, [r3, #24]
 800d888:	2b00      	cmp	r3, #0
 800d88a:	db06      	blt.n	800d89a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d88c:	4b31      	ldr	r3, [pc, #196]	@ (800d954 <xTaskPriorityInherit+0xf4>)
 800d88e:	681b      	ldr	r3, [r3, #0]
 800d890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d892:	f1c3 0207 	rsb	r2, r3, #7
 800d896:	68bb      	ldr	r3, [r7, #8]
 800d898:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800d89a:	68bb      	ldr	r3, [r7, #8]
 800d89c:	6959      	ldr	r1, [r3, #20]
 800d89e:	68bb      	ldr	r3, [r7, #8]
 800d8a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d8a2:	4613      	mov	r3, r2
 800d8a4:	009b      	lsls	r3, r3, #2
 800d8a6:	4413      	add	r3, r2
 800d8a8:	009b      	lsls	r3, r3, #2
 800d8aa:	4a2b      	ldr	r2, [pc, #172]	@ (800d958 <xTaskPriorityInherit+0xf8>)
 800d8ac:	4413      	add	r3, r2
 800d8ae:	4299      	cmp	r1, r3
 800d8b0:	d13a      	bne.n	800d928 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d8b2:	68bb      	ldr	r3, [r7, #8]
 800d8b4:	3304      	adds	r3, #4
 800d8b6:	4618      	mov	r0, r3
 800d8b8:	f7fe fc09 	bl	800c0ce <uxListRemove>
 800d8bc:	4603      	mov	r3, r0
 800d8be:	2b00      	cmp	r3, #0
 800d8c0:	d115      	bne.n	800d8ee <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800d8c2:	68bb      	ldr	r3, [r7, #8]
 800d8c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d8c6:	4924      	ldr	r1, [pc, #144]	@ (800d958 <xTaskPriorityInherit+0xf8>)
 800d8c8:	4613      	mov	r3, r2
 800d8ca:	009b      	lsls	r3, r3, #2
 800d8cc:	4413      	add	r3, r2
 800d8ce:	009b      	lsls	r3, r3, #2
 800d8d0:	440b      	add	r3, r1
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d10a      	bne.n	800d8ee <xTaskPriorityInherit+0x8e>
 800d8d8:	68bb      	ldr	r3, [r7, #8]
 800d8da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d8dc:	2201      	movs	r2, #1
 800d8de:	fa02 f303 	lsl.w	r3, r2, r3
 800d8e2:	43da      	mvns	r2, r3
 800d8e4:	4b1d      	ldr	r3, [pc, #116]	@ (800d95c <xTaskPriorityInherit+0xfc>)
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	4013      	ands	r3, r2
 800d8ea:	4a1c      	ldr	r2, [pc, #112]	@ (800d95c <xTaskPriorityInherit+0xfc>)
 800d8ec:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d8ee:	4b19      	ldr	r3, [pc, #100]	@ (800d954 <xTaskPriorityInherit+0xf4>)
 800d8f0:	681b      	ldr	r3, [r3, #0]
 800d8f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d8f4:	68bb      	ldr	r3, [r7, #8]
 800d8f6:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800d8f8:	68bb      	ldr	r3, [r7, #8]
 800d8fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d8fc:	2201      	movs	r2, #1
 800d8fe:	409a      	lsls	r2, r3
 800d900:	4b16      	ldr	r3, [pc, #88]	@ (800d95c <xTaskPriorityInherit+0xfc>)
 800d902:	681b      	ldr	r3, [r3, #0]
 800d904:	4313      	orrs	r3, r2
 800d906:	4a15      	ldr	r2, [pc, #84]	@ (800d95c <xTaskPriorityInherit+0xfc>)
 800d908:	6013      	str	r3, [r2, #0]
 800d90a:	68bb      	ldr	r3, [r7, #8]
 800d90c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d90e:	4613      	mov	r3, r2
 800d910:	009b      	lsls	r3, r3, #2
 800d912:	4413      	add	r3, r2
 800d914:	009b      	lsls	r3, r3, #2
 800d916:	4a10      	ldr	r2, [pc, #64]	@ (800d958 <xTaskPriorityInherit+0xf8>)
 800d918:	441a      	add	r2, r3
 800d91a:	68bb      	ldr	r3, [r7, #8]
 800d91c:	3304      	adds	r3, #4
 800d91e:	4619      	mov	r1, r3
 800d920:	4610      	mov	r0, r2
 800d922:	f7fe fb77 	bl	800c014 <vListInsertEnd>
 800d926:	e004      	b.n	800d932 <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d928:	4b0a      	ldr	r3, [pc, #40]	@ (800d954 <xTaskPriorityInherit+0xf4>)
 800d92a:	681b      	ldr	r3, [r3, #0]
 800d92c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d92e:	68bb      	ldr	r3, [r7, #8]
 800d930:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800d932:	2301      	movs	r3, #1
 800d934:	60fb      	str	r3, [r7, #12]
 800d936:	e008      	b.n	800d94a <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800d938:	68bb      	ldr	r3, [r7, #8]
 800d93a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d93c:	4b05      	ldr	r3, [pc, #20]	@ (800d954 <xTaskPriorityInherit+0xf4>)
 800d93e:	681b      	ldr	r3, [r3, #0]
 800d940:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d942:	429a      	cmp	r2, r3
 800d944:	d201      	bcs.n	800d94a <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800d946:	2301      	movs	r3, #1
 800d948:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d94a:	68fb      	ldr	r3, [r7, #12]
	}
 800d94c:	4618      	mov	r0, r3
 800d94e:	3710      	adds	r7, #16
 800d950:	46bd      	mov	sp, r7
 800d952:	bd80      	pop	{r7, pc}
 800d954:	20000e90 	.word	0x20000e90
 800d958:	20000e94 	.word	0x20000e94
 800d95c:	20000f98 	.word	0x20000f98

0800d960 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d960:	b580      	push	{r7, lr}
 800d962:	b086      	sub	sp, #24
 800d964:	af00      	add	r7, sp, #0
 800d966:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d96c:	2300      	movs	r3, #0
 800d96e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	2b00      	cmp	r3, #0
 800d974:	d074      	beq.n	800da60 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d976:	4b3d      	ldr	r3, [pc, #244]	@ (800da6c <xTaskPriorityDisinherit+0x10c>)
 800d978:	681b      	ldr	r3, [r3, #0]
 800d97a:	693a      	ldr	r2, [r7, #16]
 800d97c:	429a      	cmp	r2, r3
 800d97e:	d00d      	beq.n	800d99c <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 800d980:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d984:	b672      	cpsid	i
 800d986:	f383 8811 	msr	BASEPRI, r3
 800d98a:	f3bf 8f6f 	isb	sy
 800d98e:	f3bf 8f4f 	dsb	sy
 800d992:	b662      	cpsie	i
 800d994:	60fb      	str	r3, [r7, #12]
}
 800d996:	bf00      	nop
 800d998:	bf00      	nop
 800d99a:	e7fd      	b.n	800d998 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800d99c:	693b      	ldr	r3, [r7, #16]
 800d99e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d9a0:	2b00      	cmp	r3, #0
 800d9a2:	d10d      	bne.n	800d9c0 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 800d9a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d9a8:	b672      	cpsid	i
 800d9aa:	f383 8811 	msr	BASEPRI, r3
 800d9ae:	f3bf 8f6f 	isb	sy
 800d9b2:	f3bf 8f4f 	dsb	sy
 800d9b6:	b662      	cpsie	i
 800d9b8:	60bb      	str	r3, [r7, #8]
}
 800d9ba:	bf00      	nop
 800d9bc:	bf00      	nop
 800d9be:	e7fd      	b.n	800d9bc <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 800d9c0:	693b      	ldr	r3, [r7, #16]
 800d9c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d9c4:	1e5a      	subs	r2, r3, #1
 800d9c6:	693b      	ldr	r3, [r7, #16]
 800d9c8:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d9ca:	693b      	ldr	r3, [r7, #16]
 800d9cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d9ce:	693b      	ldr	r3, [r7, #16]
 800d9d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d9d2:	429a      	cmp	r2, r3
 800d9d4:	d044      	beq.n	800da60 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d9d6:	693b      	ldr	r3, [r7, #16]
 800d9d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d9da:	2b00      	cmp	r3, #0
 800d9dc:	d140      	bne.n	800da60 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d9de:	693b      	ldr	r3, [r7, #16]
 800d9e0:	3304      	adds	r3, #4
 800d9e2:	4618      	mov	r0, r3
 800d9e4:	f7fe fb73 	bl	800c0ce <uxListRemove>
 800d9e8:	4603      	mov	r3, r0
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	d115      	bne.n	800da1a <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d9ee:	693b      	ldr	r3, [r7, #16]
 800d9f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d9f2:	491f      	ldr	r1, [pc, #124]	@ (800da70 <xTaskPriorityDisinherit+0x110>)
 800d9f4:	4613      	mov	r3, r2
 800d9f6:	009b      	lsls	r3, r3, #2
 800d9f8:	4413      	add	r3, r2
 800d9fa:	009b      	lsls	r3, r3, #2
 800d9fc:	440b      	add	r3, r1
 800d9fe:	681b      	ldr	r3, [r3, #0]
 800da00:	2b00      	cmp	r3, #0
 800da02:	d10a      	bne.n	800da1a <xTaskPriorityDisinherit+0xba>
 800da04:	693b      	ldr	r3, [r7, #16]
 800da06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da08:	2201      	movs	r2, #1
 800da0a:	fa02 f303 	lsl.w	r3, r2, r3
 800da0e:	43da      	mvns	r2, r3
 800da10:	4b18      	ldr	r3, [pc, #96]	@ (800da74 <xTaskPriorityDisinherit+0x114>)
 800da12:	681b      	ldr	r3, [r3, #0]
 800da14:	4013      	ands	r3, r2
 800da16:	4a17      	ldr	r2, [pc, #92]	@ (800da74 <xTaskPriorityDisinherit+0x114>)
 800da18:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800da1a:	693b      	ldr	r3, [r7, #16]
 800da1c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800da1e:	693b      	ldr	r3, [r7, #16]
 800da20:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800da22:	693b      	ldr	r3, [r7, #16]
 800da24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da26:	f1c3 0207 	rsb	r2, r3, #7
 800da2a:	693b      	ldr	r3, [r7, #16]
 800da2c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800da2e:	693b      	ldr	r3, [r7, #16]
 800da30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800da32:	2201      	movs	r2, #1
 800da34:	409a      	lsls	r2, r3
 800da36:	4b0f      	ldr	r3, [pc, #60]	@ (800da74 <xTaskPriorityDisinherit+0x114>)
 800da38:	681b      	ldr	r3, [r3, #0]
 800da3a:	4313      	orrs	r3, r2
 800da3c:	4a0d      	ldr	r2, [pc, #52]	@ (800da74 <xTaskPriorityDisinherit+0x114>)
 800da3e:	6013      	str	r3, [r2, #0]
 800da40:	693b      	ldr	r3, [r7, #16]
 800da42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800da44:	4613      	mov	r3, r2
 800da46:	009b      	lsls	r3, r3, #2
 800da48:	4413      	add	r3, r2
 800da4a:	009b      	lsls	r3, r3, #2
 800da4c:	4a08      	ldr	r2, [pc, #32]	@ (800da70 <xTaskPriorityDisinherit+0x110>)
 800da4e:	441a      	add	r2, r3
 800da50:	693b      	ldr	r3, [r7, #16]
 800da52:	3304      	adds	r3, #4
 800da54:	4619      	mov	r1, r3
 800da56:	4610      	mov	r0, r2
 800da58:	f7fe fadc 	bl	800c014 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800da5c:	2301      	movs	r3, #1
 800da5e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800da60:	697b      	ldr	r3, [r7, #20]
	}
 800da62:	4618      	mov	r0, r3
 800da64:	3718      	adds	r7, #24
 800da66:	46bd      	mov	sp, r7
 800da68:	bd80      	pop	{r7, pc}
 800da6a:	bf00      	nop
 800da6c:	20000e90 	.word	0x20000e90
 800da70:	20000e94 	.word	0x20000e94
 800da74:	20000f98 	.word	0x20000f98

0800da78 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800da78:	b580      	push	{r7, lr}
 800da7a:	b088      	sub	sp, #32
 800da7c:	af00      	add	r7, sp, #0
 800da7e:	6078      	str	r0, [r7, #4]
 800da80:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800da86:	2301      	movs	r3, #1
 800da88:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	f000 8089 	beq.w	800dba4 <vTaskPriorityDisinheritAfterTimeout+0x12c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800da92:	69bb      	ldr	r3, [r7, #24]
 800da94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800da96:	2b00      	cmp	r3, #0
 800da98:	d10d      	bne.n	800dab6 <vTaskPriorityDisinheritAfterTimeout+0x3e>
	__asm volatile
 800da9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da9e:	b672      	cpsid	i
 800daa0:	f383 8811 	msr	BASEPRI, r3
 800daa4:	f3bf 8f6f 	isb	sy
 800daa8:	f3bf 8f4f 	dsb	sy
 800daac:	b662      	cpsie	i
 800daae:	60fb      	str	r3, [r7, #12]
}
 800dab0:	bf00      	nop
 800dab2:	bf00      	nop
 800dab4:	e7fd      	b.n	800dab2 <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800dab6:	69bb      	ldr	r3, [r7, #24]
 800dab8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800daba:	683a      	ldr	r2, [r7, #0]
 800dabc:	429a      	cmp	r2, r3
 800dabe:	d902      	bls.n	800dac6 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800dac0:	683b      	ldr	r3, [r7, #0]
 800dac2:	61fb      	str	r3, [r7, #28]
 800dac4:	e002      	b.n	800dacc <vTaskPriorityDisinheritAfterTimeout+0x54>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800dac6:	69bb      	ldr	r3, [r7, #24]
 800dac8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800daca:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800dacc:	69bb      	ldr	r3, [r7, #24]
 800dace:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dad0:	69fa      	ldr	r2, [r7, #28]
 800dad2:	429a      	cmp	r2, r3
 800dad4:	d066      	beq.n	800dba4 <vTaskPriorityDisinheritAfterTimeout+0x12c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800dad6:	69bb      	ldr	r3, [r7, #24]
 800dad8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800dada:	697a      	ldr	r2, [r7, #20]
 800dadc:	429a      	cmp	r2, r3
 800dade:	d161      	bne.n	800dba4 <vTaskPriorityDisinheritAfterTimeout+0x12c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800dae0:	4b32      	ldr	r3, [pc, #200]	@ (800dbac <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800dae2:	681b      	ldr	r3, [r3, #0]
 800dae4:	69ba      	ldr	r2, [r7, #24]
 800dae6:	429a      	cmp	r2, r3
 800dae8:	d10d      	bne.n	800db06 <vTaskPriorityDisinheritAfterTimeout+0x8e>
	__asm volatile
 800daea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800daee:	b672      	cpsid	i
 800daf0:	f383 8811 	msr	BASEPRI, r3
 800daf4:	f3bf 8f6f 	isb	sy
 800daf8:	f3bf 8f4f 	dsb	sy
 800dafc:	b662      	cpsie	i
 800dafe:	60bb      	str	r3, [r7, #8]
}
 800db00:	bf00      	nop
 800db02:	bf00      	nop
 800db04:	e7fd      	b.n	800db02 <vTaskPriorityDisinheritAfterTimeout+0x8a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800db06:	69bb      	ldr	r3, [r7, #24]
 800db08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db0a:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800db0c:	69bb      	ldr	r3, [r7, #24]
 800db0e:	69fa      	ldr	r2, [r7, #28]
 800db10:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800db12:	69bb      	ldr	r3, [r7, #24]
 800db14:	699b      	ldr	r3, [r3, #24]
 800db16:	2b00      	cmp	r3, #0
 800db18:	db04      	blt.n	800db24 <vTaskPriorityDisinheritAfterTimeout+0xac>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800db1a:	69fb      	ldr	r3, [r7, #28]
 800db1c:	f1c3 0207 	rsb	r2, r3, #7
 800db20:	69bb      	ldr	r3, [r7, #24]
 800db22:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800db24:	69bb      	ldr	r3, [r7, #24]
 800db26:	6959      	ldr	r1, [r3, #20]
 800db28:	693a      	ldr	r2, [r7, #16]
 800db2a:	4613      	mov	r3, r2
 800db2c:	009b      	lsls	r3, r3, #2
 800db2e:	4413      	add	r3, r2
 800db30:	009b      	lsls	r3, r3, #2
 800db32:	4a1f      	ldr	r2, [pc, #124]	@ (800dbb0 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800db34:	4413      	add	r3, r2
 800db36:	4299      	cmp	r1, r3
 800db38:	d134      	bne.n	800dba4 <vTaskPriorityDisinheritAfterTimeout+0x12c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800db3a:	69bb      	ldr	r3, [r7, #24]
 800db3c:	3304      	adds	r3, #4
 800db3e:	4618      	mov	r0, r3
 800db40:	f7fe fac5 	bl	800c0ce <uxListRemove>
 800db44:	4603      	mov	r3, r0
 800db46:	2b00      	cmp	r3, #0
 800db48:	d115      	bne.n	800db76 <vTaskPriorityDisinheritAfterTimeout+0xfe>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800db4a:	69bb      	ldr	r3, [r7, #24]
 800db4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800db4e:	4918      	ldr	r1, [pc, #96]	@ (800dbb0 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800db50:	4613      	mov	r3, r2
 800db52:	009b      	lsls	r3, r3, #2
 800db54:	4413      	add	r3, r2
 800db56:	009b      	lsls	r3, r3, #2
 800db58:	440b      	add	r3, r1
 800db5a:	681b      	ldr	r3, [r3, #0]
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	d10a      	bne.n	800db76 <vTaskPriorityDisinheritAfterTimeout+0xfe>
 800db60:	69bb      	ldr	r3, [r7, #24]
 800db62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db64:	2201      	movs	r2, #1
 800db66:	fa02 f303 	lsl.w	r3, r2, r3
 800db6a:	43da      	mvns	r2, r3
 800db6c:	4b11      	ldr	r3, [pc, #68]	@ (800dbb4 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	4013      	ands	r3, r2
 800db72:	4a10      	ldr	r2, [pc, #64]	@ (800dbb4 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800db74:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800db76:	69bb      	ldr	r3, [r7, #24]
 800db78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db7a:	2201      	movs	r2, #1
 800db7c:	409a      	lsls	r2, r3
 800db7e:	4b0d      	ldr	r3, [pc, #52]	@ (800dbb4 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800db80:	681b      	ldr	r3, [r3, #0]
 800db82:	4313      	orrs	r3, r2
 800db84:	4a0b      	ldr	r2, [pc, #44]	@ (800dbb4 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800db86:	6013      	str	r3, [r2, #0]
 800db88:	69bb      	ldr	r3, [r7, #24]
 800db8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800db8c:	4613      	mov	r3, r2
 800db8e:	009b      	lsls	r3, r3, #2
 800db90:	4413      	add	r3, r2
 800db92:	009b      	lsls	r3, r3, #2
 800db94:	4a06      	ldr	r2, [pc, #24]	@ (800dbb0 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800db96:	441a      	add	r2, r3
 800db98:	69bb      	ldr	r3, [r7, #24]
 800db9a:	3304      	adds	r3, #4
 800db9c:	4619      	mov	r1, r3
 800db9e:	4610      	mov	r0, r2
 800dba0:	f7fe fa38 	bl	800c014 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800dba4:	bf00      	nop
 800dba6:	3720      	adds	r7, #32
 800dba8:	46bd      	mov	sp, r7
 800dbaa:	bd80      	pop	{r7, pc}
 800dbac:	20000e90 	.word	0x20000e90
 800dbb0:	20000e94 	.word	0x20000e94
 800dbb4:	20000f98 	.word	0x20000f98

0800dbb8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800dbb8:	b480      	push	{r7}
 800dbba:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800dbbc:	4b07      	ldr	r3, [pc, #28]	@ (800dbdc <pvTaskIncrementMutexHeldCount+0x24>)
 800dbbe:	681b      	ldr	r3, [r3, #0]
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	d004      	beq.n	800dbce <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800dbc4:	4b05      	ldr	r3, [pc, #20]	@ (800dbdc <pvTaskIncrementMutexHeldCount+0x24>)
 800dbc6:	681b      	ldr	r3, [r3, #0]
 800dbc8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800dbca:	3201      	adds	r2, #1
 800dbcc:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800dbce:	4b03      	ldr	r3, [pc, #12]	@ (800dbdc <pvTaskIncrementMutexHeldCount+0x24>)
 800dbd0:	681b      	ldr	r3, [r3, #0]
	}
 800dbd2:	4618      	mov	r0, r3
 800dbd4:	46bd      	mov	sp, r7
 800dbd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbda:	4770      	bx	lr
 800dbdc:	20000e90 	.word	0x20000e90

0800dbe0 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800dbe0:	b580      	push	{r7, lr}
 800dbe2:	b084      	sub	sp, #16
 800dbe4:	af00      	add	r7, sp, #0
 800dbe6:	6078      	str	r0, [r7, #4]
 800dbe8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800dbea:	4b29      	ldr	r3, [pc, #164]	@ (800dc90 <prvAddCurrentTaskToDelayedList+0xb0>)
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800dbf0:	4b28      	ldr	r3, [pc, #160]	@ (800dc94 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dbf2:	681b      	ldr	r3, [r3, #0]
 800dbf4:	3304      	adds	r3, #4
 800dbf6:	4618      	mov	r0, r3
 800dbf8:	f7fe fa69 	bl	800c0ce <uxListRemove>
 800dbfc:	4603      	mov	r3, r0
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d10b      	bne.n	800dc1a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800dc02:	4b24      	ldr	r3, [pc, #144]	@ (800dc94 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dc04:	681b      	ldr	r3, [r3, #0]
 800dc06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc08:	2201      	movs	r2, #1
 800dc0a:	fa02 f303 	lsl.w	r3, r2, r3
 800dc0e:	43da      	mvns	r2, r3
 800dc10:	4b21      	ldr	r3, [pc, #132]	@ (800dc98 <prvAddCurrentTaskToDelayedList+0xb8>)
 800dc12:	681b      	ldr	r3, [r3, #0]
 800dc14:	4013      	ands	r3, r2
 800dc16:	4a20      	ldr	r2, [pc, #128]	@ (800dc98 <prvAddCurrentTaskToDelayedList+0xb8>)
 800dc18:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc20:	d10a      	bne.n	800dc38 <prvAddCurrentTaskToDelayedList+0x58>
 800dc22:	683b      	ldr	r3, [r7, #0]
 800dc24:	2b00      	cmp	r3, #0
 800dc26:	d007      	beq.n	800dc38 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dc28:	4b1a      	ldr	r3, [pc, #104]	@ (800dc94 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dc2a:	681b      	ldr	r3, [r3, #0]
 800dc2c:	3304      	adds	r3, #4
 800dc2e:	4619      	mov	r1, r3
 800dc30:	481a      	ldr	r0, [pc, #104]	@ (800dc9c <prvAddCurrentTaskToDelayedList+0xbc>)
 800dc32:	f7fe f9ef 	bl	800c014 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800dc36:	e026      	b.n	800dc86 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800dc38:	68fa      	ldr	r2, [r7, #12]
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	4413      	add	r3, r2
 800dc3e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800dc40:	4b14      	ldr	r3, [pc, #80]	@ (800dc94 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dc42:	681b      	ldr	r3, [r3, #0]
 800dc44:	68ba      	ldr	r2, [r7, #8]
 800dc46:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800dc48:	68ba      	ldr	r2, [r7, #8]
 800dc4a:	68fb      	ldr	r3, [r7, #12]
 800dc4c:	429a      	cmp	r2, r3
 800dc4e:	d209      	bcs.n	800dc64 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dc50:	4b13      	ldr	r3, [pc, #76]	@ (800dca0 <prvAddCurrentTaskToDelayedList+0xc0>)
 800dc52:	681a      	ldr	r2, [r3, #0]
 800dc54:	4b0f      	ldr	r3, [pc, #60]	@ (800dc94 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dc56:	681b      	ldr	r3, [r3, #0]
 800dc58:	3304      	adds	r3, #4
 800dc5a:	4619      	mov	r1, r3
 800dc5c:	4610      	mov	r0, r2
 800dc5e:	f7fe f9fd 	bl	800c05c <vListInsert>
}
 800dc62:	e010      	b.n	800dc86 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dc64:	4b0f      	ldr	r3, [pc, #60]	@ (800dca4 <prvAddCurrentTaskToDelayedList+0xc4>)
 800dc66:	681a      	ldr	r2, [r3, #0]
 800dc68:	4b0a      	ldr	r3, [pc, #40]	@ (800dc94 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dc6a:	681b      	ldr	r3, [r3, #0]
 800dc6c:	3304      	adds	r3, #4
 800dc6e:	4619      	mov	r1, r3
 800dc70:	4610      	mov	r0, r2
 800dc72:	f7fe f9f3 	bl	800c05c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800dc76:	4b0c      	ldr	r3, [pc, #48]	@ (800dca8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800dc78:	681b      	ldr	r3, [r3, #0]
 800dc7a:	68ba      	ldr	r2, [r7, #8]
 800dc7c:	429a      	cmp	r2, r3
 800dc7e:	d202      	bcs.n	800dc86 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800dc80:	4a09      	ldr	r2, [pc, #36]	@ (800dca8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800dc82:	68bb      	ldr	r3, [r7, #8]
 800dc84:	6013      	str	r3, [r2, #0]
}
 800dc86:	bf00      	nop
 800dc88:	3710      	adds	r7, #16
 800dc8a:	46bd      	mov	sp, r7
 800dc8c:	bd80      	pop	{r7, pc}
 800dc8e:	bf00      	nop
 800dc90:	20000f94 	.word	0x20000f94
 800dc94:	20000e90 	.word	0x20000e90
 800dc98:	20000f98 	.word	0x20000f98
 800dc9c:	20000f7c 	.word	0x20000f7c
 800dca0:	20000f4c 	.word	0x20000f4c
 800dca4:	20000f48 	.word	0x20000f48
 800dca8:	20000fb0 	.word	0x20000fb0

0800dcac <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800dcac:	b480      	push	{r7}
 800dcae:	b085      	sub	sp, #20
 800dcb0:	af00      	add	r7, sp, #0
 800dcb2:	60f8      	str	r0, [r7, #12]
 800dcb4:	60b9      	str	r1, [r7, #8]
 800dcb6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800dcb8:	68fb      	ldr	r3, [r7, #12]
 800dcba:	3b04      	subs	r3, #4
 800dcbc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800dcbe:	68fb      	ldr	r3, [r7, #12]
 800dcc0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800dcc4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800dcc6:	68fb      	ldr	r3, [r7, #12]
 800dcc8:	3b04      	subs	r3, #4
 800dcca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800dccc:	68bb      	ldr	r3, [r7, #8]
 800dcce:	f023 0201 	bic.w	r2, r3, #1
 800dcd2:	68fb      	ldr	r3, [r7, #12]
 800dcd4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800dcd6:	68fb      	ldr	r3, [r7, #12]
 800dcd8:	3b04      	subs	r3, #4
 800dcda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800dcdc:	4a0c      	ldr	r2, [pc, #48]	@ (800dd10 <pxPortInitialiseStack+0x64>)
 800dcde:	68fb      	ldr	r3, [r7, #12]
 800dce0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800dce2:	68fb      	ldr	r3, [r7, #12]
 800dce4:	3b14      	subs	r3, #20
 800dce6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800dce8:	687a      	ldr	r2, [r7, #4]
 800dcea:	68fb      	ldr	r3, [r7, #12]
 800dcec:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800dcee:	68fb      	ldr	r3, [r7, #12]
 800dcf0:	3b04      	subs	r3, #4
 800dcf2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800dcf4:	68fb      	ldr	r3, [r7, #12]
 800dcf6:	f06f 0202 	mvn.w	r2, #2
 800dcfa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800dcfc:	68fb      	ldr	r3, [r7, #12]
 800dcfe:	3b20      	subs	r3, #32
 800dd00:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800dd02:	68fb      	ldr	r3, [r7, #12]
}
 800dd04:	4618      	mov	r0, r3
 800dd06:	3714      	adds	r7, #20
 800dd08:	46bd      	mov	sp, r7
 800dd0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd0e:	4770      	bx	lr
 800dd10:	0800dd15 	.word	0x0800dd15

0800dd14 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800dd14:	b480      	push	{r7}
 800dd16:	b085      	sub	sp, #20
 800dd18:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800dd1a:	2300      	movs	r3, #0
 800dd1c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800dd1e:	4b15      	ldr	r3, [pc, #84]	@ (800dd74 <prvTaskExitError+0x60>)
 800dd20:	681b      	ldr	r3, [r3, #0]
 800dd22:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd26:	d00d      	beq.n	800dd44 <prvTaskExitError+0x30>
	__asm volatile
 800dd28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd2c:	b672      	cpsid	i
 800dd2e:	f383 8811 	msr	BASEPRI, r3
 800dd32:	f3bf 8f6f 	isb	sy
 800dd36:	f3bf 8f4f 	dsb	sy
 800dd3a:	b662      	cpsie	i
 800dd3c:	60fb      	str	r3, [r7, #12]
}
 800dd3e:	bf00      	nop
 800dd40:	bf00      	nop
 800dd42:	e7fd      	b.n	800dd40 <prvTaskExitError+0x2c>
	__asm volatile
 800dd44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd48:	b672      	cpsid	i
 800dd4a:	f383 8811 	msr	BASEPRI, r3
 800dd4e:	f3bf 8f6f 	isb	sy
 800dd52:	f3bf 8f4f 	dsb	sy
 800dd56:	b662      	cpsie	i
 800dd58:	60bb      	str	r3, [r7, #8]
}
 800dd5a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800dd5c:	bf00      	nop
 800dd5e:	687b      	ldr	r3, [r7, #4]
 800dd60:	2b00      	cmp	r3, #0
 800dd62:	d0fc      	beq.n	800dd5e <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800dd64:	bf00      	nop
 800dd66:	bf00      	nop
 800dd68:	3714      	adds	r7, #20
 800dd6a:	46bd      	mov	sp, r7
 800dd6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd70:	4770      	bx	lr
 800dd72:	bf00      	nop
 800dd74:	20000054 	.word	0x20000054
	...

0800dd80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800dd80:	4b07      	ldr	r3, [pc, #28]	@ (800dda0 <pxCurrentTCBConst2>)
 800dd82:	6819      	ldr	r1, [r3, #0]
 800dd84:	6808      	ldr	r0, [r1, #0]
 800dd86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd8a:	f380 8809 	msr	PSP, r0
 800dd8e:	f3bf 8f6f 	isb	sy
 800dd92:	f04f 0000 	mov.w	r0, #0
 800dd96:	f380 8811 	msr	BASEPRI, r0
 800dd9a:	4770      	bx	lr
 800dd9c:	f3af 8000 	nop.w

0800dda0 <pxCurrentTCBConst2>:
 800dda0:	20000e90 	.word	0x20000e90
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800dda4:	bf00      	nop
 800dda6:	bf00      	nop

0800dda8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800dda8:	4808      	ldr	r0, [pc, #32]	@ (800ddcc <prvPortStartFirstTask+0x24>)
 800ddaa:	6800      	ldr	r0, [r0, #0]
 800ddac:	6800      	ldr	r0, [r0, #0]
 800ddae:	f380 8808 	msr	MSP, r0
 800ddb2:	f04f 0000 	mov.w	r0, #0
 800ddb6:	f380 8814 	msr	CONTROL, r0
 800ddba:	b662      	cpsie	i
 800ddbc:	b661      	cpsie	f
 800ddbe:	f3bf 8f4f 	dsb	sy
 800ddc2:	f3bf 8f6f 	isb	sy
 800ddc6:	df00      	svc	0
 800ddc8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ddca:	bf00      	nop
 800ddcc:	e000ed08 	.word	0xe000ed08

0800ddd0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ddd0:	b580      	push	{r7, lr}
 800ddd2:	b084      	sub	sp, #16
 800ddd4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ddd6:	4b37      	ldr	r3, [pc, #220]	@ (800deb4 <xPortStartScheduler+0xe4>)
 800ddd8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	781b      	ldrb	r3, [r3, #0]
 800ddde:	b2db      	uxtb	r3, r3
 800dde0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800dde2:	68fb      	ldr	r3, [r7, #12]
 800dde4:	22ff      	movs	r2, #255	@ 0xff
 800dde6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800dde8:	68fb      	ldr	r3, [r7, #12]
 800ddea:	781b      	ldrb	r3, [r3, #0]
 800ddec:	b2db      	uxtb	r3, r3
 800ddee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ddf0:	78fb      	ldrb	r3, [r7, #3]
 800ddf2:	b2db      	uxtb	r3, r3
 800ddf4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800ddf8:	b2da      	uxtb	r2, r3
 800ddfa:	4b2f      	ldr	r3, [pc, #188]	@ (800deb8 <xPortStartScheduler+0xe8>)
 800ddfc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ddfe:	4b2f      	ldr	r3, [pc, #188]	@ (800debc <xPortStartScheduler+0xec>)
 800de00:	2207      	movs	r2, #7
 800de02:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800de04:	e009      	b.n	800de1a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800de06:	4b2d      	ldr	r3, [pc, #180]	@ (800debc <xPortStartScheduler+0xec>)
 800de08:	681b      	ldr	r3, [r3, #0]
 800de0a:	3b01      	subs	r3, #1
 800de0c:	4a2b      	ldr	r2, [pc, #172]	@ (800debc <xPortStartScheduler+0xec>)
 800de0e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800de10:	78fb      	ldrb	r3, [r7, #3]
 800de12:	b2db      	uxtb	r3, r3
 800de14:	005b      	lsls	r3, r3, #1
 800de16:	b2db      	uxtb	r3, r3
 800de18:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800de1a:	78fb      	ldrb	r3, [r7, #3]
 800de1c:	b2db      	uxtb	r3, r3
 800de1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800de22:	2b80      	cmp	r3, #128	@ 0x80
 800de24:	d0ef      	beq.n	800de06 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800de26:	4b25      	ldr	r3, [pc, #148]	@ (800debc <xPortStartScheduler+0xec>)
 800de28:	681b      	ldr	r3, [r3, #0]
 800de2a:	f1c3 0307 	rsb	r3, r3, #7
 800de2e:	2b04      	cmp	r3, #4
 800de30:	d00d      	beq.n	800de4e <xPortStartScheduler+0x7e>
	__asm volatile
 800de32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de36:	b672      	cpsid	i
 800de38:	f383 8811 	msr	BASEPRI, r3
 800de3c:	f3bf 8f6f 	isb	sy
 800de40:	f3bf 8f4f 	dsb	sy
 800de44:	b662      	cpsie	i
 800de46:	60bb      	str	r3, [r7, #8]
}
 800de48:	bf00      	nop
 800de4a:	bf00      	nop
 800de4c:	e7fd      	b.n	800de4a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800de4e:	4b1b      	ldr	r3, [pc, #108]	@ (800debc <xPortStartScheduler+0xec>)
 800de50:	681b      	ldr	r3, [r3, #0]
 800de52:	021b      	lsls	r3, r3, #8
 800de54:	4a19      	ldr	r2, [pc, #100]	@ (800debc <xPortStartScheduler+0xec>)
 800de56:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800de58:	4b18      	ldr	r3, [pc, #96]	@ (800debc <xPortStartScheduler+0xec>)
 800de5a:	681b      	ldr	r3, [r3, #0]
 800de5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800de60:	4a16      	ldr	r2, [pc, #88]	@ (800debc <xPortStartScheduler+0xec>)
 800de62:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	b2da      	uxtb	r2, r3
 800de68:	68fb      	ldr	r3, [r7, #12]
 800de6a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800de6c:	4b14      	ldr	r3, [pc, #80]	@ (800dec0 <xPortStartScheduler+0xf0>)
 800de6e:	681b      	ldr	r3, [r3, #0]
 800de70:	4a13      	ldr	r2, [pc, #76]	@ (800dec0 <xPortStartScheduler+0xf0>)
 800de72:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800de76:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800de78:	4b11      	ldr	r3, [pc, #68]	@ (800dec0 <xPortStartScheduler+0xf0>)
 800de7a:	681b      	ldr	r3, [r3, #0]
 800de7c:	4a10      	ldr	r2, [pc, #64]	@ (800dec0 <xPortStartScheduler+0xf0>)
 800de7e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800de82:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800de84:	f000 f8dc 	bl	800e040 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800de88:	4b0e      	ldr	r3, [pc, #56]	@ (800dec4 <xPortStartScheduler+0xf4>)
 800de8a:	2200      	movs	r2, #0
 800de8c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800de8e:	f000 f8fb 	bl	800e088 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800de92:	4b0d      	ldr	r3, [pc, #52]	@ (800dec8 <xPortStartScheduler+0xf8>)
 800de94:	681b      	ldr	r3, [r3, #0]
 800de96:	4a0c      	ldr	r2, [pc, #48]	@ (800dec8 <xPortStartScheduler+0xf8>)
 800de98:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800de9c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800de9e:	f7ff ff83 	bl	800dda8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800dea2:	f7ff fa63 	bl	800d36c <vTaskSwitchContext>
	prvTaskExitError();
 800dea6:	f7ff ff35 	bl	800dd14 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800deaa:	2300      	movs	r3, #0
}
 800deac:	4618      	mov	r0, r3
 800deae:	3710      	adds	r7, #16
 800deb0:	46bd      	mov	sp, r7
 800deb2:	bd80      	pop	{r7, pc}
 800deb4:	e000e400 	.word	0xe000e400
 800deb8:	20000fbc 	.word	0x20000fbc
 800debc:	20000fc0 	.word	0x20000fc0
 800dec0:	e000ed20 	.word	0xe000ed20
 800dec4:	20000054 	.word	0x20000054
 800dec8:	e000ef34 	.word	0xe000ef34

0800decc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800decc:	b480      	push	{r7}
 800dece:	b083      	sub	sp, #12
 800ded0:	af00      	add	r7, sp, #0
	__asm volatile
 800ded2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ded6:	b672      	cpsid	i
 800ded8:	f383 8811 	msr	BASEPRI, r3
 800dedc:	f3bf 8f6f 	isb	sy
 800dee0:	f3bf 8f4f 	dsb	sy
 800dee4:	b662      	cpsie	i
 800dee6:	607b      	str	r3, [r7, #4]
}
 800dee8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800deea:	4b11      	ldr	r3, [pc, #68]	@ (800df30 <vPortEnterCritical+0x64>)
 800deec:	681b      	ldr	r3, [r3, #0]
 800deee:	3301      	adds	r3, #1
 800def0:	4a0f      	ldr	r2, [pc, #60]	@ (800df30 <vPortEnterCritical+0x64>)
 800def2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800def4:	4b0e      	ldr	r3, [pc, #56]	@ (800df30 <vPortEnterCritical+0x64>)
 800def6:	681b      	ldr	r3, [r3, #0]
 800def8:	2b01      	cmp	r3, #1
 800defa:	d112      	bne.n	800df22 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800defc:	4b0d      	ldr	r3, [pc, #52]	@ (800df34 <vPortEnterCritical+0x68>)
 800defe:	681b      	ldr	r3, [r3, #0]
 800df00:	b2db      	uxtb	r3, r3
 800df02:	2b00      	cmp	r3, #0
 800df04:	d00d      	beq.n	800df22 <vPortEnterCritical+0x56>
	__asm volatile
 800df06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df0a:	b672      	cpsid	i
 800df0c:	f383 8811 	msr	BASEPRI, r3
 800df10:	f3bf 8f6f 	isb	sy
 800df14:	f3bf 8f4f 	dsb	sy
 800df18:	b662      	cpsie	i
 800df1a:	603b      	str	r3, [r7, #0]
}
 800df1c:	bf00      	nop
 800df1e:	bf00      	nop
 800df20:	e7fd      	b.n	800df1e <vPortEnterCritical+0x52>
	}
}
 800df22:	bf00      	nop
 800df24:	370c      	adds	r7, #12
 800df26:	46bd      	mov	sp, r7
 800df28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df2c:	4770      	bx	lr
 800df2e:	bf00      	nop
 800df30:	20000054 	.word	0x20000054
 800df34:	e000ed04 	.word	0xe000ed04

0800df38 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800df38:	b480      	push	{r7}
 800df3a:	b083      	sub	sp, #12
 800df3c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800df3e:	4b13      	ldr	r3, [pc, #76]	@ (800df8c <vPortExitCritical+0x54>)
 800df40:	681b      	ldr	r3, [r3, #0]
 800df42:	2b00      	cmp	r3, #0
 800df44:	d10d      	bne.n	800df62 <vPortExitCritical+0x2a>
	__asm volatile
 800df46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800df4a:	b672      	cpsid	i
 800df4c:	f383 8811 	msr	BASEPRI, r3
 800df50:	f3bf 8f6f 	isb	sy
 800df54:	f3bf 8f4f 	dsb	sy
 800df58:	b662      	cpsie	i
 800df5a:	607b      	str	r3, [r7, #4]
}
 800df5c:	bf00      	nop
 800df5e:	bf00      	nop
 800df60:	e7fd      	b.n	800df5e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800df62:	4b0a      	ldr	r3, [pc, #40]	@ (800df8c <vPortExitCritical+0x54>)
 800df64:	681b      	ldr	r3, [r3, #0]
 800df66:	3b01      	subs	r3, #1
 800df68:	4a08      	ldr	r2, [pc, #32]	@ (800df8c <vPortExitCritical+0x54>)
 800df6a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800df6c:	4b07      	ldr	r3, [pc, #28]	@ (800df8c <vPortExitCritical+0x54>)
 800df6e:	681b      	ldr	r3, [r3, #0]
 800df70:	2b00      	cmp	r3, #0
 800df72:	d105      	bne.n	800df80 <vPortExitCritical+0x48>
 800df74:	2300      	movs	r3, #0
 800df76:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800df78:	683b      	ldr	r3, [r7, #0]
 800df7a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800df7e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800df80:	bf00      	nop
 800df82:	370c      	adds	r7, #12
 800df84:	46bd      	mov	sp, r7
 800df86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df8a:	4770      	bx	lr
 800df8c:	20000054 	.word	0x20000054

0800df90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800df90:	f3ef 8009 	mrs	r0, PSP
 800df94:	f3bf 8f6f 	isb	sy
 800df98:	4b15      	ldr	r3, [pc, #84]	@ (800dff0 <pxCurrentTCBConst>)
 800df9a:	681a      	ldr	r2, [r3, #0]
 800df9c:	f01e 0f10 	tst.w	lr, #16
 800dfa0:	bf08      	it	eq
 800dfa2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800dfa6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dfaa:	6010      	str	r0, [r2, #0]
 800dfac:	e92d 0009 	stmdb	sp!, {r0, r3}
 800dfb0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800dfb4:	b672      	cpsid	i
 800dfb6:	f380 8811 	msr	BASEPRI, r0
 800dfba:	f3bf 8f4f 	dsb	sy
 800dfbe:	f3bf 8f6f 	isb	sy
 800dfc2:	b662      	cpsie	i
 800dfc4:	f7ff f9d2 	bl	800d36c <vTaskSwitchContext>
 800dfc8:	f04f 0000 	mov.w	r0, #0
 800dfcc:	f380 8811 	msr	BASEPRI, r0
 800dfd0:	bc09      	pop	{r0, r3}
 800dfd2:	6819      	ldr	r1, [r3, #0]
 800dfd4:	6808      	ldr	r0, [r1, #0]
 800dfd6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dfda:	f01e 0f10 	tst.w	lr, #16
 800dfde:	bf08      	it	eq
 800dfe0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800dfe4:	f380 8809 	msr	PSP, r0
 800dfe8:	f3bf 8f6f 	isb	sy
 800dfec:	4770      	bx	lr
 800dfee:	bf00      	nop

0800dff0 <pxCurrentTCBConst>:
 800dff0:	20000e90 	.word	0x20000e90
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800dff4:	bf00      	nop
 800dff6:	bf00      	nop

0800dff8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800dff8:	b580      	push	{r7, lr}
 800dffa:	b082      	sub	sp, #8
 800dffc:	af00      	add	r7, sp, #0
	__asm volatile
 800dffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e002:	b672      	cpsid	i
 800e004:	f383 8811 	msr	BASEPRI, r3
 800e008:	f3bf 8f6f 	isb	sy
 800e00c:	f3bf 8f4f 	dsb	sy
 800e010:	b662      	cpsie	i
 800e012:	607b      	str	r3, [r7, #4]
}
 800e014:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800e016:	f7ff f8ed 	bl	800d1f4 <xTaskIncrementTick>
 800e01a:	4603      	mov	r3, r0
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d003      	beq.n	800e028 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800e020:	4b06      	ldr	r3, [pc, #24]	@ (800e03c <SysTick_Handler+0x44>)
 800e022:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e026:	601a      	str	r2, [r3, #0]
 800e028:	2300      	movs	r3, #0
 800e02a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e02c:	683b      	ldr	r3, [r7, #0]
 800e02e:	f383 8811 	msr	BASEPRI, r3
}
 800e032:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800e034:	bf00      	nop
 800e036:	3708      	adds	r7, #8
 800e038:	46bd      	mov	sp, r7
 800e03a:	bd80      	pop	{r7, pc}
 800e03c:	e000ed04 	.word	0xe000ed04

0800e040 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800e040:	b480      	push	{r7}
 800e042:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800e044:	4b0b      	ldr	r3, [pc, #44]	@ (800e074 <vPortSetupTimerInterrupt+0x34>)
 800e046:	2200      	movs	r2, #0
 800e048:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800e04a:	4b0b      	ldr	r3, [pc, #44]	@ (800e078 <vPortSetupTimerInterrupt+0x38>)
 800e04c:	2200      	movs	r2, #0
 800e04e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800e050:	4b0a      	ldr	r3, [pc, #40]	@ (800e07c <vPortSetupTimerInterrupt+0x3c>)
 800e052:	681b      	ldr	r3, [r3, #0]
 800e054:	4a0a      	ldr	r2, [pc, #40]	@ (800e080 <vPortSetupTimerInterrupt+0x40>)
 800e056:	fba2 2303 	umull	r2, r3, r2, r3
 800e05a:	099b      	lsrs	r3, r3, #6
 800e05c:	4a09      	ldr	r2, [pc, #36]	@ (800e084 <vPortSetupTimerInterrupt+0x44>)
 800e05e:	3b01      	subs	r3, #1
 800e060:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800e062:	4b04      	ldr	r3, [pc, #16]	@ (800e074 <vPortSetupTimerInterrupt+0x34>)
 800e064:	2207      	movs	r2, #7
 800e066:	601a      	str	r2, [r3, #0]
}
 800e068:	bf00      	nop
 800e06a:	46bd      	mov	sp, r7
 800e06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e070:	4770      	bx	lr
 800e072:	bf00      	nop
 800e074:	e000e010 	.word	0xe000e010
 800e078:	e000e018 	.word	0xe000e018
 800e07c:	20000048 	.word	0x20000048
 800e080:	10624dd3 	.word	0x10624dd3
 800e084:	e000e014 	.word	0xe000e014

0800e088 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800e088:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800e098 <vPortEnableVFP+0x10>
 800e08c:	6801      	ldr	r1, [r0, #0]
 800e08e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800e092:	6001      	str	r1, [r0, #0]
 800e094:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800e096:	bf00      	nop
 800e098:	e000ed88 	.word	0xe000ed88

0800e09c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800e09c:	b580      	push	{r7, lr}
 800e09e:	b08a      	sub	sp, #40	@ 0x28
 800e0a0:	af00      	add	r7, sp, #0
 800e0a2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800e0a4:	2300      	movs	r3, #0
 800e0a6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800e0a8:	f7fe ffe6 	bl	800d078 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800e0ac:	4b5d      	ldr	r3, [pc, #372]	@ (800e224 <pvPortMalloc+0x188>)
 800e0ae:	681b      	ldr	r3, [r3, #0]
 800e0b0:	2b00      	cmp	r3, #0
 800e0b2:	d101      	bne.n	800e0b8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800e0b4:	f000 f920 	bl	800e2f8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800e0b8:	4b5b      	ldr	r3, [pc, #364]	@ (800e228 <pvPortMalloc+0x18c>)
 800e0ba:	681a      	ldr	r2, [r3, #0]
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	4013      	ands	r3, r2
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	f040 8094 	bne.w	800e1ee <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	d020      	beq.n	800e10e <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 800e0cc:	2208      	movs	r2, #8
 800e0ce:	687b      	ldr	r3, [r7, #4]
 800e0d0:	4413      	add	r3, r2
 800e0d2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	f003 0307 	and.w	r3, r3, #7
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	d017      	beq.n	800e10e <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	f023 0307 	bic.w	r3, r3, #7
 800e0e4:	3308      	adds	r3, #8
 800e0e6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	f003 0307 	and.w	r3, r3, #7
 800e0ee:	2b00      	cmp	r3, #0
 800e0f0:	d00d      	beq.n	800e10e <pvPortMalloc+0x72>
	__asm volatile
 800e0f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e0f6:	b672      	cpsid	i
 800e0f8:	f383 8811 	msr	BASEPRI, r3
 800e0fc:	f3bf 8f6f 	isb	sy
 800e100:	f3bf 8f4f 	dsb	sy
 800e104:	b662      	cpsie	i
 800e106:	617b      	str	r3, [r7, #20]
}
 800e108:	bf00      	nop
 800e10a:	bf00      	nop
 800e10c:	e7fd      	b.n	800e10a <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	2b00      	cmp	r3, #0
 800e112:	d06c      	beq.n	800e1ee <pvPortMalloc+0x152>
 800e114:	4b45      	ldr	r3, [pc, #276]	@ (800e22c <pvPortMalloc+0x190>)
 800e116:	681b      	ldr	r3, [r3, #0]
 800e118:	687a      	ldr	r2, [r7, #4]
 800e11a:	429a      	cmp	r2, r3
 800e11c:	d867      	bhi.n	800e1ee <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800e11e:	4b44      	ldr	r3, [pc, #272]	@ (800e230 <pvPortMalloc+0x194>)
 800e120:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800e122:	4b43      	ldr	r3, [pc, #268]	@ (800e230 <pvPortMalloc+0x194>)
 800e124:	681b      	ldr	r3, [r3, #0]
 800e126:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e128:	e004      	b.n	800e134 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 800e12a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e12c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800e12e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e130:	681b      	ldr	r3, [r3, #0]
 800e132:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e136:	685b      	ldr	r3, [r3, #4]
 800e138:	687a      	ldr	r2, [r7, #4]
 800e13a:	429a      	cmp	r2, r3
 800e13c:	d903      	bls.n	800e146 <pvPortMalloc+0xaa>
 800e13e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	2b00      	cmp	r3, #0
 800e144:	d1f1      	bne.n	800e12a <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800e146:	4b37      	ldr	r3, [pc, #220]	@ (800e224 <pvPortMalloc+0x188>)
 800e148:	681b      	ldr	r3, [r3, #0]
 800e14a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e14c:	429a      	cmp	r2, r3
 800e14e:	d04e      	beq.n	800e1ee <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800e150:	6a3b      	ldr	r3, [r7, #32]
 800e152:	681b      	ldr	r3, [r3, #0]
 800e154:	2208      	movs	r2, #8
 800e156:	4413      	add	r3, r2
 800e158:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800e15a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e15c:	681a      	ldr	r2, [r3, #0]
 800e15e:	6a3b      	ldr	r3, [r7, #32]
 800e160:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800e162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e164:	685a      	ldr	r2, [r3, #4]
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	1ad2      	subs	r2, r2, r3
 800e16a:	2308      	movs	r3, #8
 800e16c:	005b      	lsls	r3, r3, #1
 800e16e:	429a      	cmp	r2, r3
 800e170:	d922      	bls.n	800e1b8 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800e172:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	4413      	add	r3, r2
 800e178:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e17a:	69bb      	ldr	r3, [r7, #24]
 800e17c:	f003 0307 	and.w	r3, r3, #7
 800e180:	2b00      	cmp	r3, #0
 800e182:	d00d      	beq.n	800e1a0 <pvPortMalloc+0x104>
	__asm volatile
 800e184:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e188:	b672      	cpsid	i
 800e18a:	f383 8811 	msr	BASEPRI, r3
 800e18e:	f3bf 8f6f 	isb	sy
 800e192:	f3bf 8f4f 	dsb	sy
 800e196:	b662      	cpsie	i
 800e198:	613b      	str	r3, [r7, #16]
}
 800e19a:	bf00      	nop
 800e19c:	bf00      	nop
 800e19e:	e7fd      	b.n	800e19c <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800e1a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1a2:	685a      	ldr	r2, [r3, #4]
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	1ad2      	subs	r2, r2, r3
 800e1a8:	69bb      	ldr	r3, [r7, #24]
 800e1aa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800e1ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1ae:	687a      	ldr	r2, [r7, #4]
 800e1b0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800e1b2:	69b8      	ldr	r0, [r7, #24]
 800e1b4:	f000 f902 	bl	800e3bc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800e1b8:	4b1c      	ldr	r3, [pc, #112]	@ (800e22c <pvPortMalloc+0x190>)
 800e1ba:	681a      	ldr	r2, [r3, #0]
 800e1bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1be:	685b      	ldr	r3, [r3, #4]
 800e1c0:	1ad3      	subs	r3, r2, r3
 800e1c2:	4a1a      	ldr	r2, [pc, #104]	@ (800e22c <pvPortMalloc+0x190>)
 800e1c4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800e1c6:	4b19      	ldr	r3, [pc, #100]	@ (800e22c <pvPortMalloc+0x190>)
 800e1c8:	681a      	ldr	r2, [r3, #0]
 800e1ca:	4b1a      	ldr	r3, [pc, #104]	@ (800e234 <pvPortMalloc+0x198>)
 800e1cc:	681b      	ldr	r3, [r3, #0]
 800e1ce:	429a      	cmp	r2, r3
 800e1d0:	d203      	bcs.n	800e1da <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800e1d2:	4b16      	ldr	r3, [pc, #88]	@ (800e22c <pvPortMalloc+0x190>)
 800e1d4:	681b      	ldr	r3, [r3, #0]
 800e1d6:	4a17      	ldr	r2, [pc, #92]	@ (800e234 <pvPortMalloc+0x198>)
 800e1d8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800e1da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1dc:	685a      	ldr	r2, [r3, #4]
 800e1de:	4b12      	ldr	r3, [pc, #72]	@ (800e228 <pvPortMalloc+0x18c>)
 800e1e0:	681b      	ldr	r3, [r3, #0]
 800e1e2:	431a      	orrs	r2, r3
 800e1e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1e6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800e1e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1ea:	2200      	movs	r2, #0
 800e1ec:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800e1ee:	f7fe ff51 	bl	800d094 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800e1f2:	69fb      	ldr	r3, [r7, #28]
 800e1f4:	f003 0307 	and.w	r3, r3, #7
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	d00d      	beq.n	800e218 <pvPortMalloc+0x17c>
	__asm volatile
 800e1fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e200:	b672      	cpsid	i
 800e202:	f383 8811 	msr	BASEPRI, r3
 800e206:	f3bf 8f6f 	isb	sy
 800e20a:	f3bf 8f4f 	dsb	sy
 800e20e:	b662      	cpsie	i
 800e210:	60fb      	str	r3, [r7, #12]
}
 800e212:	bf00      	nop
 800e214:	bf00      	nop
 800e216:	e7fd      	b.n	800e214 <pvPortMalloc+0x178>
	return pvReturn;
 800e218:	69fb      	ldr	r3, [r7, #28]
}
 800e21a:	4618      	mov	r0, r3
 800e21c:	3728      	adds	r7, #40	@ 0x28
 800e21e:	46bd      	mov	sp, r7
 800e220:	bd80      	pop	{r7, pc}
 800e222:	bf00      	nop
 800e224:	20004bcc 	.word	0x20004bcc
 800e228:	20004bd8 	.word	0x20004bd8
 800e22c:	20004bd0 	.word	0x20004bd0
 800e230:	20004bc4 	.word	0x20004bc4
 800e234:	20004bd4 	.word	0x20004bd4

0800e238 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800e238:	b580      	push	{r7, lr}
 800e23a:	b086      	sub	sp, #24
 800e23c:	af00      	add	r7, sp, #0
 800e23e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	2b00      	cmp	r3, #0
 800e248:	d04e      	beq.n	800e2e8 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800e24a:	2308      	movs	r3, #8
 800e24c:	425b      	negs	r3, r3
 800e24e:	697a      	ldr	r2, [r7, #20]
 800e250:	4413      	add	r3, r2
 800e252:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800e254:	697b      	ldr	r3, [r7, #20]
 800e256:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800e258:	693b      	ldr	r3, [r7, #16]
 800e25a:	685a      	ldr	r2, [r3, #4]
 800e25c:	4b24      	ldr	r3, [pc, #144]	@ (800e2f0 <vPortFree+0xb8>)
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	4013      	ands	r3, r2
 800e262:	2b00      	cmp	r3, #0
 800e264:	d10d      	bne.n	800e282 <vPortFree+0x4a>
	__asm volatile
 800e266:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e26a:	b672      	cpsid	i
 800e26c:	f383 8811 	msr	BASEPRI, r3
 800e270:	f3bf 8f6f 	isb	sy
 800e274:	f3bf 8f4f 	dsb	sy
 800e278:	b662      	cpsie	i
 800e27a:	60fb      	str	r3, [r7, #12]
}
 800e27c:	bf00      	nop
 800e27e:	bf00      	nop
 800e280:	e7fd      	b.n	800e27e <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800e282:	693b      	ldr	r3, [r7, #16]
 800e284:	681b      	ldr	r3, [r3, #0]
 800e286:	2b00      	cmp	r3, #0
 800e288:	d00d      	beq.n	800e2a6 <vPortFree+0x6e>
	__asm volatile
 800e28a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e28e:	b672      	cpsid	i
 800e290:	f383 8811 	msr	BASEPRI, r3
 800e294:	f3bf 8f6f 	isb	sy
 800e298:	f3bf 8f4f 	dsb	sy
 800e29c:	b662      	cpsie	i
 800e29e:	60bb      	str	r3, [r7, #8]
}
 800e2a0:	bf00      	nop
 800e2a2:	bf00      	nop
 800e2a4:	e7fd      	b.n	800e2a2 <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800e2a6:	693b      	ldr	r3, [r7, #16]
 800e2a8:	685a      	ldr	r2, [r3, #4]
 800e2aa:	4b11      	ldr	r3, [pc, #68]	@ (800e2f0 <vPortFree+0xb8>)
 800e2ac:	681b      	ldr	r3, [r3, #0]
 800e2ae:	4013      	ands	r3, r2
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d019      	beq.n	800e2e8 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800e2b4:	693b      	ldr	r3, [r7, #16]
 800e2b6:	681b      	ldr	r3, [r3, #0]
 800e2b8:	2b00      	cmp	r3, #0
 800e2ba:	d115      	bne.n	800e2e8 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800e2bc:	693b      	ldr	r3, [r7, #16]
 800e2be:	685a      	ldr	r2, [r3, #4]
 800e2c0:	4b0b      	ldr	r3, [pc, #44]	@ (800e2f0 <vPortFree+0xb8>)
 800e2c2:	681b      	ldr	r3, [r3, #0]
 800e2c4:	43db      	mvns	r3, r3
 800e2c6:	401a      	ands	r2, r3
 800e2c8:	693b      	ldr	r3, [r7, #16]
 800e2ca:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800e2cc:	f7fe fed4 	bl	800d078 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800e2d0:	693b      	ldr	r3, [r7, #16]
 800e2d2:	685a      	ldr	r2, [r3, #4]
 800e2d4:	4b07      	ldr	r3, [pc, #28]	@ (800e2f4 <vPortFree+0xbc>)
 800e2d6:	681b      	ldr	r3, [r3, #0]
 800e2d8:	4413      	add	r3, r2
 800e2da:	4a06      	ldr	r2, [pc, #24]	@ (800e2f4 <vPortFree+0xbc>)
 800e2dc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800e2de:	6938      	ldr	r0, [r7, #16]
 800e2e0:	f000 f86c 	bl	800e3bc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800e2e4:	f7fe fed6 	bl	800d094 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800e2e8:	bf00      	nop
 800e2ea:	3718      	adds	r7, #24
 800e2ec:	46bd      	mov	sp, r7
 800e2ee:	bd80      	pop	{r7, pc}
 800e2f0:	20004bd8 	.word	0x20004bd8
 800e2f4:	20004bd0 	.word	0x20004bd0

0800e2f8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800e2f8:	b480      	push	{r7}
 800e2fa:	b085      	sub	sp, #20
 800e2fc:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800e2fe:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800e302:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800e304:	4b27      	ldr	r3, [pc, #156]	@ (800e3a4 <prvHeapInit+0xac>)
 800e306:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800e308:	68fb      	ldr	r3, [r7, #12]
 800e30a:	f003 0307 	and.w	r3, r3, #7
 800e30e:	2b00      	cmp	r3, #0
 800e310:	d00c      	beq.n	800e32c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800e312:	68fb      	ldr	r3, [r7, #12]
 800e314:	3307      	adds	r3, #7
 800e316:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e318:	68fb      	ldr	r3, [r7, #12]
 800e31a:	f023 0307 	bic.w	r3, r3, #7
 800e31e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800e320:	68ba      	ldr	r2, [r7, #8]
 800e322:	68fb      	ldr	r3, [r7, #12]
 800e324:	1ad3      	subs	r3, r2, r3
 800e326:	4a1f      	ldr	r2, [pc, #124]	@ (800e3a4 <prvHeapInit+0xac>)
 800e328:	4413      	add	r3, r2
 800e32a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800e32c:	68fb      	ldr	r3, [r7, #12]
 800e32e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800e330:	4a1d      	ldr	r2, [pc, #116]	@ (800e3a8 <prvHeapInit+0xb0>)
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800e336:	4b1c      	ldr	r3, [pc, #112]	@ (800e3a8 <prvHeapInit+0xb0>)
 800e338:	2200      	movs	r2, #0
 800e33a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	68ba      	ldr	r2, [r7, #8]
 800e340:	4413      	add	r3, r2
 800e342:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800e344:	2208      	movs	r2, #8
 800e346:	68fb      	ldr	r3, [r7, #12]
 800e348:	1a9b      	subs	r3, r3, r2
 800e34a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e34c:	68fb      	ldr	r3, [r7, #12]
 800e34e:	f023 0307 	bic.w	r3, r3, #7
 800e352:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800e354:	68fb      	ldr	r3, [r7, #12]
 800e356:	4a15      	ldr	r2, [pc, #84]	@ (800e3ac <prvHeapInit+0xb4>)
 800e358:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800e35a:	4b14      	ldr	r3, [pc, #80]	@ (800e3ac <prvHeapInit+0xb4>)
 800e35c:	681b      	ldr	r3, [r3, #0]
 800e35e:	2200      	movs	r2, #0
 800e360:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800e362:	4b12      	ldr	r3, [pc, #72]	@ (800e3ac <prvHeapInit+0xb4>)
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	2200      	movs	r2, #0
 800e368:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800e36e:	683b      	ldr	r3, [r7, #0]
 800e370:	68fa      	ldr	r2, [r7, #12]
 800e372:	1ad2      	subs	r2, r2, r3
 800e374:	683b      	ldr	r3, [r7, #0]
 800e376:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800e378:	4b0c      	ldr	r3, [pc, #48]	@ (800e3ac <prvHeapInit+0xb4>)
 800e37a:	681a      	ldr	r2, [r3, #0]
 800e37c:	683b      	ldr	r3, [r7, #0]
 800e37e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e380:	683b      	ldr	r3, [r7, #0]
 800e382:	685b      	ldr	r3, [r3, #4]
 800e384:	4a0a      	ldr	r2, [pc, #40]	@ (800e3b0 <prvHeapInit+0xb8>)
 800e386:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e388:	683b      	ldr	r3, [r7, #0]
 800e38a:	685b      	ldr	r3, [r3, #4]
 800e38c:	4a09      	ldr	r2, [pc, #36]	@ (800e3b4 <prvHeapInit+0xbc>)
 800e38e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800e390:	4b09      	ldr	r3, [pc, #36]	@ (800e3b8 <prvHeapInit+0xc0>)
 800e392:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800e396:	601a      	str	r2, [r3, #0]
}
 800e398:	bf00      	nop
 800e39a:	3714      	adds	r7, #20
 800e39c:	46bd      	mov	sp, r7
 800e39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3a2:	4770      	bx	lr
 800e3a4:	20000fc4 	.word	0x20000fc4
 800e3a8:	20004bc4 	.word	0x20004bc4
 800e3ac:	20004bcc 	.word	0x20004bcc
 800e3b0:	20004bd4 	.word	0x20004bd4
 800e3b4:	20004bd0 	.word	0x20004bd0
 800e3b8:	20004bd8 	.word	0x20004bd8

0800e3bc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800e3bc:	b480      	push	{r7}
 800e3be:	b085      	sub	sp, #20
 800e3c0:	af00      	add	r7, sp, #0
 800e3c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800e3c4:	4b28      	ldr	r3, [pc, #160]	@ (800e468 <prvInsertBlockIntoFreeList+0xac>)
 800e3c6:	60fb      	str	r3, [r7, #12]
 800e3c8:	e002      	b.n	800e3d0 <prvInsertBlockIntoFreeList+0x14>
 800e3ca:	68fb      	ldr	r3, [r7, #12]
 800e3cc:	681b      	ldr	r3, [r3, #0]
 800e3ce:	60fb      	str	r3, [r7, #12]
 800e3d0:	68fb      	ldr	r3, [r7, #12]
 800e3d2:	681b      	ldr	r3, [r3, #0]
 800e3d4:	687a      	ldr	r2, [r7, #4]
 800e3d6:	429a      	cmp	r2, r3
 800e3d8:	d8f7      	bhi.n	800e3ca <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800e3da:	68fb      	ldr	r3, [r7, #12]
 800e3dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800e3de:	68fb      	ldr	r3, [r7, #12]
 800e3e0:	685b      	ldr	r3, [r3, #4]
 800e3e2:	68ba      	ldr	r2, [r7, #8]
 800e3e4:	4413      	add	r3, r2
 800e3e6:	687a      	ldr	r2, [r7, #4]
 800e3e8:	429a      	cmp	r2, r3
 800e3ea:	d108      	bne.n	800e3fe <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800e3ec:	68fb      	ldr	r3, [r7, #12]
 800e3ee:	685a      	ldr	r2, [r3, #4]
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	685b      	ldr	r3, [r3, #4]
 800e3f4:	441a      	add	r2, r3
 800e3f6:	68fb      	ldr	r3, [r7, #12]
 800e3f8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800e3fa:	68fb      	ldr	r3, [r7, #12]
 800e3fc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	685b      	ldr	r3, [r3, #4]
 800e406:	68ba      	ldr	r2, [r7, #8]
 800e408:	441a      	add	r2, r3
 800e40a:	68fb      	ldr	r3, [r7, #12]
 800e40c:	681b      	ldr	r3, [r3, #0]
 800e40e:	429a      	cmp	r2, r3
 800e410:	d118      	bne.n	800e444 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800e412:	68fb      	ldr	r3, [r7, #12]
 800e414:	681a      	ldr	r2, [r3, #0]
 800e416:	4b15      	ldr	r3, [pc, #84]	@ (800e46c <prvInsertBlockIntoFreeList+0xb0>)
 800e418:	681b      	ldr	r3, [r3, #0]
 800e41a:	429a      	cmp	r2, r3
 800e41c:	d00d      	beq.n	800e43a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	685a      	ldr	r2, [r3, #4]
 800e422:	68fb      	ldr	r3, [r7, #12]
 800e424:	681b      	ldr	r3, [r3, #0]
 800e426:	685b      	ldr	r3, [r3, #4]
 800e428:	441a      	add	r2, r3
 800e42a:	687b      	ldr	r3, [r7, #4]
 800e42c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800e42e:	68fb      	ldr	r3, [r7, #12]
 800e430:	681b      	ldr	r3, [r3, #0]
 800e432:	681a      	ldr	r2, [r3, #0]
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	601a      	str	r2, [r3, #0]
 800e438:	e008      	b.n	800e44c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800e43a:	4b0c      	ldr	r3, [pc, #48]	@ (800e46c <prvInsertBlockIntoFreeList+0xb0>)
 800e43c:	681a      	ldr	r2, [r3, #0]
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	601a      	str	r2, [r3, #0]
 800e442:	e003      	b.n	800e44c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800e444:	68fb      	ldr	r3, [r7, #12]
 800e446:	681a      	ldr	r2, [r3, #0]
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800e44c:	68fa      	ldr	r2, [r7, #12]
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	429a      	cmp	r2, r3
 800e452:	d002      	beq.n	800e45a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800e454:	68fb      	ldr	r3, [r7, #12]
 800e456:	687a      	ldr	r2, [r7, #4]
 800e458:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e45a:	bf00      	nop
 800e45c:	3714      	adds	r7, #20
 800e45e:	46bd      	mov	sp, r7
 800e460:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e464:	4770      	bx	lr
 800e466:	bf00      	nop
 800e468:	20004bc4 	.word	0x20004bc4
 800e46c:	20004bcc 	.word	0x20004bcc

0800e470 <rand>:
 800e470:	4b16      	ldr	r3, [pc, #88]	@ (800e4cc <rand+0x5c>)
 800e472:	b510      	push	{r4, lr}
 800e474:	681c      	ldr	r4, [r3, #0]
 800e476:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800e478:	b9b3      	cbnz	r3, 800e4a8 <rand+0x38>
 800e47a:	2018      	movs	r0, #24
 800e47c:	f000 faa4 	bl	800e9c8 <malloc>
 800e480:	4602      	mov	r2, r0
 800e482:	6320      	str	r0, [r4, #48]	@ 0x30
 800e484:	b920      	cbnz	r0, 800e490 <rand+0x20>
 800e486:	4b12      	ldr	r3, [pc, #72]	@ (800e4d0 <rand+0x60>)
 800e488:	4812      	ldr	r0, [pc, #72]	@ (800e4d4 <rand+0x64>)
 800e48a:	2152      	movs	r1, #82	@ 0x52
 800e48c:	f000 fa34 	bl	800e8f8 <__assert_func>
 800e490:	4911      	ldr	r1, [pc, #68]	@ (800e4d8 <rand+0x68>)
 800e492:	4b12      	ldr	r3, [pc, #72]	@ (800e4dc <rand+0x6c>)
 800e494:	e9c0 1300 	strd	r1, r3, [r0]
 800e498:	4b11      	ldr	r3, [pc, #68]	@ (800e4e0 <rand+0x70>)
 800e49a:	6083      	str	r3, [r0, #8]
 800e49c:	230b      	movs	r3, #11
 800e49e:	8183      	strh	r3, [r0, #12]
 800e4a0:	2100      	movs	r1, #0
 800e4a2:	2001      	movs	r0, #1
 800e4a4:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800e4a8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800e4aa:	480e      	ldr	r0, [pc, #56]	@ (800e4e4 <rand+0x74>)
 800e4ac:	690b      	ldr	r3, [r1, #16]
 800e4ae:	694c      	ldr	r4, [r1, #20]
 800e4b0:	4a0d      	ldr	r2, [pc, #52]	@ (800e4e8 <rand+0x78>)
 800e4b2:	4358      	muls	r0, r3
 800e4b4:	fb02 0004 	mla	r0, r2, r4, r0
 800e4b8:	fba3 3202 	umull	r3, r2, r3, r2
 800e4bc:	3301      	adds	r3, #1
 800e4be:	eb40 0002 	adc.w	r0, r0, r2
 800e4c2:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800e4c6:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800e4ca:	bd10      	pop	{r4, pc}
 800e4cc:	20000064 	.word	0x20000064
 800e4d0:	0801dd48 	.word	0x0801dd48
 800e4d4:	0801dd5f 	.word	0x0801dd5f
 800e4d8:	abcd330e 	.word	0xabcd330e
 800e4dc:	e66d1234 	.word	0xe66d1234
 800e4e0:	0005deec 	.word	0x0005deec
 800e4e4:	5851f42d 	.word	0x5851f42d
 800e4e8:	4c957f2d 	.word	0x4c957f2d

0800e4ec <std>:
 800e4ec:	2300      	movs	r3, #0
 800e4ee:	b510      	push	{r4, lr}
 800e4f0:	4604      	mov	r4, r0
 800e4f2:	e9c0 3300 	strd	r3, r3, [r0]
 800e4f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e4fa:	6083      	str	r3, [r0, #8]
 800e4fc:	8181      	strh	r1, [r0, #12]
 800e4fe:	6643      	str	r3, [r0, #100]	@ 0x64
 800e500:	81c2      	strh	r2, [r0, #14]
 800e502:	6183      	str	r3, [r0, #24]
 800e504:	4619      	mov	r1, r3
 800e506:	2208      	movs	r2, #8
 800e508:	305c      	adds	r0, #92	@ 0x5c
 800e50a:	f000 f914 	bl	800e736 <memset>
 800e50e:	4b0d      	ldr	r3, [pc, #52]	@ (800e544 <std+0x58>)
 800e510:	6263      	str	r3, [r4, #36]	@ 0x24
 800e512:	4b0d      	ldr	r3, [pc, #52]	@ (800e548 <std+0x5c>)
 800e514:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e516:	4b0d      	ldr	r3, [pc, #52]	@ (800e54c <std+0x60>)
 800e518:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e51a:	4b0d      	ldr	r3, [pc, #52]	@ (800e550 <std+0x64>)
 800e51c:	6323      	str	r3, [r4, #48]	@ 0x30
 800e51e:	4b0d      	ldr	r3, [pc, #52]	@ (800e554 <std+0x68>)
 800e520:	6224      	str	r4, [r4, #32]
 800e522:	429c      	cmp	r4, r3
 800e524:	d006      	beq.n	800e534 <std+0x48>
 800e526:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e52a:	4294      	cmp	r4, r2
 800e52c:	d002      	beq.n	800e534 <std+0x48>
 800e52e:	33d0      	adds	r3, #208	@ 0xd0
 800e530:	429c      	cmp	r4, r3
 800e532:	d105      	bne.n	800e540 <std+0x54>
 800e534:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e538:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e53c:	f000 b9ca 	b.w	800e8d4 <__retarget_lock_init_recursive>
 800e540:	bd10      	pop	{r4, pc}
 800e542:	bf00      	nop
 800e544:	0800e6b1 	.word	0x0800e6b1
 800e548:	0800e6d3 	.word	0x0800e6d3
 800e54c:	0800e70b 	.word	0x0800e70b
 800e550:	0800e72f 	.word	0x0800e72f
 800e554:	20004bdc 	.word	0x20004bdc

0800e558 <stdio_exit_handler>:
 800e558:	4a02      	ldr	r2, [pc, #8]	@ (800e564 <stdio_exit_handler+0xc>)
 800e55a:	4903      	ldr	r1, [pc, #12]	@ (800e568 <stdio_exit_handler+0x10>)
 800e55c:	4803      	ldr	r0, [pc, #12]	@ (800e56c <stdio_exit_handler+0x14>)
 800e55e:	f000 b869 	b.w	800e634 <_fwalk_sglue>
 800e562:	bf00      	nop
 800e564:	20000058 	.word	0x20000058
 800e568:	0800f209 	.word	0x0800f209
 800e56c:	20000068 	.word	0x20000068

0800e570 <cleanup_stdio>:
 800e570:	6841      	ldr	r1, [r0, #4]
 800e572:	4b0c      	ldr	r3, [pc, #48]	@ (800e5a4 <cleanup_stdio+0x34>)
 800e574:	4299      	cmp	r1, r3
 800e576:	b510      	push	{r4, lr}
 800e578:	4604      	mov	r4, r0
 800e57a:	d001      	beq.n	800e580 <cleanup_stdio+0x10>
 800e57c:	f000 fe44 	bl	800f208 <_fflush_r>
 800e580:	68a1      	ldr	r1, [r4, #8]
 800e582:	4b09      	ldr	r3, [pc, #36]	@ (800e5a8 <cleanup_stdio+0x38>)
 800e584:	4299      	cmp	r1, r3
 800e586:	d002      	beq.n	800e58e <cleanup_stdio+0x1e>
 800e588:	4620      	mov	r0, r4
 800e58a:	f000 fe3d 	bl	800f208 <_fflush_r>
 800e58e:	68e1      	ldr	r1, [r4, #12]
 800e590:	4b06      	ldr	r3, [pc, #24]	@ (800e5ac <cleanup_stdio+0x3c>)
 800e592:	4299      	cmp	r1, r3
 800e594:	d004      	beq.n	800e5a0 <cleanup_stdio+0x30>
 800e596:	4620      	mov	r0, r4
 800e598:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e59c:	f000 be34 	b.w	800f208 <_fflush_r>
 800e5a0:	bd10      	pop	{r4, pc}
 800e5a2:	bf00      	nop
 800e5a4:	20004bdc 	.word	0x20004bdc
 800e5a8:	20004c44 	.word	0x20004c44
 800e5ac:	20004cac 	.word	0x20004cac

0800e5b0 <global_stdio_init.part.0>:
 800e5b0:	b510      	push	{r4, lr}
 800e5b2:	4b0b      	ldr	r3, [pc, #44]	@ (800e5e0 <global_stdio_init.part.0+0x30>)
 800e5b4:	4c0b      	ldr	r4, [pc, #44]	@ (800e5e4 <global_stdio_init.part.0+0x34>)
 800e5b6:	4a0c      	ldr	r2, [pc, #48]	@ (800e5e8 <global_stdio_init.part.0+0x38>)
 800e5b8:	601a      	str	r2, [r3, #0]
 800e5ba:	4620      	mov	r0, r4
 800e5bc:	2200      	movs	r2, #0
 800e5be:	2104      	movs	r1, #4
 800e5c0:	f7ff ff94 	bl	800e4ec <std>
 800e5c4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e5c8:	2201      	movs	r2, #1
 800e5ca:	2109      	movs	r1, #9
 800e5cc:	f7ff ff8e 	bl	800e4ec <std>
 800e5d0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e5d4:	2202      	movs	r2, #2
 800e5d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e5da:	2112      	movs	r1, #18
 800e5dc:	f7ff bf86 	b.w	800e4ec <std>
 800e5e0:	20004d14 	.word	0x20004d14
 800e5e4:	20004bdc 	.word	0x20004bdc
 800e5e8:	0800e559 	.word	0x0800e559

0800e5ec <__sfp_lock_acquire>:
 800e5ec:	4801      	ldr	r0, [pc, #4]	@ (800e5f4 <__sfp_lock_acquire+0x8>)
 800e5ee:	f000 b972 	b.w	800e8d6 <__retarget_lock_acquire_recursive>
 800e5f2:	bf00      	nop
 800e5f4:	20004d1d 	.word	0x20004d1d

0800e5f8 <__sfp_lock_release>:
 800e5f8:	4801      	ldr	r0, [pc, #4]	@ (800e600 <__sfp_lock_release+0x8>)
 800e5fa:	f000 b96d 	b.w	800e8d8 <__retarget_lock_release_recursive>
 800e5fe:	bf00      	nop
 800e600:	20004d1d 	.word	0x20004d1d

0800e604 <__sinit>:
 800e604:	b510      	push	{r4, lr}
 800e606:	4604      	mov	r4, r0
 800e608:	f7ff fff0 	bl	800e5ec <__sfp_lock_acquire>
 800e60c:	6a23      	ldr	r3, [r4, #32]
 800e60e:	b11b      	cbz	r3, 800e618 <__sinit+0x14>
 800e610:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e614:	f7ff bff0 	b.w	800e5f8 <__sfp_lock_release>
 800e618:	4b04      	ldr	r3, [pc, #16]	@ (800e62c <__sinit+0x28>)
 800e61a:	6223      	str	r3, [r4, #32]
 800e61c:	4b04      	ldr	r3, [pc, #16]	@ (800e630 <__sinit+0x2c>)
 800e61e:	681b      	ldr	r3, [r3, #0]
 800e620:	2b00      	cmp	r3, #0
 800e622:	d1f5      	bne.n	800e610 <__sinit+0xc>
 800e624:	f7ff ffc4 	bl	800e5b0 <global_stdio_init.part.0>
 800e628:	e7f2      	b.n	800e610 <__sinit+0xc>
 800e62a:	bf00      	nop
 800e62c:	0800e571 	.word	0x0800e571
 800e630:	20004d14 	.word	0x20004d14

0800e634 <_fwalk_sglue>:
 800e634:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e638:	4607      	mov	r7, r0
 800e63a:	4688      	mov	r8, r1
 800e63c:	4614      	mov	r4, r2
 800e63e:	2600      	movs	r6, #0
 800e640:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e644:	f1b9 0901 	subs.w	r9, r9, #1
 800e648:	d505      	bpl.n	800e656 <_fwalk_sglue+0x22>
 800e64a:	6824      	ldr	r4, [r4, #0]
 800e64c:	2c00      	cmp	r4, #0
 800e64e:	d1f7      	bne.n	800e640 <_fwalk_sglue+0xc>
 800e650:	4630      	mov	r0, r6
 800e652:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e656:	89ab      	ldrh	r3, [r5, #12]
 800e658:	2b01      	cmp	r3, #1
 800e65a:	d907      	bls.n	800e66c <_fwalk_sglue+0x38>
 800e65c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e660:	3301      	adds	r3, #1
 800e662:	d003      	beq.n	800e66c <_fwalk_sglue+0x38>
 800e664:	4629      	mov	r1, r5
 800e666:	4638      	mov	r0, r7
 800e668:	47c0      	blx	r8
 800e66a:	4306      	orrs	r6, r0
 800e66c:	3568      	adds	r5, #104	@ 0x68
 800e66e:	e7e9      	b.n	800e644 <_fwalk_sglue+0x10>

0800e670 <siprintf>:
 800e670:	b40e      	push	{r1, r2, r3}
 800e672:	b500      	push	{lr}
 800e674:	b09c      	sub	sp, #112	@ 0x70
 800e676:	ab1d      	add	r3, sp, #116	@ 0x74
 800e678:	9002      	str	r0, [sp, #8]
 800e67a:	9006      	str	r0, [sp, #24]
 800e67c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800e680:	4809      	ldr	r0, [pc, #36]	@ (800e6a8 <siprintf+0x38>)
 800e682:	9107      	str	r1, [sp, #28]
 800e684:	9104      	str	r1, [sp, #16]
 800e686:	4909      	ldr	r1, [pc, #36]	@ (800e6ac <siprintf+0x3c>)
 800e688:	f853 2b04 	ldr.w	r2, [r3], #4
 800e68c:	9105      	str	r1, [sp, #20]
 800e68e:	6800      	ldr	r0, [r0, #0]
 800e690:	9301      	str	r3, [sp, #4]
 800e692:	a902      	add	r1, sp, #8
 800e694:	f000 faaa 	bl	800ebec <_svfiprintf_r>
 800e698:	9b02      	ldr	r3, [sp, #8]
 800e69a:	2200      	movs	r2, #0
 800e69c:	701a      	strb	r2, [r3, #0]
 800e69e:	b01c      	add	sp, #112	@ 0x70
 800e6a0:	f85d eb04 	ldr.w	lr, [sp], #4
 800e6a4:	b003      	add	sp, #12
 800e6a6:	4770      	bx	lr
 800e6a8:	20000064 	.word	0x20000064
 800e6ac:	ffff0208 	.word	0xffff0208

0800e6b0 <__sread>:
 800e6b0:	b510      	push	{r4, lr}
 800e6b2:	460c      	mov	r4, r1
 800e6b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e6b8:	f000 f8be 	bl	800e838 <_read_r>
 800e6bc:	2800      	cmp	r0, #0
 800e6be:	bfab      	itete	ge
 800e6c0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e6c2:	89a3      	ldrhlt	r3, [r4, #12]
 800e6c4:	181b      	addge	r3, r3, r0
 800e6c6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e6ca:	bfac      	ite	ge
 800e6cc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e6ce:	81a3      	strhlt	r3, [r4, #12]
 800e6d0:	bd10      	pop	{r4, pc}

0800e6d2 <__swrite>:
 800e6d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e6d6:	461f      	mov	r7, r3
 800e6d8:	898b      	ldrh	r3, [r1, #12]
 800e6da:	05db      	lsls	r3, r3, #23
 800e6dc:	4605      	mov	r5, r0
 800e6de:	460c      	mov	r4, r1
 800e6e0:	4616      	mov	r6, r2
 800e6e2:	d505      	bpl.n	800e6f0 <__swrite+0x1e>
 800e6e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e6e8:	2302      	movs	r3, #2
 800e6ea:	2200      	movs	r2, #0
 800e6ec:	f000 f892 	bl	800e814 <_lseek_r>
 800e6f0:	89a3      	ldrh	r3, [r4, #12]
 800e6f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e6f6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e6fa:	81a3      	strh	r3, [r4, #12]
 800e6fc:	4632      	mov	r2, r6
 800e6fe:	463b      	mov	r3, r7
 800e700:	4628      	mov	r0, r5
 800e702:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e706:	f000 b8a9 	b.w	800e85c <_write_r>

0800e70a <__sseek>:
 800e70a:	b510      	push	{r4, lr}
 800e70c:	460c      	mov	r4, r1
 800e70e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e712:	f000 f87f 	bl	800e814 <_lseek_r>
 800e716:	1c43      	adds	r3, r0, #1
 800e718:	89a3      	ldrh	r3, [r4, #12]
 800e71a:	bf15      	itete	ne
 800e71c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e71e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e722:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e726:	81a3      	strheq	r3, [r4, #12]
 800e728:	bf18      	it	ne
 800e72a:	81a3      	strhne	r3, [r4, #12]
 800e72c:	bd10      	pop	{r4, pc}

0800e72e <__sclose>:
 800e72e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e732:	f000 b809 	b.w	800e748 <_close_r>

0800e736 <memset>:
 800e736:	4402      	add	r2, r0
 800e738:	4603      	mov	r3, r0
 800e73a:	4293      	cmp	r3, r2
 800e73c:	d100      	bne.n	800e740 <memset+0xa>
 800e73e:	4770      	bx	lr
 800e740:	f803 1b01 	strb.w	r1, [r3], #1
 800e744:	e7f9      	b.n	800e73a <memset+0x4>
	...

0800e748 <_close_r>:
 800e748:	b538      	push	{r3, r4, r5, lr}
 800e74a:	4d06      	ldr	r5, [pc, #24]	@ (800e764 <_close_r+0x1c>)
 800e74c:	2300      	movs	r3, #0
 800e74e:	4604      	mov	r4, r0
 800e750:	4608      	mov	r0, r1
 800e752:	602b      	str	r3, [r5, #0]
 800e754:	f7f6 ff18 	bl	8005588 <_close>
 800e758:	1c43      	adds	r3, r0, #1
 800e75a:	d102      	bne.n	800e762 <_close_r+0x1a>
 800e75c:	682b      	ldr	r3, [r5, #0]
 800e75e:	b103      	cbz	r3, 800e762 <_close_r+0x1a>
 800e760:	6023      	str	r3, [r4, #0]
 800e762:	bd38      	pop	{r3, r4, r5, pc}
 800e764:	20004d18 	.word	0x20004d18

0800e768 <_reclaim_reent>:
 800e768:	4b29      	ldr	r3, [pc, #164]	@ (800e810 <_reclaim_reent+0xa8>)
 800e76a:	681b      	ldr	r3, [r3, #0]
 800e76c:	4283      	cmp	r3, r0
 800e76e:	b570      	push	{r4, r5, r6, lr}
 800e770:	4604      	mov	r4, r0
 800e772:	d04b      	beq.n	800e80c <_reclaim_reent+0xa4>
 800e774:	69c3      	ldr	r3, [r0, #28]
 800e776:	b1ab      	cbz	r3, 800e7a4 <_reclaim_reent+0x3c>
 800e778:	68db      	ldr	r3, [r3, #12]
 800e77a:	b16b      	cbz	r3, 800e798 <_reclaim_reent+0x30>
 800e77c:	2500      	movs	r5, #0
 800e77e:	69e3      	ldr	r3, [r4, #28]
 800e780:	68db      	ldr	r3, [r3, #12]
 800e782:	5959      	ldr	r1, [r3, r5]
 800e784:	2900      	cmp	r1, #0
 800e786:	d13b      	bne.n	800e800 <_reclaim_reent+0x98>
 800e788:	3504      	adds	r5, #4
 800e78a:	2d80      	cmp	r5, #128	@ 0x80
 800e78c:	d1f7      	bne.n	800e77e <_reclaim_reent+0x16>
 800e78e:	69e3      	ldr	r3, [r4, #28]
 800e790:	4620      	mov	r0, r4
 800e792:	68d9      	ldr	r1, [r3, #12]
 800e794:	f000 f8ce 	bl	800e934 <_free_r>
 800e798:	69e3      	ldr	r3, [r4, #28]
 800e79a:	6819      	ldr	r1, [r3, #0]
 800e79c:	b111      	cbz	r1, 800e7a4 <_reclaim_reent+0x3c>
 800e79e:	4620      	mov	r0, r4
 800e7a0:	f000 f8c8 	bl	800e934 <_free_r>
 800e7a4:	6961      	ldr	r1, [r4, #20]
 800e7a6:	b111      	cbz	r1, 800e7ae <_reclaim_reent+0x46>
 800e7a8:	4620      	mov	r0, r4
 800e7aa:	f000 f8c3 	bl	800e934 <_free_r>
 800e7ae:	69e1      	ldr	r1, [r4, #28]
 800e7b0:	b111      	cbz	r1, 800e7b8 <_reclaim_reent+0x50>
 800e7b2:	4620      	mov	r0, r4
 800e7b4:	f000 f8be 	bl	800e934 <_free_r>
 800e7b8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800e7ba:	b111      	cbz	r1, 800e7c2 <_reclaim_reent+0x5a>
 800e7bc:	4620      	mov	r0, r4
 800e7be:	f000 f8b9 	bl	800e934 <_free_r>
 800e7c2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e7c4:	b111      	cbz	r1, 800e7cc <_reclaim_reent+0x64>
 800e7c6:	4620      	mov	r0, r4
 800e7c8:	f000 f8b4 	bl	800e934 <_free_r>
 800e7cc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800e7ce:	b111      	cbz	r1, 800e7d6 <_reclaim_reent+0x6e>
 800e7d0:	4620      	mov	r0, r4
 800e7d2:	f000 f8af 	bl	800e934 <_free_r>
 800e7d6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800e7d8:	b111      	cbz	r1, 800e7e0 <_reclaim_reent+0x78>
 800e7da:	4620      	mov	r0, r4
 800e7dc:	f000 f8aa 	bl	800e934 <_free_r>
 800e7e0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800e7e2:	b111      	cbz	r1, 800e7ea <_reclaim_reent+0x82>
 800e7e4:	4620      	mov	r0, r4
 800e7e6:	f000 f8a5 	bl	800e934 <_free_r>
 800e7ea:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800e7ec:	b111      	cbz	r1, 800e7f4 <_reclaim_reent+0x8c>
 800e7ee:	4620      	mov	r0, r4
 800e7f0:	f000 f8a0 	bl	800e934 <_free_r>
 800e7f4:	6a23      	ldr	r3, [r4, #32]
 800e7f6:	b14b      	cbz	r3, 800e80c <_reclaim_reent+0xa4>
 800e7f8:	4620      	mov	r0, r4
 800e7fa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e7fe:	4718      	bx	r3
 800e800:	680e      	ldr	r6, [r1, #0]
 800e802:	4620      	mov	r0, r4
 800e804:	f000 f896 	bl	800e934 <_free_r>
 800e808:	4631      	mov	r1, r6
 800e80a:	e7bb      	b.n	800e784 <_reclaim_reent+0x1c>
 800e80c:	bd70      	pop	{r4, r5, r6, pc}
 800e80e:	bf00      	nop
 800e810:	20000064 	.word	0x20000064

0800e814 <_lseek_r>:
 800e814:	b538      	push	{r3, r4, r5, lr}
 800e816:	4d07      	ldr	r5, [pc, #28]	@ (800e834 <_lseek_r+0x20>)
 800e818:	4604      	mov	r4, r0
 800e81a:	4608      	mov	r0, r1
 800e81c:	4611      	mov	r1, r2
 800e81e:	2200      	movs	r2, #0
 800e820:	602a      	str	r2, [r5, #0]
 800e822:	461a      	mov	r2, r3
 800e824:	f7f6 fed7 	bl	80055d6 <_lseek>
 800e828:	1c43      	adds	r3, r0, #1
 800e82a:	d102      	bne.n	800e832 <_lseek_r+0x1e>
 800e82c:	682b      	ldr	r3, [r5, #0]
 800e82e:	b103      	cbz	r3, 800e832 <_lseek_r+0x1e>
 800e830:	6023      	str	r3, [r4, #0]
 800e832:	bd38      	pop	{r3, r4, r5, pc}
 800e834:	20004d18 	.word	0x20004d18

0800e838 <_read_r>:
 800e838:	b538      	push	{r3, r4, r5, lr}
 800e83a:	4d07      	ldr	r5, [pc, #28]	@ (800e858 <_read_r+0x20>)
 800e83c:	4604      	mov	r4, r0
 800e83e:	4608      	mov	r0, r1
 800e840:	4611      	mov	r1, r2
 800e842:	2200      	movs	r2, #0
 800e844:	602a      	str	r2, [r5, #0]
 800e846:	461a      	mov	r2, r3
 800e848:	f7f6 fe65 	bl	8005516 <_read>
 800e84c:	1c43      	adds	r3, r0, #1
 800e84e:	d102      	bne.n	800e856 <_read_r+0x1e>
 800e850:	682b      	ldr	r3, [r5, #0]
 800e852:	b103      	cbz	r3, 800e856 <_read_r+0x1e>
 800e854:	6023      	str	r3, [r4, #0]
 800e856:	bd38      	pop	{r3, r4, r5, pc}
 800e858:	20004d18 	.word	0x20004d18

0800e85c <_write_r>:
 800e85c:	b538      	push	{r3, r4, r5, lr}
 800e85e:	4d07      	ldr	r5, [pc, #28]	@ (800e87c <_write_r+0x20>)
 800e860:	4604      	mov	r4, r0
 800e862:	4608      	mov	r0, r1
 800e864:	4611      	mov	r1, r2
 800e866:	2200      	movs	r2, #0
 800e868:	602a      	str	r2, [r5, #0]
 800e86a:	461a      	mov	r2, r3
 800e86c:	f7f6 fe70 	bl	8005550 <_write>
 800e870:	1c43      	adds	r3, r0, #1
 800e872:	d102      	bne.n	800e87a <_write_r+0x1e>
 800e874:	682b      	ldr	r3, [r5, #0]
 800e876:	b103      	cbz	r3, 800e87a <_write_r+0x1e>
 800e878:	6023      	str	r3, [r4, #0]
 800e87a:	bd38      	pop	{r3, r4, r5, pc}
 800e87c:	20004d18 	.word	0x20004d18

0800e880 <__errno>:
 800e880:	4b01      	ldr	r3, [pc, #4]	@ (800e888 <__errno+0x8>)
 800e882:	6818      	ldr	r0, [r3, #0]
 800e884:	4770      	bx	lr
 800e886:	bf00      	nop
 800e888:	20000064 	.word	0x20000064

0800e88c <__libc_init_array>:
 800e88c:	b570      	push	{r4, r5, r6, lr}
 800e88e:	4d0d      	ldr	r5, [pc, #52]	@ (800e8c4 <__libc_init_array+0x38>)
 800e890:	4c0d      	ldr	r4, [pc, #52]	@ (800e8c8 <__libc_init_array+0x3c>)
 800e892:	1b64      	subs	r4, r4, r5
 800e894:	10a4      	asrs	r4, r4, #2
 800e896:	2600      	movs	r6, #0
 800e898:	42a6      	cmp	r6, r4
 800e89a:	d109      	bne.n	800e8b0 <__libc_init_array+0x24>
 800e89c:	4d0b      	ldr	r5, [pc, #44]	@ (800e8cc <__libc_init_array+0x40>)
 800e89e:	4c0c      	ldr	r4, [pc, #48]	@ (800e8d0 <__libc_init_array+0x44>)
 800e8a0:	f000 fff0 	bl	800f884 <_init>
 800e8a4:	1b64      	subs	r4, r4, r5
 800e8a6:	10a4      	asrs	r4, r4, #2
 800e8a8:	2600      	movs	r6, #0
 800e8aa:	42a6      	cmp	r6, r4
 800e8ac:	d105      	bne.n	800e8ba <__libc_init_array+0x2e>
 800e8ae:	bd70      	pop	{r4, r5, r6, pc}
 800e8b0:	f855 3b04 	ldr.w	r3, [r5], #4
 800e8b4:	4798      	blx	r3
 800e8b6:	3601      	adds	r6, #1
 800e8b8:	e7ee      	b.n	800e898 <__libc_init_array+0xc>
 800e8ba:	f855 3b04 	ldr.w	r3, [r5], #4
 800e8be:	4798      	blx	r3
 800e8c0:	3601      	adds	r6, #1
 800e8c2:	e7f2      	b.n	800e8aa <__libc_init_array+0x1e>
 800e8c4:	0801de30 	.word	0x0801de30
 800e8c8:	0801de30 	.word	0x0801de30
 800e8cc:	0801de30 	.word	0x0801de30
 800e8d0:	0801de34 	.word	0x0801de34

0800e8d4 <__retarget_lock_init_recursive>:
 800e8d4:	4770      	bx	lr

0800e8d6 <__retarget_lock_acquire_recursive>:
 800e8d6:	4770      	bx	lr

0800e8d8 <__retarget_lock_release_recursive>:
 800e8d8:	4770      	bx	lr

0800e8da <memcpy>:
 800e8da:	440a      	add	r2, r1
 800e8dc:	4291      	cmp	r1, r2
 800e8de:	f100 33ff 	add.w	r3, r0, #4294967295
 800e8e2:	d100      	bne.n	800e8e6 <memcpy+0xc>
 800e8e4:	4770      	bx	lr
 800e8e6:	b510      	push	{r4, lr}
 800e8e8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e8ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e8f0:	4291      	cmp	r1, r2
 800e8f2:	d1f9      	bne.n	800e8e8 <memcpy+0xe>
 800e8f4:	bd10      	pop	{r4, pc}
	...

0800e8f8 <__assert_func>:
 800e8f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e8fa:	4614      	mov	r4, r2
 800e8fc:	461a      	mov	r2, r3
 800e8fe:	4b09      	ldr	r3, [pc, #36]	@ (800e924 <__assert_func+0x2c>)
 800e900:	681b      	ldr	r3, [r3, #0]
 800e902:	4605      	mov	r5, r0
 800e904:	68d8      	ldr	r0, [r3, #12]
 800e906:	b954      	cbnz	r4, 800e91e <__assert_func+0x26>
 800e908:	4b07      	ldr	r3, [pc, #28]	@ (800e928 <__assert_func+0x30>)
 800e90a:	461c      	mov	r4, r3
 800e90c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e910:	9100      	str	r1, [sp, #0]
 800e912:	462b      	mov	r3, r5
 800e914:	4905      	ldr	r1, [pc, #20]	@ (800e92c <__assert_func+0x34>)
 800e916:	f000 fc9f 	bl	800f258 <fiprintf>
 800e91a:	f000 fcd9 	bl	800f2d0 <abort>
 800e91e:	4b04      	ldr	r3, [pc, #16]	@ (800e930 <__assert_func+0x38>)
 800e920:	e7f4      	b.n	800e90c <__assert_func+0x14>
 800e922:	bf00      	nop
 800e924:	20000064 	.word	0x20000064
 800e928:	0801ddf2 	.word	0x0801ddf2
 800e92c:	0801ddc4 	.word	0x0801ddc4
 800e930:	0801ddb7 	.word	0x0801ddb7

0800e934 <_free_r>:
 800e934:	b538      	push	{r3, r4, r5, lr}
 800e936:	4605      	mov	r5, r0
 800e938:	2900      	cmp	r1, #0
 800e93a:	d041      	beq.n	800e9c0 <_free_r+0x8c>
 800e93c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e940:	1f0c      	subs	r4, r1, #4
 800e942:	2b00      	cmp	r3, #0
 800e944:	bfb8      	it	lt
 800e946:	18e4      	addlt	r4, r4, r3
 800e948:	f000 f8e8 	bl	800eb1c <__malloc_lock>
 800e94c:	4a1d      	ldr	r2, [pc, #116]	@ (800e9c4 <_free_r+0x90>)
 800e94e:	6813      	ldr	r3, [r2, #0]
 800e950:	b933      	cbnz	r3, 800e960 <_free_r+0x2c>
 800e952:	6063      	str	r3, [r4, #4]
 800e954:	6014      	str	r4, [r2, #0]
 800e956:	4628      	mov	r0, r5
 800e958:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e95c:	f000 b8e4 	b.w	800eb28 <__malloc_unlock>
 800e960:	42a3      	cmp	r3, r4
 800e962:	d908      	bls.n	800e976 <_free_r+0x42>
 800e964:	6820      	ldr	r0, [r4, #0]
 800e966:	1821      	adds	r1, r4, r0
 800e968:	428b      	cmp	r3, r1
 800e96a:	bf01      	itttt	eq
 800e96c:	6819      	ldreq	r1, [r3, #0]
 800e96e:	685b      	ldreq	r3, [r3, #4]
 800e970:	1809      	addeq	r1, r1, r0
 800e972:	6021      	streq	r1, [r4, #0]
 800e974:	e7ed      	b.n	800e952 <_free_r+0x1e>
 800e976:	461a      	mov	r2, r3
 800e978:	685b      	ldr	r3, [r3, #4]
 800e97a:	b10b      	cbz	r3, 800e980 <_free_r+0x4c>
 800e97c:	42a3      	cmp	r3, r4
 800e97e:	d9fa      	bls.n	800e976 <_free_r+0x42>
 800e980:	6811      	ldr	r1, [r2, #0]
 800e982:	1850      	adds	r0, r2, r1
 800e984:	42a0      	cmp	r0, r4
 800e986:	d10b      	bne.n	800e9a0 <_free_r+0x6c>
 800e988:	6820      	ldr	r0, [r4, #0]
 800e98a:	4401      	add	r1, r0
 800e98c:	1850      	adds	r0, r2, r1
 800e98e:	4283      	cmp	r3, r0
 800e990:	6011      	str	r1, [r2, #0]
 800e992:	d1e0      	bne.n	800e956 <_free_r+0x22>
 800e994:	6818      	ldr	r0, [r3, #0]
 800e996:	685b      	ldr	r3, [r3, #4]
 800e998:	6053      	str	r3, [r2, #4]
 800e99a:	4408      	add	r0, r1
 800e99c:	6010      	str	r0, [r2, #0]
 800e99e:	e7da      	b.n	800e956 <_free_r+0x22>
 800e9a0:	d902      	bls.n	800e9a8 <_free_r+0x74>
 800e9a2:	230c      	movs	r3, #12
 800e9a4:	602b      	str	r3, [r5, #0]
 800e9a6:	e7d6      	b.n	800e956 <_free_r+0x22>
 800e9a8:	6820      	ldr	r0, [r4, #0]
 800e9aa:	1821      	adds	r1, r4, r0
 800e9ac:	428b      	cmp	r3, r1
 800e9ae:	bf04      	itt	eq
 800e9b0:	6819      	ldreq	r1, [r3, #0]
 800e9b2:	685b      	ldreq	r3, [r3, #4]
 800e9b4:	6063      	str	r3, [r4, #4]
 800e9b6:	bf04      	itt	eq
 800e9b8:	1809      	addeq	r1, r1, r0
 800e9ba:	6021      	streq	r1, [r4, #0]
 800e9bc:	6054      	str	r4, [r2, #4]
 800e9be:	e7ca      	b.n	800e956 <_free_r+0x22>
 800e9c0:	bd38      	pop	{r3, r4, r5, pc}
 800e9c2:	bf00      	nop
 800e9c4:	20004d24 	.word	0x20004d24

0800e9c8 <malloc>:
 800e9c8:	4b02      	ldr	r3, [pc, #8]	@ (800e9d4 <malloc+0xc>)
 800e9ca:	4601      	mov	r1, r0
 800e9cc:	6818      	ldr	r0, [r3, #0]
 800e9ce:	f000 b825 	b.w	800ea1c <_malloc_r>
 800e9d2:	bf00      	nop
 800e9d4:	20000064 	.word	0x20000064

0800e9d8 <sbrk_aligned>:
 800e9d8:	b570      	push	{r4, r5, r6, lr}
 800e9da:	4e0f      	ldr	r6, [pc, #60]	@ (800ea18 <sbrk_aligned+0x40>)
 800e9dc:	460c      	mov	r4, r1
 800e9de:	6831      	ldr	r1, [r6, #0]
 800e9e0:	4605      	mov	r5, r0
 800e9e2:	b911      	cbnz	r1, 800e9ea <sbrk_aligned+0x12>
 800e9e4:	f000 fc64 	bl	800f2b0 <_sbrk_r>
 800e9e8:	6030      	str	r0, [r6, #0]
 800e9ea:	4621      	mov	r1, r4
 800e9ec:	4628      	mov	r0, r5
 800e9ee:	f000 fc5f 	bl	800f2b0 <_sbrk_r>
 800e9f2:	1c43      	adds	r3, r0, #1
 800e9f4:	d103      	bne.n	800e9fe <sbrk_aligned+0x26>
 800e9f6:	f04f 34ff 	mov.w	r4, #4294967295
 800e9fa:	4620      	mov	r0, r4
 800e9fc:	bd70      	pop	{r4, r5, r6, pc}
 800e9fe:	1cc4      	adds	r4, r0, #3
 800ea00:	f024 0403 	bic.w	r4, r4, #3
 800ea04:	42a0      	cmp	r0, r4
 800ea06:	d0f8      	beq.n	800e9fa <sbrk_aligned+0x22>
 800ea08:	1a21      	subs	r1, r4, r0
 800ea0a:	4628      	mov	r0, r5
 800ea0c:	f000 fc50 	bl	800f2b0 <_sbrk_r>
 800ea10:	3001      	adds	r0, #1
 800ea12:	d1f2      	bne.n	800e9fa <sbrk_aligned+0x22>
 800ea14:	e7ef      	b.n	800e9f6 <sbrk_aligned+0x1e>
 800ea16:	bf00      	nop
 800ea18:	20004d20 	.word	0x20004d20

0800ea1c <_malloc_r>:
 800ea1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ea20:	1ccd      	adds	r5, r1, #3
 800ea22:	f025 0503 	bic.w	r5, r5, #3
 800ea26:	3508      	adds	r5, #8
 800ea28:	2d0c      	cmp	r5, #12
 800ea2a:	bf38      	it	cc
 800ea2c:	250c      	movcc	r5, #12
 800ea2e:	2d00      	cmp	r5, #0
 800ea30:	4606      	mov	r6, r0
 800ea32:	db01      	blt.n	800ea38 <_malloc_r+0x1c>
 800ea34:	42a9      	cmp	r1, r5
 800ea36:	d904      	bls.n	800ea42 <_malloc_r+0x26>
 800ea38:	230c      	movs	r3, #12
 800ea3a:	6033      	str	r3, [r6, #0]
 800ea3c:	2000      	movs	r0, #0
 800ea3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ea42:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800eb18 <_malloc_r+0xfc>
 800ea46:	f000 f869 	bl	800eb1c <__malloc_lock>
 800ea4a:	f8d8 3000 	ldr.w	r3, [r8]
 800ea4e:	461c      	mov	r4, r3
 800ea50:	bb44      	cbnz	r4, 800eaa4 <_malloc_r+0x88>
 800ea52:	4629      	mov	r1, r5
 800ea54:	4630      	mov	r0, r6
 800ea56:	f7ff ffbf 	bl	800e9d8 <sbrk_aligned>
 800ea5a:	1c43      	adds	r3, r0, #1
 800ea5c:	4604      	mov	r4, r0
 800ea5e:	d158      	bne.n	800eb12 <_malloc_r+0xf6>
 800ea60:	f8d8 4000 	ldr.w	r4, [r8]
 800ea64:	4627      	mov	r7, r4
 800ea66:	2f00      	cmp	r7, #0
 800ea68:	d143      	bne.n	800eaf2 <_malloc_r+0xd6>
 800ea6a:	2c00      	cmp	r4, #0
 800ea6c:	d04b      	beq.n	800eb06 <_malloc_r+0xea>
 800ea6e:	6823      	ldr	r3, [r4, #0]
 800ea70:	4639      	mov	r1, r7
 800ea72:	4630      	mov	r0, r6
 800ea74:	eb04 0903 	add.w	r9, r4, r3
 800ea78:	f000 fc1a 	bl	800f2b0 <_sbrk_r>
 800ea7c:	4581      	cmp	r9, r0
 800ea7e:	d142      	bne.n	800eb06 <_malloc_r+0xea>
 800ea80:	6821      	ldr	r1, [r4, #0]
 800ea82:	1a6d      	subs	r5, r5, r1
 800ea84:	4629      	mov	r1, r5
 800ea86:	4630      	mov	r0, r6
 800ea88:	f7ff ffa6 	bl	800e9d8 <sbrk_aligned>
 800ea8c:	3001      	adds	r0, #1
 800ea8e:	d03a      	beq.n	800eb06 <_malloc_r+0xea>
 800ea90:	6823      	ldr	r3, [r4, #0]
 800ea92:	442b      	add	r3, r5
 800ea94:	6023      	str	r3, [r4, #0]
 800ea96:	f8d8 3000 	ldr.w	r3, [r8]
 800ea9a:	685a      	ldr	r2, [r3, #4]
 800ea9c:	bb62      	cbnz	r2, 800eaf8 <_malloc_r+0xdc>
 800ea9e:	f8c8 7000 	str.w	r7, [r8]
 800eaa2:	e00f      	b.n	800eac4 <_malloc_r+0xa8>
 800eaa4:	6822      	ldr	r2, [r4, #0]
 800eaa6:	1b52      	subs	r2, r2, r5
 800eaa8:	d420      	bmi.n	800eaec <_malloc_r+0xd0>
 800eaaa:	2a0b      	cmp	r2, #11
 800eaac:	d917      	bls.n	800eade <_malloc_r+0xc2>
 800eaae:	1961      	adds	r1, r4, r5
 800eab0:	42a3      	cmp	r3, r4
 800eab2:	6025      	str	r5, [r4, #0]
 800eab4:	bf18      	it	ne
 800eab6:	6059      	strne	r1, [r3, #4]
 800eab8:	6863      	ldr	r3, [r4, #4]
 800eaba:	bf08      	it	eq
 800eabc:	f8c8 1000 	streq.w	r1, [r8]
 800eac0:	5162      	str	r2, [r4, r5]
 800eac2:	604b      	str	r3, [r1, #4]
 800eac4:	4630      	mov	r0, r6
 800eac6:	f000 f82f 	bl	800eb28 <__malloc_unlock>
 800eaca:	f104 000b 	add.w	r0, r4, #11
 800eace:	1d23      	adds	r3, r4, #4
 800ead0:	f020 0007 	bic.w	r0, r0, #7
 800ead4:	1ac2      	subs	r2, r0, r3
 800ead6:	bf1c      	itt	ne
 800ead8:	1a1b      	subne	r3, r3, r0
 800eada:	50a3      	strne	r3, [r4, r2]
 800eadc:	e7af      	b.n	800ea3e <_malloc_r+0x22>
 800eade:	6862      	ldr	r2, [r4, #4]
 800eae0:	42a3      	cmp	r3, r4
 800eae2:	bf0c      	ite	eq
 800eae4:	f8c8 2000 	streq.w	r2, [r8]
 800eae8:	605a      	strne	r2, [r3, #4]
 800eaea:	e7eb      	b.n	800eac4 <_malloc_r+0xa8>
 800eaec:	4623      	mov	r3, r4
 800eaee:	6864      	ldr	r4, [r4, #4]
 800eaf0:	e7ae      	b.n	800ea50 <_malloc_r+0x34>
 800eaf2:	463c      	mov	r4, r7
 800eaf4:	687f      	ldr	r7, [r7, #4]
 800eaf6:	e7b6      	b.n	800ea66 <_malloc_r+0x4a>
 800eaf8:	461a      	mov	r2, r3
 800eafa:	685b      	ldr	r3, [r3, #4]
 800eafc:	42a3      	cmp	r3, r4
 800eafe:	d1fb      	bne.n	800eaf8 <_malloc_r+0xdc>
 800eb00:	2300      	movs	r3, #0
 800eb02:	6053      	str	r3, [r2, #4]
 800eb04:	e7de      	b.n	800eac4 <_malloc_r+0xa8>
 800eb06:	230c      	movs	r3, #12
 800eb08:	6033      	str	r3, [r6, #0]
 800eb0a:	4630      	mov	r0, r6
 800eb0c:	f000 f80c 	bl	800eb28 <__malloc_unlock>
 800eb10:	e794      	b.n	800ea3c <_malloc_r+0x20>
 800eb12:	6005      	str	r5, [r0, #0]
 800eb14:	e7d6      	b.n	800eac4 <_malloc_r+0xa8>
 800eb16:	bf00      	nop
 800eb18:	20004d24 	.word	0x20004d24

0800eb1c <__malloc_lock>:
 800eb1c:	4801      	ldr	r0, [pc, #4]	@ (800eb24 <__malloc_lock+0x8>)
 800eb1e:	f7ff beda 	b.w	800e8d6 <__retarget_lock_acquire_recursive>
 800eb22:	bf00      	nop
 800eb24:	20004d1c 	.word	0x20004d1c

0800eb28 <__malloc_unlock>:
 800eb28:	4801      	ldr	r0, [pc, #4]	@ (800eb30 <__malloc_unlock+0x8>)
 800eb2a:	f7ff bed5 	b.w	800e8d8 <__retarget_lock_release_recursive>
 800eb2e:	bf00      	nop
 800eb30:	20004d1c 	.word	0x20004d1c

0800eb34 <__ssputs_r>:
 800eb34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eb38:	688e      	ldr	r6, [r1, #8]
 800eb3a:	461f      	mov	r7, r3
 800eb3c:	42be      	cmp	r6, r7
 800eb3e:	680b      	ldr	r3, [r1, #0]
 800eb40:	4682      	mov	sl, r0
 800eb42:	460c      	mov	r4, r1
 800eb44:	4690      	mov	r8, r2
 800eb46:	d82d      	bhi.n	800eba4 <__ssputs_r+0x70>
 800eb48:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800eb4c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800eb50:	d026      	beq.n	800eba0 <__ssputs_r+0x6c>
 800eb52:	6965      	ldr	r5, [r4, #20]
 800eb54:	6909      	ldr	r1, [r1, #16]
 800eb56:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800eb5a:	eba3 0901 	sub.w	r9, r3, r1
 800eb5e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800eb62:	1c7b      	adds	r3, r7, #1
 800eb64:	444b      	add	r3, r9
 800eb66:	106d      	asrs	r5, r5, #1
 800eb68:	429d      	cmp	r5, r3
 800eb6a:	bf38      	it	cc
 800eb6c:	461d      	movcc	r5, r3
 800eb6e:	0553      	lsls	r3, r2, #21
 800eb70:	d527      	bpl.n	800ebc2 <__ssputs_r+0x8e>
 800eb72:	4629      	mov	r1, r5
 800eb74:	f7ff ff52 	bl	800ea1c <_malloc_r>
 800eb78:	4606      	mov	r6, r0
 800eb7a:	b360      	cbz	r0, 800ebd6 <__ssputs_r+0xa2>
 800eb7c:	6921      	ldr	r1, [r4, #16]
 800eb7e:	464a      	mov	r2, r9
 800eb80:	f7ff feab 	bl	800e8da <memcpy>
 800eb84:	89a3      	ldrh	r3, [r4, #12]
 800eb86:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800eb8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eb8e:	81a3      	strh	r3, [r4, #12]
 800eb90:	6126      	str	r6, [r4, #16]
 800eb92:	6165      	str	r5, [r4, #20]
 800eb94:	444e      	add	r6, r9
 800eb96:	eba5 0509 	sub.w	r5, r5, r9
 800eb9a:	6026      	str	r6, [r4, #0]
 800eb9c:	60a5      	str	r5, [r4, #8]
 800eb9e:	463e      	mov	r6, r7
 800eba0:	42be      	cmp	r6, r7
 800eba2:	d900      	bls.n	800eba6 <__ssputs_r+0x72>
 800eba4:	463e      	mov	r6, r7
 800eba6:	6820      	ldr	r0, [r4, #0]
 800eba8:	4632      	mov	r2, r6
 800ebaa:	4641      	mov	r1, r8
 800ebac:	f000 fb66 	bl	800f27c <memmove>
 800ebb0:	68a3      	ldr	r3, [r4, #8]
 800ebb2:	1b9b      	subs	r3, r3, r6
 800ebb4:	60a3      	str	r3, [r4, #8]
 800ebb6:	6823      	ldr	r3, [r4, #0]
 800ebb8:	4433      	add	r3, r6
 800ebba:	6023      	str	r3, [r4, #0]
 800ebbc:	2000      	movs	r0, #0
 800ebbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ebc2:	462a      	mov	r2, r5
 800ebc4:	f000 fb8b 	bl	800f2de <_realloc_r>
 800ebc8:	4606      	mov	r6, r0
 800ebca:	2800      	cmp	r0, #0
 800ebcc:	d1e0      	bne.n	800eb90 <__ssputs_r+0x5c>
 800ebce:	6921      	ldr	r1, [r4, #16]
 800ebd0:	4650      	mov	r0, sl
 800ebd2:	f7ff feaf 	bl	800e934 <_free_r>
 800ebd6:	230c      	movs	r3, #12
 800ebd8:	f8ca 3000 	str.w	r3, [sl]
 800ebdc:	89a3      	ldrh	r3, [r4, #12]
 800ebde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ebe2:	81a3      	strh	r3, [r4, #12]
 800ebe4:	f04f 30ff 	mov.w	r0, #4294967295
 800ebe8:	e7e9      	b.n	800ebbe <__ssputs_r+0x8a>
	...

0800ebec <_svfiprintf_r>:
 800ebec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebf0:	4698      	mov	r8, r3
 800ebf2:	898b      	ldrh	r3, [r1, #12]
 800ebf4:	061b      	lsls	r3, r3, #24
 800ebf6:	b09d      	sub	sp, #116	@ 0x74
 800ebf8:	4607      	mov	r7, r0
 800ebfa:	460d      	mov	r5, r1
 800ebfc:	4614      	mov	r4, r2
 800ebfe:	d510      	bpl.n	800ec22 <_svfiprintf_r+0x36>
 800ec00:	690b      	ldr	r3, [r1, #16]
 800ec02:	b973      	cbnz	r3, 800ec22 <_svfiprintf_r+0x36>
 800ec04:	2140      	movs	r1, #64	@ 0x40
 800ec06:	f7ff ff09 	bl	800ea1c <_malloc_r>
 800ec0a:	6028      	str	r0, [r5, #0]
 800ec0c:	6128      	str	r0, [r5, #16]
 800ec0e:	b930      	cbnz	r0, 800ec1e <_svfiprintf_r+0x32>
 800ec10:	230c      	movs	r3, #12
 800ec12:	603b      	str	r3, [r7, #0]
 800ec14:	f04f 30ff 	mov.w	r0, #4294967295
 800ec18:	b01d      	add	sp, #116	@ 0x74
 800ec1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec1e:	2340      	movs	r3, #64	@ 0x40
 800ec20:	616b      	str	r3, [r5, #20]
 800ec22:	2300      	movs	r3, #0
 800ec24:	9309      	str	r3, [sp, #36]	@ 0x24
 800ec26:	2320      	movs	r3, #32
 800ec28:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ec2c:	f8cd 800c 	str.w	r8, [sp, #12]
 800ec30:	2330      	movs	r3, #48	@ 0x30
 800ec32:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800edd0 <_svfiprintf_r+0x1e4>
 800ec36:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ec3a:	f04f 0901 	mov.w	r9, #1
 800ec3e:	4623      	mov	r3, r4
 800ec40:	469a      	mov	sl, r3
 800ec42:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ec46:	b10a      	cbz	r2, 800ec4c <_svfiprintf_r+0x60>
 800ec48:	2a25      	cmp	r2, #37	@ 0x25
 800ec4a:	d1f9      	bne.n	800ec40 <_svfiprintf_r+0x54>
 800ec4c:	ebba 0b04 	subs.w	fp, sl, r4
 800ec50:	d00b      	beq.n	800ec6a <_svfiprintf_r+0x7e>
 800ec52:	465b      	mov	r3, fp
 800ec54:	4622      	mov	r2, r4
 800ec56:	4629      	mov	r1, r5
 800ec58:	4638      	mov	r0, r7
 800ec5a:	f7ff ff6b 	bl	800eb34 <__ssputs_r>
 800ec5e:	3001      	adds	r0, #1
 800ec60:	f000 80a7 	beq.w	800edb2 <_svfiprintf_r+0x1c6>
 800ec64:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ec66:	445a      	add	r2, fp
 800ec68:	9209      	str	r2, [sp, #36]	@ 0x24
 800ec6a:	f89a 3000 	ldrb.w	r3, [sl]
 800ec6e:	2b00      	cmp	r3, #0
 800ec70:	f000 809f 	beq.w	800edb2 <_svfiprintf_r+0x1c6>
 800ec74:	2300      	movs	r3, #0
 800ec76:	f04f 32ff 	mov.w	r2, #4294967295
 800ec7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ec7e:	f10a 0a01 	add.w	sl, sl, #1
 800ec82:	9304      	str	r3, [sp, #16]
 800ec84:	9307      	str	r3, [sp, #28]
 800ec86:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ec8a:	931a      	str	r3, [sp, #104]	@ 0x68
 800ec8c:	4654      	mov	r4, sl
 800ec8e:	2205      	movs	r2, #5
 800ec90:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ec94:	484e      	ldr	r0, [pc, #312]	@ (800edd0 <_svfiprintf_r+0x1e4>)
 800ec96:	f7f1 fabb 	bl	8000210 <memchr>
 800ec9a:	9a04      	ldr	r2, [sp, #16]
 800ec9c:	b9d8      	cbnz	r0, 800ecd6 <_svfiprintf_r+0xea>
 800ec9e:	06d0      	lsls	r0, r2, #27
 800eca0:	bf44      	itt	mi
 800eca2:	2320      	movmi	r3, #32
 800eca4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800eca8:	0711      	lsls	r1, r2, #28
 800ecaa:	bf44      	itt	mi
 800ecac:	232b      	movmi	r3, #43	@ 0x2b
 800ecae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ecb2:	f89a 3000 	ldrb.w	r3, [sl]
 800ecb6:	2b2a      	cmp	r3, #42	@ 0x2a
 800ecb8:	d015      	beq.n	800ece6 <_svfiprintf_r+0xfa>
 800ecba:	9a07      	ldr	r2, [sp, #28]
 800ecbc:	4654      	mov	r4, sl
 800ecbe:	2000      	movs	r0, #0
 800ecc0:	f04f 0c0a 	mov.w	ip, #10
 800ecc4:	4621      	mov	r1, r4
 800ecc6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ecca:	3b30      	subs	r3, #48	@ 0x30
 800eccc:	2b09      	cmp	r3, #9
 800ecce:	d94b      	bls.n	800ed68 <_svfiprintf_r+0x17c>
 800ecd0:	b1b0      	cbz	r0, 800ed00 <_svfiprintf_r+0x114>
 800ecd2:	9207      	str	r2, [sp, #28]
 800ecd4:	e014      	b.n	800ed00 <_svfiprintf_r+0x114>
 800ecd6:	eba0 0308 	sub.w	r3, r0, r8
 800ecda:	fa09 f303 	lsl.w	r3, r9, r3
 800ecde:	4313      	orrs	r3, r2
 800ece0:	9304      	str	r3, [sp, #16]
 800ece2:	46a2      	mov	sl, r4
 800ece4:	e7d2      	b.n	800ec8c <_svfiprintf_r+0xa0>
 800ece6:	9b03      	ldr	r3, [sp, #12]
 800ece8:	1d19      	adds	r1, r3, #4
 800ecea:	681b      	ldr	r3, [r3, #0]
 800ecec:	9103      	str	r1, [sp, #12]
 800ecee:	2b00      	cmp	r3, #0
 800ecf0:	bfbb      	ittet	lt
 800ecf2:	425b      	neglt	r3, r3
 800ecf4:	f042 0202 	orrlt.w	r2, r2, #2
 800ecf8:	9307      	strge	r3, [sp, #28]
 800ecfa:	9307      	strlt	r3, [sp, #28]
 800ecfc:	bfb8      	it	lt
 800ecfe:	9204      	strlt	r2, [sp, #16]
 800ed00:	7823      	ldrb	r3, [r4, #0]
 800ed02:	2b2e      	cmp	r3, #46	@ 0x2e
 800ed04:	d10a      	bne.n	800ed1c <_svfiprintf_r+0x130>
 800ed06:	7863      	ldrb	r3, [r4, #1]
 800ed08:	2b2a      	cmp	r3, #42	@ 0x2a
 800ed0a:	d132      	bne.n	800ed72 <_svfiprintf_r+0x186>
 800ed0c:	9b03      	ldr	r3, [sp, #12]
 800ed0e:	1d1a      	adds	r2, r3, #4
 800ed10:	681b      	ldr	r3, [r3, #0]
 800ed12:	9203      	str	r2, [sp, #12]
 800ed14:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ed18:	3402      	adds	r4, #2
 800ed1a:	9305      	str	r3, [sp, #20]
 800ed1c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ede0 <_svfiprintf_r+0x1f4>
 800ed20:	7821      	ldrb	r1, [r4, #0]
 800ed22:	2203      	movs	r2, #3
 800ed24:	4650      	mov	r0, sl
 800ed26:	f7f1 fa73 	bl	8000210 <memchr>
 800ed2a:	b138      	cbz	r0, 800ed3c <_svfiprintf_r+0x150>
 800ed2c:	9b04      	ldr	r3, [sp, #16]
 800ed2e:	eba0 000a 	sub.w	r0, r0, sl
 800ed32:	2240      	movs	r2, #64	@ 0x40
 800ed34:	4082      	lsls	r2, r0
 800ed36:	4313      	orrs	r3, r2
 800ed38:	3401      	adds	r4, #1
 800ed3a:	9304      	str	r3, [sp, #16]
 800ed3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed40:	4824      	ldr	r0, [pc, #144]	@ (800edd4 <_svfiprintf_r+0x1e8>)
 800ed42:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ed46:	2206      	movs	r2, #6
 800ed48:	f7f1 fa62 	bl	8000210 <memchr>
 800ed4c:	2800      	cmp	r0, #0
 800ed4e:	d036      	beq.n	800edbe <_svfiprintf_r+0x1d2>
 800ed50:	4b21      	ldr	r3, [pc, #132]	@ (800edd8 <_svfiprintf_r+0x1ec>)
 800ed52:	bb1b      	cbnz	r3, 800ed9c <_svfiprintf_r+0x1b0>
 800ed54:	9b03      	ldr	r3, [sp, #12]
 800ed56:	3307      	adds	r3, #7
 800ed58:	f023 0307 	bic.w	r3, r3, #7
 800ed5c:	3308      	adds	r3, #8
 800ed5e:	9303      	str	r3, [sp, #12]
 800ed60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ed62:	4433      	add	r3, r6
 800ed64:	9309      	str	r3, [sp, #36]	@ 0x24
 800ed66:	e76a      	b.n	800ec3e <_svfiprintf_r+0x52>
 800ed68:	fb0c 3202 	mla	r2, ip, r2, r3
 800ed6c:	460c      	mov	r4, r1
 800ed6e:	2001      	movs	r0, #1
 800ed70:	e7a8      	b.n	800ecc4 <_svfiprintf_r+0xd8>
 800ed72:	2300      	movs	r3, #0
 800ed74:	3401      	adds	r4, #1
 800ed76:	9305      	str	r3, [sp, #20]
 800ed78:	4619      	mov	r1, r3
 800ed7a:	f04f 0c0a 	mov.w	ip, #10
 800ed7e:	4620      	mov	r0, r4
 800ed80:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ed84:	3a30      	subs	r2, #48	@ 0x30
 800ed86:	2a09      	cmp	r2, #9
 800ed88:	d903      	bls.n	800ed92 <_svfiprintf_r+0x1a6>
 800ed8a:	2b00      	cmp	r3, #0
 800ed8c:	d0c6      	beq.n	800ed1c <_svfiprintf_r+0x130>
 800ed8e:	9105      	str	r1, [sp, #20]
 800ed90:	e7c4      	b.n	800ed1c <_svfiprintf_r+0x130>
 800ed92:	fb0c 2101 	mla	r1, ip, r1, r2
 800ed96:	4604      	mov	r4, r0
 800ed98:	2301      	movs	r3, #1
 800ed9a:	e7f0      	b.n	800ed7e <_svfiprintf_r+0x192>
 800ed9c:	ab03      	add	r3, sp, #12
 800ed9e:	9300      	str	r3, [sp, #0]
 800eda0:	462a      	mov	r2, r5
 800eda2:	4b0e      	ldr	r3, [pc, #56]	@ (800eddc <_svfiprintf_r+0x1f0>)
 800eda4:	a904      	add	r1, sp, #16
 800eda6:	4638      	mov	r0, r7
 800eda8:	f3af 8000 	nop.w
 800edac:	1c42      	adds	r2, r0, #1
 800edae:	4606      	mov	r6, r0
 800edb0:	d1d6      	bne.n	800ed60 <_svfiprintf_r+0x174>
 800edb2:	89ab      	ldrh	r3, [r5, #12]
 800edb4:	065b      	lsls	r3, r3, #25
 800edb6:	f53f af2d 	bmi.w	800ec14 <_svfiprintf_r+0x28>
 800edba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800edbc:	e72c      	b.n	800ec18 <_svfiprintf_r+0x2c>
 800edbe:	ab03      	add	r3, sp, #12
 800edc0:	9300      	str	r3, [sp, #0]
 800edc2:	462a      	mov	r2, r5
 800edc4:	4b05      	ldr	r3, [pc, #20]	@ (800eddc <_svfiprintf_r+0x1f0>)
 800edc6:	a904      	add	r1, sp, #16
 800edc8:	4638      	mov	r0, r7
 800edca:	f000 f879 	bl	800eec0 <_printf_i>
 800edce:	e7ed      	b.n	800edac <_svfiprintf_r+0x1c0>
 800edd0:	0801ddf3 	.word	0x0801ddf3
 800edd4:	0801ddfd 	.word	0x0801ddfd
 800edd8:	00000000 	.word	0x00000000
 800eddc:	0800eb35 	.word	0x0800eb35
 800ede0:	0801ddf9 	.word	0x0801ddf9

0800ede4 <_printf_common>:
 800ede4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ede8:	4616      	mov	r6, r2
 800edea:	4698      	mov	r8, r3
 800edec:	688a      	ldr	r2, [r1, #8]
 800edee:	690b      	ldr	r3, [r1, #16]
 800edf0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800edf4:	4293      	cmp	r3, r2
 800edf6:	bfb8      	it	lt
 800edf8:	4613      	movlt	r3, r2
 800edfa:	6033      	str	r3, [r6, #0]
 800edfc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ee00:	4607      	mov	r7, r0
 800ee02:	460c      	mov	r4, r1
 800ee04:	b10a      	cbz	r2, 800ee0a <_printf_common+0x26>
 800ee06:	3301      	adds	r3, #1
 800ee08:	6033      	str	r3, [r6, #0]
 800ee0a:	6823      	ldr	r3, [r4, #0]
 800ee0c:	0699      	lsls	r1, r3, #26
 800ee0e:	bf42      	ittt	mi
 800ee10:	6833      	ldrmi	r3, [r6, #0]
 800ee12:	3302      	addmi	r3, #2
 800ee14:	6033      	strmi	r3, [r6, #0]
 800ee16:	6825      	ldr	r5, [r4, #0]
 800ee18:	f015 0506 	ands.w	r5, r5, #6
 800ee1c:	d106      	bne.n	800ee2c <_printf_common+0x48>
 800ee1e:	f104 0a19 	add.w	sl, r4, #25
 800ee22:	68e3      	ldr	r3, [r4, #12]
 800ee24:	6832      	ldr	r2, [r6, #0]
 800ee26:	1a9b      	subs	r3, r3, r2
 800ee28:	42ab      	cmp	r3, r5
 800ee2a:	dc26      	bgt.n	800ee7a <_printf_common+0x96>
 800ee2c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ee30:	6822      	ldr	r2, [r4, #0]
 800ee32:	3b00      	subs	r3, #0
 800ee34:	bf18      	it	ne
 800ee36:	2301      	movne	r3, #1
 800ee38:	0692      	lsls	r2, r2, #26
 800ee3a:	d42b      	bmi.n	800ee94 <_printf_common+0xb0>
 800ee3c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ee40:	4641      	mov	r1, r8
 800ee42:	4638      	mov	r0, r7
 800ee44:	47c8      	blx	r9
 800ee46:	3001      	adds	r0, #1
 800ee48:	d01e      	beq.n	800ee88 <_printf_common+0xa4>
 800ee4a:	6823      	ldr	r3, [r4, #0]
 800ee4c:	6922      	ldr	r2, [r4, #16]
 800ee4e:	f003 0306 	and.w	r3, r3, #6
 800ee52:	2b04      	cmp	r3, #4
 800ee54:	bf02      	ittt	eq
 800ee56:	68e5      	ldreq	r5, [r4, #12]
 800ee58:	6833      	ldreq	r3, [r6, #0]
 800ee5a:	1aed      	subeq	r5, r5, r3
 800ee5c:	68a3      	ldr	r3, [r4, #8]
 800ee5e:	bf0c      	ite	eq
 800ee60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ee64:	2500      	movne	r5, #0
 800ee66:	4293      	cmp	r3, r2
 800ee68:	bfc4      	itt	gt
 800ee6a:	1a9b      	subgt	r3, r3, r2
 800ee6c:	18ed      	addgt	r5, r5, r3
 800ee6e:	2600      	movs	r6, #0
 800ee70:	341a      	adds	r4, #26
 800ee72:	42b5      	cmp	r5, r6
 800ee74:	d11a      	bne.n	800eeac <_printf_common+0xc8>
 800ee76:	2000      	movs	r0, #0
 800ee78:	e008      	b.n	800ee8c <_printf_common+0xa8>
 800ee7a:	2301      	movs	r3, #1
 800ee7c:	4652      	mov	r2, sl
 800ee7e:	4641      	mov	r1, r8
 800ee80:	4638      	mov	r0, r7
 800ee82:	47c8      	blx	r9
 800ee84:	3001      	adds	r0, #1
 800ee86:	d103      	bne.n	800ee90 <_printf_common+0xac>
 800ee88:	f04f 30ff 	mov.w	r0, #4294967295
 800ee8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ee90:	3501      	adds	r5, #1
 800ee92:	e7c6      	b.n	800ee22 <_printf_common+0x3e>
 800ee94:	18e1      	adds	r1, r4, r3
 800ee96:	1c5a      	adds	r2, r3, #1
 800ee98:	2030      	movs	r0, #48	@ 0x30
 800ee9a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ee9e:	4422      	add	r2, r4
 800eea0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800eea4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800eea8:	3302      	adds	r3, #2
 800eeaa:	e7c7      	b.n	800ee3c <_printf_common+0x58>
 800eeac:	2301      	movs	r3, #1
 800eeae:	4622      	mov	r2, r4
 800eeb0:	4641      	mov	r1, r8
 800eeb2:	4638      	mov	r0, r7
 800eeb4:	47c8      	blx	r9
 800eeb6:	3001      	adds	r0, #1
 800eeb8:	d0e6      	beq.n	800ee88 <_printf_common+0xa4>
 800eeba:	3601      	adds	r6, #1
 800eebc:	e7d9      	b.n	800ee72 <_printf_common+0x8e>
	...

0800eec0 <_printf_i>:
 800eec0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800eec4:	7e0f      	ldrb	r7, [r1, #24]
 800eec6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800eec8:	2f78      	cmp	r7, #120	@ 0x78
 800eeca:	4691      	mov	r9, r2
 800eecc:	4680      	mov	r8, r0
 800eece:	460c      	mov	r4, r1
 800eed0:	469a      	mov	sl, r3
 800eed2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800eed6:	d807      	bhi.n	800eee8 <_printf_i+0x28>
 800eed8:	2f62      	cmp	r7, #98	@ 0x62
 800eeda:	d80a      	bhi.n	800eef2 <_printf_i+0x32>
 800eedc:	2f00      	cmp	r7, #0
 800eede:	f000 80d2 	beq.w	800f086 <_printf_i+0x1c6>
 800eee2:	2f58      	cmp	r7, #88	@ 0x58
 800eee4:	f000 80b9 	beq.w	800f05a <_printf_i+0x19a>
 800eee8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800eeec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800eef0:	e03a      	b.n	800ef68 <_printf_i+0xa8>
 800eef2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800eef6:	2b15      	cmp	r3, #21
 800eef8:	d8f6      	bhi.n	800eee8 <_printf_i+0x28>
 800eefa:	a101      	add	r1, pc, #4	@ (adr r1, 800ef00 <_printf_i+0x40>)
 800eefc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ef00:	0800ef59 	.word	0x0800ef59
 800ef04:	0800ef6d 	.word	0x0800ef6d
 800ef08:	0800eee9 	.word	0x0800eee9
 800ef0c:	0800eee9 	.word	0x0800eee9
 800ef10:	0800eee9 	.word	0x0800eee9
 800ef14:	0800eee9 	.word	0x0800eee9
 800ef18:	0800ef6d 	.word	0x0800ef6d
 800ef1c:	0800eee9 	.word	0x0800eee9
 800ef20:	0800eee9 	.word	0x0800eee9
 800ef24:	0800eee9 	.word	0x0800eee9
 800ef28:	0800eee9 	.word	0x0800eee9
 800ef2c:	0800f06d 	.word	0x0800f06d
 800ef30:	0800ef97 	.word	0x0800ef97
 800ef34:	0800f027 	.word	0x0800f027
 800ef38:	0800eee9 	.word	0x0800eee9
 800ef3c:	0800eee9 	.word	0x0800eee9
 800ef40:	0800f08f 	.word	0x0800f08f
 800ef44:	0800eee9 	.word	0x0800eee9
 800ef48:	0800ef97 	.word	0x0800ef97
 800ef4c:	0800eee9 	.word	0x0800eee9
 800ef50:	0800eee9 	.word	0x0800eee9
 800ef54:	0800f02f 	.word	0x0800f02f
 800ef58:	6833      	ldr	r3, [r6, #0]
 800ef5a:	1d1a      	adds	r2, r3, #4
 800ef5c:	681b      	ldr	r3, [r3, #0]
 800ef5e:	6032      	str	r2, [r6, #0]
 800ef60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ef64:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ef68:	2301      	movs	r3, #1
 800ef6a:	e09d      	b.n	800f0a8 <_printf_i+0x1e8>
 800ef6c:	6833      	ldr	r3, [r6, #0]
 800ef6e:	6820      	ldr	r0, [r4, #0]
 800ef70:	1d19      	adds	r1, r3, #4
 800ef72:	6031      	str	r1, [r6, #0]
 800ef74:	0606      	lsls	r6, r0, #24
 800ef76:	d501      	bpl.n	800ef7c <_printf_i+0xbc>
 800ef78:	681d      	ldr	r5, [r3, #0]
 800ef7a:	e003      	b.n	800ef84 <_printf_i+0xc4>
 800ef7c:	0645      	lsls	r5, r0, #25
 800ef7e:	d5fb      	bpl.n	800ef78 <_printf_i+0xb8>
 800ef80:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ef84:	2d00      	cmp	r5, #0
 800ef86:	da03      	bge.n	800ef90 <_printf_i+0xd0>
 800ef88:	232d      	movs	r3, #45	@ 0x2d
 800ef8a:	426d      	negs	r5, r5
 800ef8c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ef90:	4859      	ldr	r0, [pc, #356]	@ (800f0f8 <_printf_i+0x238>)
 800ef92:	230a      	movs	r3, #10
 800ef94:	e011      	b.n	800efba <_printf_i+0xfa>
 800ef96:	6821      	ldr	r1, [r4, #0]
 800ef98:	6833      	ldr	r3, [r6, #0]
 800ef9a:	0608      	lsls	r0, r1, #24
 800ef9c:	f853 5b04 	ldr.w	r5, [r3], #4
 800efa0:	d402      	bmi.n	800efa8 <_printf_i+0xe8>
 800efa2:	0649      	lsls	r1, r1, #25
 800efa4:	bf48      	it	mi
 800efa6:	b2ad      	uxthmi	r5, r5
 800efa8:	2f6f      	cmp	r7, #111	@ 0x6f
 800efaa:	4853      	ldr	r0, [pc, #332]	@ (800f0f8 <_printf_i+0x238>)
 800efac:	6033      	str	r3, [r6, #0]
 800efae:	bf14      	ite	ne
 800efb0:	230a      	movne	r3, #10
 800efb2:	2308      	moveq	r3, #8
 800efb4:	2100      	movs	r1, #0
 800efb6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800efba:	6866      	ldr	r6, [r4, #4]
 800efbc:	60a6      	str	r6, [r4, #8]
 800efbe:	2e00      	cmp	r6, #0
 800efc0:	bfa2      	ittt	ge
 800efc2:	6821      	ldrge	r1, [r4, #0]
 800efc4:	f021 0104 	bicge.w	r1, r1, #4
 800efc8:	6021      	strge	r1, [r4, #0]
 800efca:	b90d      	cbnz	r5, 800efd0 <_printf_i+0x110>
 800efcc:	2e00      	cmp	r6, #0
 800efce:	d04b      	beq.n	800f068 <_printf_i+0x1a8>
 800efd0:	4616      	mov	r6, r2
 800efd2:	fbb5 f1f3 	udiv	r1, r5, r3
 800efd6:	fb03 5711 	mls	r7, r3, r1, r5
 800efda:	5dc7      	ldrb	r7, [r0, r7]
 800efdc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800efe0:	462f      	mov	r7, r5
 800efe2:	42bb      	cmp	r3, r7
 800efe4:	460d      	mov	r5, r1
 800efe6:	d9f4      	bls.n	800efd2 <_printf_i+0x112>
 800efe8:	2b08      	cmp	r3, #8
 800efea:	d10b      	bne.n	800f004 <_printf_i+0x144>
 800efec:	6823      	ldr	r3, [r4, #0]
 800efee:	07df      	lsls	r7, r3, #31
 800eff0:	d508      	bpl.n	800f004 <_printf_i+0x144>
 800eff2:	6923      	ldr	r3, [r4, #16]
 800eff4:	6861      	ldr	r1, [r4, #4]
 800eff6:	4299      	cmp	r1, r3
 800eff8:	bfde      	ittt	le
 800effa:	2330      	movle	r3, #48	@ 0x30
 800effc:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f000:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f004:	1b92      	subs	r2, r2, r6
 800f006:	6122      	str	r2, [r4, #16]
 800f008:	f8cd a000 	str.w	sl, [sp]
 800f00c:	464b      	mov	r3, r9
 800f00e:	aa03      	add	r2, sp, #12
 800f010:	4621      	mov	r1, r4
 800f012:	4640      	mov	r0, r8
 800f014:	f7ff fee6 	bl	800ede4 <_printf_common>
 800f018:	3001      	adds	r0, #1
 800f01a:	d14a      	bne.n	800f0b2 <_printf_i+0x1f2>
 800f01c:	f04f 30ff 	mov.w	r0, #4294967295
 800f020:	b004      	add	sp, #16
 800f022:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f026:	6823      	ldr	r3, [r4, #0]
 800f028:	f043 0320 	orr.w	r3, r3, #32
 800f02c:	6023      	str	r3, [r4, #0]
 800f02e:	4833      	ldr	r0, [pc, #204]	@ (800f0fc <_printf_i+0x23c>)
 800f030:	2778      	movs	r7, #120	@ 0x78
 800f032:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f036:	6823      	ldr	r3, [r4, #0]
 800f038:	6831      	ldr	r1, [r6, #0]
 800f03a:	061f      	lsls	r7, r3, #24
 800f03c:	f851 5b04 	ldr.w	r5, [r1], #4
 800f040:	d402      	bmi.n	800f048 <_printf_i+0x188>
 800f042:	065f      	lsls	r7, r3, #25
 800f044:	bf48      	it	mi
 800f046:	b2ad      	uxthmi	r5, r5
 800f048:	6031      	str	r1, [r6, #0]
 800f04a:	07d9      	lsls	r1, r3, #31
 800f04c:	bf44      	itt	mi
 800f04e:	f043 0320 	orrmi.w	r3, r3, #32
 800f052:	6023      	strmi	r3, [r4, #0]
 800f054:	b11d      	cbz	r5, 800f05e <_printf_i+0x19e>
 800f056:	2310      	movs	r3, #16
 800f058:	e7ac      	b.n	800efb4 <_printf_i+0xf4>
 800f05a:	4827      	ldr	r0, [pc, #156]	@ (800f0f8 <_printf_i+0x238>)
 800f05c:	e7e9      	b.n	800f032 <_printf_i+0x172>
 800f05e:	6823      	ldr	r3, [r4, #0]
 800f060:	f023 0320 	bic.w	r3, r3, #32
 800f064:	6023      	str	r3, [r4, #0]
 800f066:	e7f6      	b.n	800f056 <_printf_i+0x196>
 800f068:	4616      	mov	r6, r2
 800f06a:	e7bd      	b.n	800efe8 <_printf_i+0x128>
 800f06c:	6833      	ldr	r3, [r6, #0]
 800f06e:	6825      	ldr	r5, [r4, #0]
 800f070:	6961      	ldr	r1, [r4, #20]
 800f072:	1d18      	adds	r0, r3, #4
 800f074:	6030      	str	r0, [r6, #0]
 800f076:	062e      	lsls	r6, r5, #24
 800f078:	681b      	ldr	r3, [r3, #0]
 800f07a:	d501      	bpl.n	800f080 <_printf_i+0x1c0>
 800f07c:	6019      	str	r1, [r3, #0]
 800f07e:	e002      	b.n	800f086 <_printf_i+0x1c6>
 800f080:	0668      	lsls	r0, r5, #25
 800f082:	d5fb      	bpl.n	800f07c <_printf_i+0x1bc>
 800f084:	8019      	strh	r1, [r3, #0]
 800f086:	2300      	movs	r3, #0
 800f088:	6123      	str	r3, [r4, #16]
 800f08a:	4616      	mov	r6, r2
 800f08c:	e7bc      	b.n	800f008 <_printf_i+0x148>
 800f08e:	6833      	ldr	r3, [r6, #0]
 800f090:	1d1a      	adds	r2, r3, #4
 800f092:	6032      	str	r2, [r6, #0]
 800f094:	681e      	ldr	r6, [r3, #0]
 800f096:	6862      	ldr	r2, [r4, #4]
 800f098:	2100      	movs	r1, #0
 800f09a:	4630      	mov	r0, r6
 800f09c:	f7f1 f8b8 	bl	8000210 <memchr>
 800f0a0:	b108      	cbz	r0, 800f0a6 <_printf_i+0x1e6>
 800f0a2:	1b80      	subs	r0, r0, r6
 800f0a4:	6060      	str	r0, [r4, #4]
 800f0a6:	6863      	ldr	r3, [r4, #4]
 800f0a8:	6123      	str	r3, [r4, #16]
 800f0aa:	2300      	movs	r3, #0
 800f0ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f0b0:	e7aa      	b.n	800f008 <_printf_i+0x148>
 800f0b2:	6923      	ldr	r3, [r4, #16]
 800f0b4:	4632      	mov	r2, r6
 800f0b6:	4649      	mov	r1, r9
 800f0b8:	4640      	mov	r0, r8
 800f0ba:	47d0      	blx	sl
 800f0bc:	3001      	adds	r0, #1
 800f0be:	d0ad      	beq.n	800f01c <_printf_i+0x15c>
 800f0c0:	6823      	ldr	r3, [r4, #0]
 800f0c2:	079b      	lsls	r3, r3, #30
 800f0c4:	d413      	bmi.n	800f0ee <_printf_i+0x22e>
 800f0c6:	68e0      	ldr	r0, [r4, #12]
 800f0c8:	9b03      	ldr	r3, [sp, #12]
 800f0ca:	4298      	cmp	r0, r3
 800f0cc:	bfb8      	it	lt
 800f0ce:	4618      	movlt	r0, r3
 800f0d0:	e7a6      	b.n	800f020 <_printf_i+0x160>
 800f0d2:	2301      	movs	r3, #1
 800f0d4:	4632      	mov	r2, r6
 800f0d6:	4649      	mov	r1, r9
 800f0d8:	4640      	mov	r0, r8
 800f0da:	47d0      	blx	sl
 800f0dc:	3001      	adds	r0, #1
 800f0de:	d09d      	beq.n	800f01c <_printf_i+0x15c>
 800f0e0:	3501      	adds	r5, #1
 800f0e2:	68e3      	ldr	r3, [r4, #12]
 800f0e4:	9903      	ldr	r1, [sp, #12]
 800f0e6:	1a5b      	subs	r3, r3, r1
 800f0e8:	42ab      	cmp	r3, r5
 800f0ea:	dcf2      	bgt.n	800f0d2 <_printf_i+0x212>
 800f0ec:	e7eb      	b.n	800f0c6 <_printf_i+0x206>
 800f0ee:	2500      	movs	r5, #0
 800f0f0:	f104 0619 	add.w	r6, r4, #25
 800f0f4:	e7f5      	b.n	800f0e2 <_printf_i+0x222>
 800f0f6:	bf00      	nop
 800f0f8:	0801de04 	.word	0x0801de04
 800f0fc:	0801de15 	.word	0x0801de15

0800f100 <__sflush_r>:
 800f100:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f104:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f108:	0716      	lsls	r6, r2, #28
 800f10a:	4605      	mov	r5, r0
 800f10c:	460c      	mov	r4, r1
 800f10e:	d454      	bmi.n	800f1ba <__sflush_r+0xba>
 800f110:	684b      	ldr	r3, [r1, #4]
 800f112:	2b00      	cmp	r3, #0
 800f114:	dc02      	bgt.n	800f11c <__sflush_r+0x1c>
 800f116:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f118:	2b00      	cmp	r3, #0
 800f11a:	dd48      	ble.n	800f1ae <__sflush_r+0xae>
 800f11c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f11e:	2e00      	cmp	r6, #0
 800f120:	d045      	beq.n	800f1ae <__sflush_r+0xae>
 800f122:	2300      	movs	r3, #0
 800f124:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f128:	682f      	ldr	r7, [r5, #0]
 800f12a:	6a21      	ldr	r1, [r4, #32]
 800f12c:	602b      	str	r3, [r5, #0]
 800f12e:	d030      	beq.n	800f192 <__sflush_r+0x92>
 800f130:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f132:	89a3      	ldrh	r3, [r4, #12]
 800f134:	0759      	lsls	r1, r3, #29
 800f136:	d505      	bpl.n	800f144 <__sflush_r+0x44>
 800f138:	6863      	ldr	r3, [r4, #4]
 800f13a:	1ad2      	subs	r2, r2, r3
 800f13c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f13e:	b10b      	cbz	r3, 800f144 <__sflush_r+0x44>
 800f140:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f142:	1ad2      	subs	r2, r2, r3
 800f144:	2300      	movs	r3, #0
 800f146:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f148:	6a21      	ldr	r1, [r4, #32]
 800f14a:	4628      	mov	r0, r5
 800f14c:	47b0      	blx	r6
 800f14e:	1c43      	adds	r3, r0, #1
 800f150:	89a3      	ldrh	r3, [r4, #12]
 800f152:	d106      	bne.n	800f162 <__sflush_r+0x62>
 800f154:	6829      	ldr	r1, [r5, #0]
 800f156:	291d      	cmp	r1, #29
 800f158:	d82b      	bhi.n	800f1b2 <__sflush_r+0xb2>
 800f15a:	4a2a      	ldr	r2, [pc, #168]	@ (800f204 <__sflush_r+0x104>)
 800f15c:	410a      	asrs	r2, r1
 800f15e:	07d6      	lsls	r6, r2, #31
 800f160:	d427      	bmi.n	800f1b2 <__sflush_r+0xb2>
 800f162:	2200      	movs	r2, #0
 800f164:	6062      	str	r2, [r4, #4]
 800f166:	04d9      	lsls	r1, r3, #19
 800f168:	6922      	ldr	r2, [r4, #16]
 800f16a:	6022      	str	r2, [r4, #0]
 800f16c:	d504      	bpl.n	800f178 <__sflush_r+0x78>
 800f16e:	1c42      	adds	r2, r0, #1
 800f170:	d101      	bne.n	800f176 <__sflush_r+0x76>
 800f172:	682b      	ldr	r3, [r5, #0]
 800f174:	b903      	cbnz	r3, 800f178 <__sflush_r+0x78>
 800f176:	6560      	str	r0, [r4, #84]	@ 0x54
 800f178:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f17a:	602f      	str	r7, [r5, #0]
 800f17c:	b1b9      	cbz	r1, 800f1ae <__sflush_r+0xae>
 800f17e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f182:	4299      	cmp	r1, r3
 800f184:	d002      	beq.n	800f18c <__sflush_r+0x8c>
 800f186:	4628      	mov	r0, r5
 800f188:	f7ff fbd4 	bl	800e934 <_free_r>
 800f18c:	2300      	movs	r3, #0
 800f18e:	6363      	str	r3, [r4, #52]	@ 0x34
 800f190:	e00d      	b.n	800f1ae <__sflush_r+0xae>
 800f192:	2301      	movs	r3, #1
 800f194:	4628      	mov	r0, r5
 800f196:	47b0      	blx	r6
 800f198:	4602      	mov	r2, r0
 800f19a:	1c50      	adds	r0, r2, #1
 800f19c:	d1c9      	bne.n	800f132 <__sflush_r+0x32>
 800f19e:	682b      	ldr	r3, [r5, #0]
 800f1a0:	2b00      	cmp	r3, #0
 800f1a2:	d0c6      	beq.n	800f132 <__sflush_r+0x32>
 800f1a4:	2b1d      	cmp	r3, #29
 800f1a6:	d001      	beq.n	800f1ac <__sflush_r+0xac>
 800f1a8:	2b16      	cmp	r3, #22
 800f1aa:	d11e      	bne.n	800f1ea <__sflush_r+0xea>
 800f1ac:	602f      	str	r7, [r5, #0]
 800f1ae:	2000      	movs	r0, #0
 800f1b0:	e022      	b.n	800f1f8 <__sflush_r+0xf8>
 800f1b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f1b6:	b21b      	sxth	r3, r3
 800f1b8:	e01b      	b.n	800f1f2 <__sflush_r+0xf2>
 800f1ba:	690f      	ldr	r7, [r1, #16]
 800f1bc:	2f00      	cmp	r7, #0
 800f1be:	d0f6      	beq.n	800f1ae <__sflush_r+0xae>
 800f1c0:	0793      	lsls	r3, r2, #30
 800f1c2:	680e      	ldr	r6, [r1, #0]
 800f1c4:	bf08      	it	eq
 800f1c6:	694b      	ldreq	r3, [r1, #20]
 800f1c8:	600f      	str	r7, [r1, #0]
 800f1ca:	bf18      	it	ne
 800f1cc:	2300      	movne	r3, #0
 800f1ce:	eba6 0807 	sub.w	r8, r6, r7
 800f1d2:	608b      	str	r3, [r1, #8]
 800f1d4:	f1b8 0f00 	cmp.w	r8, #0
 800f1d8:	dde9      	ble.n	800f1ae <__sflush_r+0xae>
 800f1da:	6a21      	ldr	r1, [r4, #32]
 800f1dc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f1de:	4643      	mov	r3, r8
 800f1e0:	463a      	mov	r2, r7
 800f1e2:	4628      	mov	r0, r5
 800f1e4:	47b0      	blx	r6
 800f1e6:	2800      	cmp	r0, #0
 800f1e8:	dc08      	bgt.n	800f1fc <__sflush_r+0xfc>
 800f1ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f1ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f1f2:	81a3      	strh	r3, [r4, #12]
 800f1f4:	f04f 30ff 	mov.w	r0, #4294967295
 800f1f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f1fc:	4407      	add	r7, r0
 800f1fe:	eba8 0800 	sub.w	r8, r8, r0
 800f202:	e7e7      	b.n	800f1d4 <__sflush_r+0xd4>
 800f204:	dfbffffe 	.word	0xdfbffffe

0800f208 <_fflush_r>:
 800f208:	b538      	push	{r3, r4, r5, lr}
 800f20a:	690b      	ldr	r3, [r1, #16]
 800f20c:	4605      	mov	r5, r0
 800f20e:	460c      	mov	r4, r1
 800f210:	b913      	cbnz	r3, 800f218 <_fflush_r+0x10>
 800f212:	2500      	movs	r5, #0
 800f214:	4628      	mov	r0, r5
 800f216:	bd38      	pop	{r3, r4, r5, pc}
 800f218:	b118      	cbz	r0, 800f222 <_fflush_r+0x1a>
 800f21a:	6a03      	ldr	r3, [r0, #32]
 800f21c:	b90b      	cbnz	r3, 800f222 <_fflush_r+0x1a>
 800f21e:	f7ff f9f1 	bl	800e604 <__sinit>
 800f222:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f226:	2b00      	cmp	r3, #0
 800f228:	d0f3      	beq.n	800f212 <_fflush_r+0xa>
 800f22a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f22c:	07d0      	lsls	r0, r2, #31
 800f22e:	d404      	bmi.n	800f23a <_fflush_r+0x32>
 800f230:	0599      	lsls	r1, r3, #22
 800f232:	d402      	bmi.n	800f23a <_fflush_r+0x32>
 800f234:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f236:	f7ff fb4e 	bl	800e8d6 <__retarget_lock_acquire_recursive>
 800f23a:	4628      	mov	r0, r5
 800f23c:	4621      	mov	r1, r4
 800f23e:	f7ff ff5f 	bl	800f100 <__sflush_r>
 800f242:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f244:	07da      	lsls	r2, r3, #31
 800f246:	4605      	mov	r5, r0
 800f248:	d4e4      	bmi.n	800f214 <_fflush_r+0xc>
 800f24a:	89a3      	ldrh	r3, [r4, #12]
 800f24c:	059b      	lsls	r3, r3, #22
 800f24e:	d4e1      	bmi.n	800f214 <_fflush_r+0xc>
 800f250:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f252:	f7ff fb41 	bl	800e8d8 <__retarget_lock_release_recursive>
 800f256:	e7dd      	b.n	800f214 <_fflush_r+0xc>

0800f258 <fiprintf>:
 800f258:	b40e      	push	{r1, r2, r3}
 800f25a:	b503      	push	{r0, r1, lr}
 800f25c:	4601      	mov	r1, r0
 800f25e:	ab03      	add	r3, sp, #12
 800f260:	4805      	ldr	r0, [pc, #20]	@ (800f278 <fiprintf+0x20>)
 800f262:	f853 2b04 	ldr.w	r2, [r3], #4
 800f266:	6800      	ldr	r0, [r0, #0]
 800f268:	9301      	str	r3, [sp, #4]
 800f26a:	f000 f88f 	bl	800f38c <_vfiprintf_r>
 800f26e:	b002      	add	sp, #8
 800f270:	f85d eb04 	ldr.w	lr, [sp], #4
 800f274:	b003      	add	sp, #12
 800f276:	4770      	bx	lr
 800f278:	20000064 	.word	0x20000064

0800f27c <memmove>:
 800f27c:	4288      	cmp	r0, r1
 800f27e:	b510      	push	{r4, lr}
 800f280:	eb01 0402 	add.w	r4, r1, r2
 800f284:	d902      	bls.n	800f28c <memmove+0x10>
 800f286:	4284      	cmp	r4, r0
 800f288:	4623      	mov	r3, r4
 800f28a:	d807      	bhi.n	800f29c <memmove+0x20>
 800f28c:	1e43      	subs	r3, r0, #1
 800f28e:	42a1      	cmp	r1, r4
 800f290:	d008      	beq.n	800f2a4 <memmove+0x28>
 800f292:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f296:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f29a:	e7f8      	b.n	800f28e <memmove+0x12>
 800f29c:	4402      	add	r2, r0
 800f29e:	4601      	mov	r1, r0
 800f2a0:	428a      	cmp	r2, r1
 800f2a2:	d100      	bne.n	800f2a6 <memmove+0x2a>
 800f2a4:	bd10      	pop	{r4, pc}
 800f2a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f2aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f2ae:	e7f7      	b.n	800f2a0 <memmove+0x24>

0800f2b0 <_sbrk_r>:
 800f2b0:	b538      	push	{r3, r4, r5, lr}
 800f2b2:	4d06      	ldr	r5, [pc, #24]	@ (800f2cc <_sbrk_r+0x1c>)
 800f2b4:	2300      	movs	r3, #0
 800f2b6:	4604      	mov	r4, r0
 800f2b8:	4608      	mov	r0, r1
 800f2ba:	602b      	str	r3, [r5, #0]
 800f2bc:	f7f6 f998 	bl	80055f0 <_sbrk>
 800f2c0:	1c43      	adds	r3, r0, #1
 800f2c2:	d102      	bne.n	800f2ca <_sbrk_r+0x1a>
 800f2c4:	682b      	ldr	r3, [r5, #0]
 800f2c6:	b103      	cbz	r3, 800f2ca <_sbrk_r+0x1a>
 800f2c8:	6023      	str	r3, [r4, #0]
 800f2ca:	bd38      	pop	{r3, r4, r5, pc}
 800f2cc:	20004d18 	.word	0x20004d18

0800f2d0 <abort>:
 800f2d0:	b508      	push	{r3, lr}
 800f2d2:	2006      	movs	r0, #6
 800f2d4:	f000 fa2e 	bl	800f734 <raise>
 800f2d8:	2001      	movs	r0, #1
 800f2da:	f7f6 f911 	bl	8005500 <_exit>

0800f2de <_realloc_r>:
 800f2de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f2e2:	4680      	mov	r8, r0
 800f2e4:	4615      	mov	r5, r2
 800f2e6:	460c      	mov	r4, r1
 800f2e8:	b921      	cbnz	r1, 800f2f4 <_realloc_r+0x16>
 800f2ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f2ee:	4611      	mov	r1, r2
 800f2f0:	f7ff bb94 	b.w	800ea1c <_malloc_r>
 800f2f4:	b92a      	cbnz	r2, 800f302 <_realloc_r+0x24>
 800f2f6:	f7ff fb1d 	bl	800e934 <_free_r>
 800f2fa:	2400      	movs	r4, #0
 800f2fc:	4620      	mov	r0, r4
 800f2fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f302:	f000 fa33 	bl	800f76c <_malloc_usable_size_r>
 800f306:	4285      	cmp	r5, r0
 800f308:	4606      	mov	r6, r0
 800f30a:	d802      	bhi.n	800f312 <_realloc_r+0x34>
 800f30c:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800f310:	d8f4      	bhi.n	800f2fc <_realloc_r+0x1e>
 800f312:	4629      	mov	r1, r5
 800f314:	4640      	mov	r0, r8
 800f316:	f7ff fb81 	bl	800ea1c <_malloc_r>
 800f31a:	4607      	mov	r7, r0
 800f31c:	2800      	cmp	r0, #0
 800f31e:	d0ec      	beq.n	800f2fa <_realloc_r+0x1c>
 800f320:	42b5      	cmp	r5, r6
 800f322:	462a      	mov	r2, r5
 800f324:	4621      	mov	r1, r4
 800f326:	bf28      	it	cs
 800f328:	4632      	movcs	r2, r6
 800f32a:	f7ff fad6 	bl	800e8da <memcpy>
 800f32e:	4621      	mov	r1, r4
 800f330:	4640      	mov	r0, r8
 800f332:	f7ff faff 	bl	800e934 <_free_r>
 800f336:	463c      	mov	r4, r7
 800f338:	e7e0      	b.n	800f2fc <_realloc_r+0x1e>

0800f33a <__sfputc_r>:
 800f33a:	6893      	ldr	r3, [r2, #8]
 800f33c:	3b01      	subs	r3, #1
 800f33e:	2b00      	cmp	r3, #0
 800f340:	b410      	push	{r4}
 800f342:	6093      	str	r3, [r2, #8]
 800f344:	da08      	bge.n	800f358 <__sfputc_r+0x1e>
 800f346:	6994      	ldr	r4, [r2, #24]
 800f348:	42a3      	cmp	r3, r4
 800f34a:	db01      	blt.n	800f350 <__sfputc_r+0x16>
 800f34c:	290a      	cmp	r1, #10
 800f34e:	d103      	bne.n	800f358 <__sfputc_r+0x1e>
 800f350:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f354:	f000 b932 	b.w	800f5bc <__swbuf_r>
 800f358:	6813      	ldr	r3, [r2, #0]
 800f35a:	1c58      	adds	r0, r3, #1
 800f35c:	6010      	str	r0, [r2, #0]
 800f35e:	7019      	strb	r1, [r3, #0]
 800f360:	4608      	mov	r0, r1
 800f362:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f366:	4770      	bx	lr

0800f368 <__sfputs_r>:
 800f368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f36a:	4606      	mov	r6, r0
 800f36c:	460f      	mov	r7, r1
 800f36e:	4614      	mov	r4, r2
 800f370:	18d5      	adds	r5, r2, r3
 800f372:	42ac      	cmp	r4, r5
 800f374:	d101      	bne.n	800f37a <__sfputs_r+0x12>
 800f376:	2000      	movs	r0, #0
 800f378:	e007      	b.n	800f38a <__sfputs_r+0x22>
 800f37a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f37e:	463a      	mov	r2, r7
 800f380:	4630      	mov	r0, r6
 800f382:	f7ff ffda 	bl	800f33a <__sfputc_r>
 800f386:	1c43      	adds	r3, r0, #1
 800f388:	d1f3      	bne.n	800f372 <__sfputs_r+0xa>
 800f38a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f38c <_vfiprintf_r>:
 800f38c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f390:	460d      	mov	r5, r1
 800f392:	b09d      	sub	sp, #116	@ 0x74
 800f394:	4614      	mov	r4, r2
 800f396:	4698      	mov	r8, r3
 800f398:	4606      	mov	r6, r0
 800f39a:	b118      	cbz	r0, 800f3a4 <_vfiprintf_r+0x18>
 800f39c:	6a03      	ldr	r3, [r0, #32]
 800f39e:	b90b      	cbnz	r3, 800f3a4 <_vfiprintf_r+0x18>
 800f3a0:	f7ff f930 	bl	800e604 <__sinit>
 800f3a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f3a6:	07d9      	lsls	r1, r3, #31
 800f3a8:	d405      	bmi.n	800f3b6 <_vfiprintf_r+0x2a>
 800f3aa:	89ab      	ldrh	r3, [r5, #12]
 800f3ac:	059a      	lsls	r2, r3, #22
 800f3ae:	d402      	bmi.n	800f3b6 <_vfiprintf_r+0x2a>
 800f3b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f3b2:	f7ff fa90 	bl	800e8d6 <__retarget_lock_acquire_recursive>
 800f3b6:	89ab      	ldrh	r3, [r5, #12]
 800f3b8:	071b      	lsls	r3, r3, #28
 800f3ba:	d501      	bpl.n	800f3c0 <_vfiprintf_r+0x34>
 800f3bc:	692b      	ldr	r3, [r5, #16]
 800f3be:	b99b      	cbnz	r3, 800f3e8 <_vfiprintf_r+0x5c>
 800f3c0:	4629      	mov	r1, r5
 800f3c2:	4630      	mov	r0, r6
 800f3c4:	f000 f938 	bl	800f638 <__swsetup_r>
 800f3c8:	b170      	cbz	r0, 800f3e8 <_vfiprintf_r+0x5c>
 800f3ca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f3cc:	07dc      	lsls	r4, r3, #31
 800f3ce:	d504      	bpl.n	800f3da <_vfiprintf_r+0x4e>
 800f3d0:	f04f 30ff 	mov.w	r0, #4294967295
 800f3d4:	b01d      	add	sp, #116	@ 0x74
 800f3d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3da:	89ab      	ldrh	r3, [r5, #12]
 800f3dc:	0598      	lsls	r0, r3, #22
 800f3de:	d4f7      	bmi.n	800f3d0 <_vfiprintf_r+0x44>
 800f3e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f3e2:	f7ff fa79 	bl	800e8d8 <__retarget_lock_release_recursive>
 800f3e6:	e7f3      	b.n	800f3d0 <_vfiprintf_r+0x44>
 800f3e8:	2300      	movs	r3, #0
 800f3ea:	9309      	str	r3, [sp, #36]	@ 0x24
 800f3ec:	2320      	movs	r3, #32
 800f3ee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f3f2:	f8cd 800c 	str.w	r8, [sp, #12]
 800f3f6:	2330      	movs	r3, #48	@ 0x30
 800f3f8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f5a8 <_vfiprintf_r+0x21c>
 800f3fc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f400:	f04f 0901 	mov.w	r9, #1
 800f404:	4623      	mov	r3, r4
 800f406:	469a      	mov	sl, r3
 800f408:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f40c:	b10a      	cbz	r2, 800f412 <_vfiprintf_r+0x86>
 800f40e:	2a25      	cmp	r2, #37	@ 0x25
 800f410:	d1f9      	bne.n	800f406 <_vfiprintf_r+0x7a>
 800f412:	ebba 0b04 	subs.w	fp, sl, r4
 800f416:	d00b      	beq.n	800f430 <_vfiprintf_r+0xa4>
 800f418:	465b      	mov	r3, fp
 800f41a:	4622      	mov	r2, r4
 800f41c:	4629      	mov	r1, r5
 800f41e:	4630      	mov	r0, r6
 800f420:	f7ff ffa2 	bl	800f368 <__sfputs_r>
 800f424:	3001      	adds	r0, #1
 800f426:	f000 80a7 	beq.w	800f578 <_vfiprintf_r+0x1ec>
 800f42a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f42c:	445a      	add	r2, fp
 800f42e:	9209      	str	r2, [sp, #36]	@ 0x24
 800f430:	f89a 3000 	ldrb.w	r3, [sl]
 800f434:	2b00      	cmp	r3, #0
 800f436:	f000 809f 	beq.w	800f578 <_vfiprintf_r+0x1ec>
 800f43a:	2300      	movs	r3, #0
 800f43c:	f04f 32ff 	mov.w	r2, #4294967295
 800f440:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f444:	f10a 0a01 	add.w	sl, sl, #1
 800f448:	9304      	str	r3, [sp, #16]
 800f44a:	9307      	str	r3, [sp, #28]
 800f44c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f450:	931a      	str	r3, [sp, #104]	@ 0x68
 800f452:	4654      	mov	r4, sl
 800f454:	2205      	movs	r2, #5
 800f456:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f45a:	4853      	ldr	r0, [pc, #332]	@ (800f5a8 <_vfiprintf_r+0x21c>)
 800f45c:	f7f0 fed8 	bl	8000210 <memchr>
 800f460:	9a04      	ldr	r2, [sp, #16]
 800f462:	b9d8      	cbnz	r0, 800f49c <_vfiprintf_r+0x110>
 800f464:	06d1      	lsls	r1, r2, #27
 800f466:	bf44      	itt	mi
 800f468:	2320      	movmi	r3, #32
 800f46a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f46e:	0713      	lsls	r3, r2, #28
 800f470:	bf44      	itt	mi
 800f472:	232b      	movmi	r3, #43	@ 0x2b
 800f474:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f478:	f89a 3000 	ldrb.w	r3, [sl]
 800f47c:	2b2a      	cmp	r3, #42	@ 0x2a
 800f47e:	d015      	beq.n	800f4ac <_vfiprintf_r+0x120>
 800f480:	9a07      	ldr	r2, [sp, #28]
 800f482:	4654      	mov	r4, sl
 800f484:	2000      	movs	r0, #0
 800f486:	f04f 0c0a 	mov.w	ip, #10
 800f48a:	4621      	mov	r1, r4
 800f48c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f490:	3b30      	subs	r3, #48	@ 0x30
 800f492:	2b09      	cmp	r3, #9
 800f494:	d94b      	bls.n	800f52e <_vfiprintf_r+0x1a2>
 800f496:	b1b0      	cbz	r0, 800f4c6 <_vfiprintf_r+0x13a>
 800f498:	9207      	str	r2, [sp, #28]
 800f49a:	e014      	b.n	800f4c6 <_vfiprintf_r+0x13a>
 800f49c:	eba0 0308 	sub.w	r3, r0, r8
 800f4a0:	fa09 f303 	lsl.w	r3, r9, r3
 800f4a4:	4313      	orrs	r3, r2
 800f4a6:	9304      	str	r3, [sp, #16]
 800f4a8:	46a2      	mov	sl, r4
 800f4aa:	e7d2      	b.n	800f452 <_vfiprintf_r+0xc6>
 800f4ac:	9b03      	ldr	r3, [sp, #12]
 800f4ae:	1d19      	adds	r1, r3, #4
 800f4b0:	681b      	ldr	r3, [r3, #0]
 800f4b2:	9103      	str	r1, [sp, #12]
 800f4b4:	2b00      	cmp	r3, #0
 800f4b6:	bfbb      	ittet	lt
 800f4b8:	425b      	neglt	r3, r3
 800f4ba:	f042 0202 	orrlt.w	r2, r2, #2
 800f4be:	9307      	strge	r3, [sp, #28]
 800f4c0:	9307      	strlt	r3, [sp, #28]
 800f4c2:	bfb8      	it	lt
 800f4c4:	9204      	strlt	r2, [sp, #16]
 800f4c6:	7823      	ldrb	r3, [r4, #0]
 800f4c8:	2b2e      	cmp	r3, #46	@ 0x2e
 800f4ca:	d10a      	bne.n	800f4e2 <_vfiprintf_r+0x156>
 800f4cc:	7863      	ldrb	r3, [r4, #1]
 800f4ce:	2b2a      	cmp	r3, #42	@ 0x2a
 800f4d0:	d132      	bne.n	800f538 <_vfiprintf_r+0x1ac>
 800f4d2:	9b03      	ldr	r3, [sp, #12]
 800f4d4:	1d1a      	adds	r2, r3, #4
 800f4d6:	681b      	ldr	r3, [r3, #0]
 800f4d8:	9203      	str	r2, [sp, #12]
 800f4da:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f4de:	3402      	adds	r4, #2
 800f4e0:	9305      	str	r3, [sp, #20]
 800f4e2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f5b8 <_vfiprintf_r+0x22c>
 800f4e6:	7821      	ldrb	r1, [r4, #0]
 800f4e8:	2203      	movs	r2, #3
 800f4ea:	4650      	mov	r0, sl
 800f4ec:	f7f0 fe90 	bl	8000210 <memchr>
 800f4f0:	b138      	cbz	r0, 800f502 <_vfiprintf_r+0x176>
 800f4f2:	9b04      	ldr	r3, [sp, #16]
 800f4f4:	eba0 000a 	sub.w	r0, r0, sl
 800f4f8:	2240      	movs	r2, #64	@ 0x40
 800f4fa:	4082      	lsls	r2, r0
 800f4fc:	4313      	orrs	r3, r2
 800f4fe:	3401      	adds	r4, #1
 800f500:	9304      	str	r3, [sp, #16]
 800f502:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f506:	4829      	ldr	r0, [pc, #164]	@ (800f5ac <_vfiprintf_r+0x220>)
 800f508:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f50c:	2206      	movs	r2, #6
 800f50e:	f7f0 fe7f 	bl	8000210 <memchr>
 800f512:	2800      	cmp	r0, #0
 800f514:	d03f      	beq.n	800f596 <_vfiprintf_r+0x20a>
 800f516:	4b26      	ldr	r3, [pc, #152]	@ (800f5b0 <_vfiprintf_r+0x224>)
 800f518:	bb1b      	cbnz	r3, 800f562 <_vfiprintf_r+0x1d6>
 800f51a:	9b03      	ldr	r3, [sp, #12]
 800f51c:	3307      	adds	r3, #7
 800f51e:	f023 0307 	bic.w	r3, r3, #7
 800f522:	3308      	adds	r3, #8
 800f524:	9303      	str	r3, [sp, #12]
 800f526:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f528:	443b      	add	r3, r7
 800f52a:	9309      	str	r3, [sp, #36]	@ 0x24
 800f52c:	e76a      	b.n	800f404 <_vfiprintf_r+0x78>
 800f52e:	fb0c 3202 	mla	r2, ip, r2, r3
 800f532:	460c      	mov	r4, r1
 800f534:	2001      	movs	r0, #1
 800f536:	e7a8      	b.n	800f48a <_vfiprintf_r+0xfe>
 800f538:	2300      	movs	r3, #0
 800f53a:	3401      	adds	r4, #1
 800f53c:	9305      	str	r3, [sp, #20]
 800f53e:	4619      	mov	r1, r3
 800f540:	f04f 0c0a 	mov.w	ip, #10
 800f544:	4620      	mov	r0, r4
 800f546:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f54a:	3a30      	subs	r2, #48	@ 0x30
 800f54c:	2a09      	cmp	r2, #9
 800f54e:	d903      	bls.n	800f558 <_vfiprintf_r+0x1cc>
 800f550:	2b00      	cmp	r3, #0
 800f552:	d0c6      	beq.n	800f4e2 <_vfiprintf_r+0x156>
 800f554:	9105      	str	r1, [sp, #20]
 800f556:	e7c4      	b.n	800f4e2 <_vfiprintf_r+0x156>
 800f558:	fb0c 2101 	mla	r1, ip, r1, r2
 800f55c:	4604      	mov	r4, r0
 800f55e:	2301      	movs	r3, #1
 800f560:	e7f0      	b.n	800f544 <_vfiprintf_r+0x1b8>
 800f562:	ab03      	add	r3, sp, #12
 800f564:	9300      	str	r3, [sp, #0]
 800f566:	462a      	mov	r2, r5
 800f568:	4b12      	ldr	r3, [pc, #72]	@ (800f5b4 <_vfiprintf_r+0x228>)
 800f56a:	a904      	add	r1, sp, #16
 800f56c:	4630      	mov	r0, r6
 800f56e:	f3af 8000 	nop.w
 800f572:	4607      	mov	r7, r0
 800f574:	1c78      	adds	r0, r7, #1
 800f576:	d1d6      	bne.n	800f526 <_vfiprintf_r+0x19a>
 800f578:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f57a:	07d9      	lsls	r1, r3, #31
 800f57c:	d405      	bmi.n	800f58a <_vfiprintf_r+0x1fe>
 800f57e:	89ab      	ldrh	r3, [r5, #12]
 800f580:	059a      	lsls	r2, r3, #22
 800f582:	d402      	bmi.n	800f58a <_vfiprintf_r+0x1fe>
 800f584:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f586:	f7ff f9a7 	bl	800e8d8 <__retarget_lock_release_recursive>
 800f58a:	89ab      	ldrh	r3, [r5, #12]
 800f58c:	065b      	lsls	r3, r3, #25
 800f58e:	f53f af1f 	bmi.w	800f3d0 <_vfiprintf_r+0x44>
 800f592:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f594:	e71e      	b.n	800f3d4 <_vfiprintf_r+0x48>
 800f596:	ab03      	add	r3, sp, #12
 800f598:	9300      	str	r3, [sp, #0]
 800f59a:	462a      	mov	r2, r5
 800f59c:	4b05      	ldr	r3, [pc, #20]	@ (800f5b4 <_vfiprintf_r+0x228>)
 800f59e:	a904      	add	r1, sp, #16
 800f5a0:	4630      	mov	r0, r6
 800f5a2:	f7ff fc8d 	bl	800eec0 <_printf_i>
 800f5a6:	e7e4      	b.n	800f572 <_vfiprintf_r+0x1e6>
 800f5a8:	0801ddf3 	.word	0x0801ddf3
 800f5ac:	0801ddfd 	.word	0x0801ddfd
 800f5b0:	00000000 	.word	0x00000000
 800f5b4:	0800f369 	.word	0x0800f369
 800f5b8:	0801ddf9 	.word	0x0801ddf9

0800f5bc <__swbuf_r>:
 800f5bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5be:	460e      	mov	r6, r1
 800f5c0:	4614      	mov	r4, r2
 800f5c2:	4605      	mov	r5, r0
 800f5c4:	b118      	cbz	r0, 800f5ce <__swbuf_r+0x12>
 800f5c6:	6a03      	ldr	r3, [r0, #32]
 800f5c8:	b90b      	cbnz	r3, 800f5ce <__swbuf_r+0x12>
 800f5ca:	f7ff f81b 	bl	800e604 <__sinit>
 800f5ce:	69a3      	ldr	r3, [r4, #24]
 800f5d0:	60a3      	str	r3, [r4, #8]
 800f5d2:	89a3      	ldrh	r3, [r4, #12]
 800f5d4:	071a      	lsls	r2, r3, #28
 800f5d6:	d501      	bpl.n	800f5dc <__swbuf_r+0x20>
 800f5d8:	6923      	ldr	r3, [r4, #16]
 800f5da:	b943      	cbnz	r3, 800f5ee <__swbuf_r+0x32>
 800f5dc:	4621      	mov	r1, r4
 800f5de:	4628      	mov	r0, r5
 800f5e0:	f000 f82a 	bl	800f638 <__swsetup_r>
 800f5e4:	b118      	cbz	r0, 800f5ee <__swbuf_r+0x32>
 800f5e6:	f04f 37ff 	mov.w	r7, #4294967295
 800f5ea:	4638      	mov	r0, r7
 800f5ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f5ee:	6823      	ldr	r3, [r4, #0]
 800f5f0:	6922      	ldr	r2, [r4, #16]
 800f5f2:	1a98      	subs	r0, r3, r2
 800f5f4:	6963      	ldr	r3, [r4, #20]
 800f5f6:	b2f6      	uxtb	r6, r6
 800f5f8:	4283      	cmp	r3, r0
 800f5fa:	4637      	mov	r7, r6
 800f5fc:	dc05      	bgt.n	800f60a <__swbuf_r+0x4e>
 800f5fe:	4621      	mov	r1, r4
 800f600:	4628      	mov	r0, r5
 800f602:	f7ff fe01 	bl	800f208 <_fflush_r>
 800f606:	2800      	cmp	r0, #0
 800f608:	d1ed      	bne.n	800f5e6 <__swbuf_r+0x2a>
 800f60a:	68a3      	ldr	r3, [r4, #8]
 800f60c:	3b01      	subs	r3, #1
 800f60e:	60a3      	str	r3, [r4, #8]
 800f610:	6823      	ldr	r3, [r4, #0]
 800f612:	1c5a      	adds	r2, r3, #1
 800f614:	6022      	str	r2, [r4, #0]
 800f616:	701e      	strb	r6, [r3, #0]
 800f618:	6962      	ldr	r2, [r4, #20]
 800f61a:	1c43      	adds	r3, r0, #1
 800f61c:	429a      	cmp	r2, r3
 800f61e:	d004      	beq.n	800f62a <__swbuf_r+0x6e>
 800f620:	89a3      	ldrh	r3, [r4, #12]
 800f622:	07db      	lsls	r3, r3, #31
 800f624:	d5e1      	bpl.n	800f5ea <__swbuf_r+0x2e>
 800f626:	2e0a      	cmp	r6, #10
 800f628:	d1df      	bne.n	800f5ea <__swbuf_r+0x2e>
 800f62a:	4621      	mov	r1, r4
 800f62c:	4628      	mov	r0, r5
 800f62e:	f7ff fdeb 	bl	800f208 <_fflush_r>
 800f632:	2800      	cmp	r0, #0
 800f634:	d0d9      	beq.n	800f5ea <__swbuf_r+0x2e>
 800f636:	e7d6      	b.n	800f5e6 <__swbuf_r+0x2a>

0800f638 <__swsetup_r>:
 800f638:	b538      	push	{r3, r4, r5, lr}
 800f63a:	4b29      	ldr	r3, [pc, #164]	@ (800f6e0 <__swsetup_r+0xa8>)
 800f63c:	4605      	mov	r5, r0
 800f63e:	6818      	ldr	r0, [r3, #0]
 800f640:	460c      	mov	r4, r1
 800f642:	b118      	cbz	r0, 800f64c <__swsetup_r+0x14>
 800f644:	6a03      	ldr	r3, [r0, #32]
 800f646:	b90b      	cbnz	r3, 800f64c <__swsetup_r+0x14>
 800f648:	f7fe ffdc 	bl	800e604 <__sinit>
 800f64c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f650:	0719      	lsls	r1, r3, #28
 800f652:	d422      	bmi.n	800f69a <__swsetup_r+0x62>
 800f654:	06da      	lsls	r2, r3, #27
 800f656:	d407      	bmi.n	800f668 <__swsetup_r+0x30>
 800f658:	2209      	movs	r2, #9
 800f65a:	602a      	str	r2, [r5, #0]
 800f65c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f660:	81a3      	strh	r3, [r4, #12]
 800f662:	f04f 30ff 	mov.w	r0, #4294967295
 800f666:	e033      	b.n	800f6d0 <__swsetup_r+0x98>
 800f668:	0758      	lsls	r0, r3, #29
 800f66a:	d512      	bpl.n	800f692 <__swsetup_r+0x5a>
 800f66c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f66e:	b141      	cbz	r1, 800f682 <__swsetup_r+0x4a>
 800f670:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f674:	4299      	cmp	r1, r3
 800f676:	d002      	beq.n	800f67e <__swsetup_r+0x46>
 800f678:	4628      	mov	r0, r5
 800f67a:	f7ff f95b 	bl	800e934 <_free_r>
 800f67e:	2300      	movs	r3, #0
 800f680:	6363      	str	r3, [r4, #52]	@ 0x34
 800f682:	89a3      	ldrh	r3, [r4, #12]
 800f684:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f688:	81a3      	strh	r3, [r4, #12]
 800f68a:	2300      	movs	r3, #0
 800f68c:	6063      	str	r3, [r4, #4]
 800f68e:	6923      	ldr	r3, [r4, #16]
 800f690:	6023      	str	r3, [r4, #0]
 800f692:	89a3      	ldrh	r3, [r4, #12]
 800f694:	f043 0308 	orr.w	r3, r3, #8
 800f698:	81a3      	strh	r3, [r4, #12]
 800f69a:	6923      	ldr	r3, [r4, #16]
 800f69c:	b94b      	cbnz	r3, 800f6b2 <__swsetup_r+0x7a>
 800f69e:	89a3      	ldrh	r3, [r4, #12]
 800f6a0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f6a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f6a8:	d003      	beq.n	800f6b2 <__swsetup_r+0x7a>
 800f6aa:	4621      	mov	r1, r4
 800f6ac:	4628      	mov	r0, r5
 800f6ae:	f000 f88b 	bl	800f7c8 <__smakebuf_r>
 800f6b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f6b6:	f013 0201 	ands.w	r2, r3, #1
 800f6ba:	d00a      	beq.n	800f6d2 <__swsetup_r+0x9a>
 800f6bc:	2200      	movs	r2, #0
 800f6be:	60a2      	str	r2, [r4, #8]
 800f6c0:	6962      	ldr	r2, [r4, #20]
 800f6c2:	4252      	negs	r2, r2
 800f6c4:	61a2      	str	r2, [r4, #24]
 800f6c6:	6922      	ldr	r2, [r4, #16]
 800f6c8:	b942      	cbnz	r2, 800f6dc <__swsetup_r+0xa4>
 800f6ca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f6ce:	d1c5      	bne.n	800f65c <__swsetup_r+0x24>
 800f6d0:	bd38      	pop	{r3, r4, r5, pc}
 800f6d2:	0799      	lsls	r1, r3, #30
 800f6d4:	bf58      	it	pl
 800f6d6:	6962      	ldrpl	r2, [r4, #20]
 800f6d8:	60a2      	str	r2, [r4, #8]
 800f6da:	e7f4      	b.n	800f6c6 <__swsetup_r+0x8e>
 800f6dc:	2000      	movs	r0, #0
 800f6de:	e7f7      	b.n	800f6d0 <__swsetup_r+0x98>
 800f6e0:	20000064 	.word	0x20000064

0800f6e4 <_raise_r>:
 800f6e4:	291f      	cmp	r1, #31
 800f6e6:	b538      	push	{r3, r4, r5, lr}
 800f6e8:	4605      	mov	r5, r0
 800f6ea:	460c      	mov	r4, r1
 800f6ec:	d904      	bls.n	800f6f8 <_raise_r+0x14>
 800f6ee:	2316      	movs	r3, #22
 800f6f0:	6003      	str	r3, [r0, #0]
 800f6f2:	f04f 30ff 	mov.w	r0, #4294967295
 800f6f6:	bd38      	pop	{r3, r4, r5, pc}
 800f6f8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f6fa:	b112      	cbz	r2, 800f702 <_raise_r+0x1e>
 800f6fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f700:	b94b      	cbnz	r3, 800f716 <_raise_r+0x32>
 800f702:	4628      	mov	r0, r5
 800f704:	f000 f830 	bl	800f768 <_getpid_r>
 800f708:	4622      	mov	r2, r4
 800f70a:	4601      	mov	r1, r0
 800f70c:	4628      	mov	r0, r5
 800f70e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f712:	f000 b817 	b.w	800f744 <_kill_r>
 800f716:	2b01      	cmp	r3, #1
 800f718:	d00a      	beq.n	800f730 <_raise_r+0x4c>
 800f71a:	1c59      	adds	r1, r3, #1
 800f71c:	d103      	bne.n	800f726 <_raise_r+0x42>
 800f71e:	2316      	movs	r3, #22
 800f720:	6003      	str	r3, [r0, #0]
 800f722:	2001      	movs	r0, #1
 800f724:	e7e7      	b.n	800f6f6 <_raise_r+0x12>
 800f726:	2100      	movs	r1, #0
 800f728:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f72c:	4620      	mov	r0, r4
 800f72e:	4798      	blx	r3
 800f730:	2000      	movs	r0, #0
 800f732:	e7e0      	b.n	800f6f6 <_raise_r+0x12>

0800f734 <raise>:
 800f734:	4b02      	ldr	r3, [pc, #8]	@ (800f740 <raise+0xc>)
 800f736:	4601      	mov	r1, r0
 800f738:	6818      	ldr	r0, [r3, #0]
 800f73a:	f7ff bfd3 	b.w	800f6e4 <_raise_r>
 800f73e:	bf00      	nop
 800f740:	20000064 	.word	0x20000064

0800f744 <_kill_r>:
 800f744:	b538      	push	{r3, r4, r5, lr}
 800f746:	4d07      	ldr	r5, [pc, #28]	@ (800f764 <_kill_r+0x20>)
 800f748:	2300      	movs	r3, #0
 800f74a:	4604      	mov	r4, r0
 800f74c:	4608      	mov	r0, r1
 800f74e:	4611      	mov	r1, r2
 800f750:	602b      	str	r3, [r5, #0]
 800f752:	f7f5 fec5 	bl	80054e0 <_kill>
 800f756:	1c43      	adds	r3, r0, #1
 800f758:	d102      	bne.n	800f760 <_kill_r+0x1c>
 800f75a:	682b      	ldr	r3, [r5, #0]
 800f75c:	b103      	cbz	r3, 800f760 <_kill_r+0x1c>
 800f75e:	6023      	str	r3, [r4, #0]
 800f760:	bd38      	pop	{r3, r4, r5, pc}
 800f762:	bf00      	nop
 800f764:	20004d18 	.word	0x20004d18

0800f768 <_getpid_r>:
 800f768:	f7f5 beb2 	b.w	80054d0 <_getpid>

0800f76c <_malloc_usable_size_r>:
 800f76c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f770:	1f18      	subs	r0, r3, #4
 800f772:	2b00      	cmp	r3, #0
 800f774:	bfbc      	itt	lt
 800f776:	580b      	ldrlt	r3, [r1, r0]
 800f778:	18c0      	addlt	r0, r0, r3
 800f77a:	4770      	bx	lr

0800f77c <__swhatbuf_r>:
 800f77c:	b570      	push	{r4, r5, r6, lr}
 800f77e:	460c      	mov	r4, r1
 800f780:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f784:	2900      	cmp	r1, #0
 800f786:	b096      	sub	sp, #88	@ 0x58
 800f788:	4615      	mov	r5, r2
 800f78a:	461e      	mov	r6, r3
 800f78c:	da0d      	bge.n	800f7aa <__swhatbuf_r+0x2e>
 800f78e:	89a3      	ldrh	r3, [r4, #12]
 800f790:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f794:	f04f 0100 	mov.w	r1, #0
 800f798:	bf14      	ite	ne
 800f79a:	2340      	movne	r3, #64	@ 0x40
 800f79c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f7a0:	2000      	movs	r0, #0
 800f7a2:	6031      	str	r1, [r6, #0]
 800f7a4:	602b      	str	r3, [r5, #0]
 800f7a6:	b016      	add	sp, #88	@ 0x58
 800f7a8:	bd70      	pop	{r4, r5, r6, pc}
 800f7aa:	466a      	mov	r2, sp
 800f7ac:	f000 f848 	bl	800f840 <_fstat_r>
 800f7b0:	2800      	cmp	r0, #0
 800f7b2:	dbec      	blt.n	800f78e <__swhatbuf_r+0x12>
 800f7b4:	9901      	ldr	r1, [sp, #4]
 800f7b6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f7ba:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f7be:	4259      	negs	r1, r3
 800f7c0:	4159      	adcs	r1, r3
 800f7c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f7c6:	e7eb      	b.n	800f7a0 <__swhatbuf_r+0x24>

0800f7c8 <__smakebuf_r>:
 800f7c8:	898b      	ldrh	r3, [r1, #12]
 800f7ca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f7cc:	079d      	lsls	r5, r3, #30
 800f7ce:	4606      	mov	r6, r0
 800f7d0:	460c      	mov	r4, r1
 800f7d2:	d507      	bpl.n	800f7e4 <__smakebuf_r+0x1c>
 800f7d4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f7d8:	6023      	str	r3, [r4, #0]
 800f7da:	6123      	str	r3, [r4, #16]
 800f7dc:	2301      	movs	r3, #1
 800f7de:	6163      	str	r3, [r4, #20]
 800f7e0:	b003      	add	sp, #12
 800f7e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f7e4:	ab01      	add	r3, sp, #4
 800f7e6:	466a      	mov	r2, sp
 800f7e8:	f7ff ffc8 	bl	800f77c <__swhatbuf_r>
 800f7ec:	9f00      	ldr	r7, [sp, #0]
 800f7ee:	4605      	mov	r5, r0
 800f7f0:	4639      	mov	r1, r7
 800f7f2:	4630      	mov	r0, r6
 800f7f4:	f7ff f912 	bl	800ea1c <_malloc_r>
 800f7f8:	b948      	cbnz	r0, 800f80e <__smakebuf_r+0x46>
 800f7fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f7fe:	059a      	lsls	r2, r3, #22
 800f800:	d4ee      	bmi.n	800f7e0 <__smakebuf_r+0x18>
 800f802:	f023 0303 	bic.w	r3, r3, #3
 800f806:	f043 0302 	orr.w	r3, r3, #2
 800f80a:	81a3      	strh	r3, [r4, #12]
 800f80c:	e7e2      	b.n	800f7d4 <__smakebuf_r+0xc>
 800f80e:	89a3      	ldrh	r3, [r4, #12]
 800f810:	6020      	str	r0, [r4, #0]
 800f812:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f816:	81a3      	strh	r3, [r4, #12]
 800f818:	9b01      	ldr	r3, [sp, #4]
 800f81a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f81e:	b15b      	cbz	r3, 800f838 <__smakebuf_r+0x70>
 800f820:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f824:	4630      	mov	r0, r6
 800f826:	f000 f81d 	bl	800f864 <_isatty_r>
 800f82a:	b128      	cbz	r0, 800f838 <__smakebuf_r+0x70>
 800f82c:	89a3      	ldrh	r3, [r4, #12]
 800f82e:	f023 0303 	bic.w	r3, r3, #3
 800f832:	f043 0301 	orr.w	r3, r3, #1
 800f836:	81a3      	strh	r3, [r4, #12]
 800f838:	89a3      	ldrh	r3, [r4, #12]
 800f83a:	431d      	orrs	r5, r3
 800f83c:	81a5      	strh	r5, [r4, #12]
 800f83e:	e7cf      	b.n	800f7e0 <__smakebuf_r+0x18>

0800f840 <_fstat_r>:
 800f840:	b538      	push	{r3, r4, r5, lr}
 800f842:	4d07      	ldr	r5, [pc, #28]	@ (800f860 <_fstat_r+0x20>)
 800f844:	2300      	movs	r3, #0
 800f846:	4604      	mov	r4, r0
 800f848:	4608      	mov	r0, r1
 800f84a:	4611      	mov	r1, r2
 800f84c:	602b      	str	r3, [r5, #0]
 800f84e:	f7f5 fea7 	bl	80055a0 <_fstat>
 800f852:	1c43      	adds	r3, r0, #1
 800f854:	d102      	bne.n	800f85c <_fstat_r+0x1c>
 800f856:	682b      	ldr	r3, [r5, #0]
 800f858:	b103      	cbz	r3, 800f85c <_fstat_r+0x1c>
 800f85a:	6023      	str	r3, [r4, #0]
 800f85c:	bd38      	pop	{r3, r4, r5, pc}
 800f85e:	bf00      	nop
 800f860:	20004d18 	.word	0x20004d18

0800f864 <_isatty_r>:
 800f864:	b538      	push	{r3, r4, r5, lr}
 800f866:	4d06      	ldr	r5, [pc, #24]	@ (800f880 <_isatty_r+0x1c>)
 800f868:	2300      	movs	r3, #0
 800f86a:	4604      	mov	r4, r0
 800f86c:	4608      	mov	r0, r1
 800f86e:	602b      	str	r3, [r5, #0]
 800f870:	f7f5 fea6 	bl	80055c0 <_isatty>
 800f874:	1c43      	adds	r3, r0, #1
 800f876:	d102      	bne.n	800f87e <_isatty_r+0x1a>
 800f878:	682b      	ldr	r3, [r5, #0]
 800f87a:	b103      	cbz	r3, 800f87e <_isatty_r+0x1a>
 800f87c:	6023      	str	r3, [r4, #0]
 800f87e:	bd38      	pop	{r3, r4, r5, pc}
 800f880:	20004d18 	.word	0x20004d18

0800f884 <_init>:
 800f884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f886:	bf00      	nop
 800f888:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f88a:	bc08      	pop	{r3}
 800f88c:	469e      	mov	lr, r3
 800f88e:	4770      	bx	lr

0800f890 <_fini>:
 800f890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f892:	bf00      	nop
 800f894:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f896:	bc08      	pop	{r3}
 800f898:	469e      	mov	lr, r3
 800f89a:	4770      	bx	lr
