# Reading F:/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do dh_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying F:/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/SYCY/sycy_23l_projekt/dh {F:/SYCY/sycy_23l_projekt/dh/modularPowering.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:32 on May 23,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/SYCY/sycy_23l_projekt/dh" F:/SYCY/sycy_23l_projekt/dh/modularPowering.v 
# -- Compiling module modularPowering
# 
# Top level modules:
# 	modularPowering
# End time: 13:50:32 on May 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.modularPowering
# vsim work.modularPowering 
# Start time: 13:50:35 on May 23,2023
# Loading work.modularPowering
do test_modExp.do
do test_modExp.do
do test_modExp.do
do test_modExp.do
# ** Error: Invalid binary digit: 5.
# ** Error: (vsim-4011) Invalid force value: 2#5 0,10#0 80.
# Error in macro ./test_modExp.do line 7
# Invalid binary digit: 5.
# ** Error: (vsim-4011) Invalid force value: 2#5 0,10#0 80.
# 
#     while executing
# "force base 2#5 0,10#0 80"
do test_modExp.do
do test_modExp.do
do test_m
# Cannot open macro file: test_m
do test_modExp.do
do test_modExp.do
# End time: 13:55:47 on May 23,2023, Elapsed time: 0:05:12
# Errors: 3, Warnings: 0
