   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"stm32f10x_tim.c"
  21              	.Ltext0:
  22              		.align	2
  23              		.global	TIM_TimeBaseInit
  24              		.thumb
  25              		.thumb_func
  27              	TIM_TimeBaseInit:
  28              	.LFB1:
  29              		.file 1 "lib//src/stm32f10x_tim.c"
   1:lib//src/stm32f10x_tim.c **** /******************** (C) COPYRIGHT 2009 STMicroelectronics ********************
   2:lib//src/stm32f10x_tim.c **** * File Name          : stm32f10x_tim.c
   3:lib//src/stm32f10x_tim.c **** * Author             : MCD Application Team
   4:lib//src/stm32f10x_tim.c **** * Version            : V2.0.3Patch1
   5:lib//src/stm32f10x_tim.c **** * Date               : 04/06/2009
   6:lib//src/stm32f10x_tim.c **** * Description        : This file provides all the TIM firmware functions.
   7:lib//src/stm32f10x_tim.c **** ********************************************************************************
   8:lib//src/stm32f10x_tim.c **** * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
   9:lib//src/stm32f10x_tim.c **** * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
  10:lib//src/stm32f10x_tim.c **** * AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
  11:lib//src/stm32f10x_tim.c **** * INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
  12:lib//src/stm32f10x_tim.c **** * CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
  13:lib//src/stm32f10x_tim.c **** * INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  14:lib//src/stm32f10x_tim.c **** *******************************************************************************/
  15:lib//src/stm32f10x_tim.c **** 
  16:lib//src/stm32f10x_tim.c **** /* Includes ------------------------------------------------------------------*/
  17:lib//src/stm32f10x_tim.c **** #include "stm32f10x_tim.h"
  18:lib//src/stm32f10x_tim.c **** #include "stm32f10x_rcc.h"
  19:lib//src/stm32f10x_tim.c **** 
  20:lib//src/stm32f10x_tim.c **** /* Private typedef -----------------------------------------------------------*/
  21:lib//src/stm32f10x_tim.c **** /* Private define ------------------------------------------------------------*/
  22:lib//src/stm32f10x_tim.c **** /* ---------------------- TIM registers bit mask ------------------------ */
  23:lib//src/stm32f10x_tim.c **** #define CR1_CEN_Set                 ((u16)0x0001)
  24:lib//src/stm32f10x_tim.c **** #define CR1_CEN_Reset               ((u16)0x03FE)
  25:lib//src/stm32f10x_tim.c **** #define CR1_UDIS_Set                ((u16)0x0002)
  26:lib//src/stm32f10x_tim.c **** #define CR1_UDIS_Reset              ((u16)0x03FD)
  27:lib//src/stm32f10x_tim.c **** #define CR1_URS_Set                 ((u16)0x0004)
  28:lib//src/stm32f10x_tim.c **** #define CR1_URS_Reset               ((u16)0x03FB)
  29:lib//src/stm32f10x_tim.c **** #define CR1_OPM_Reset               ((u16)0x03F7)
  30:lib//src/stm32f10x_tim.c **** #define CR1_CounterMode_Mask        ((u16)0x038F)
  31:lib//src/stm32f10x_tim.c **** #define CR1_ARPE_Set                ((u16)0x0080)
  32:lib//src/stm32f10x_tim.c **** #define CR1_ARPE_Reset              ((u16)0x037F)
  33:lib//src/stm32f10x_tim.c **** #define CR1_CKD_Mask                ((u16)0x00FF)
  34:lib//src/stm32f10x_tim.c **** 
  35:lib//src/stm32f10x_tim.c **** #define CR2_CCPC_Set                ((u16)0x0001)
  36:lib//src/stm32f10x_tim.c **** #define CR2_CCPC_Reset              ((u16)0xFFFE)
  37:lib//src/stm32f10x_tim.c **** #define CR2_CCUS_Set                ((u16)0x0004)
  38:lib//src/stm32f10x_tim.c **** #define CR2_CCUS_Reset              ((u16)0xFFFB)
  39:lib//src/stm32f10x_tim.c **** #define CR2_CCDS_Set                ((u16)0x0008)
  40:lib//src/stm32f10x_tim.c **** #define CR2_CCDS_Reset              ((u16)0xFFF7)
  41:lib//src/stm32f10x_tim.c **** #define CR2_MMS_Mask                ((u16)0xFF8F)
  42:lib//src/stm32f10x_tim.c **** #define CR2_TI1S_Set                ((u16)0x0080)
  43:lib//src/stm32f10x_tim.c **** #define CR2_TI1S_Reset              ((u16)0xFF7F)
  44:lib//src/stm32f10x_tim.c **** #define CR2_OIS1_Reset              ((u16)0x7EFF)
  45:lib//src/stm32f10x_tim.c **** #define CR2_OIS1N_Reset             ((u16)0x7DFF)
  46:lib//src/stm32f10x_tim.c **** #define CR2_OIS2_Reset              ((u16)0x7BFF)
  47:lib//src/stm32f10x_tim.c **** #define CR2_OIS2N_Reset             ((u16)0x77FF)
  48:lib//src/stm32f10x_tim.c **** #define CR2_OIS3_Reset              ((u16)0x6FFF)
  49:lib//src/stm32f10x_tim.c **** #define CR2_OIS3N_Reset             ((u16)0x5FFF)
  50:lib//src/stm32f10x_tim.c **** #define CR2_OIS4_Reset              ((u16)0x3FFF)
  51:lib//src/stm32f10x_tim.c **** 
  52:lib//src/stm32f10x_tim.c **** #define SMCR_SMS_Mask               ((u16)0xFFF8)
  53:lib//src/stm32f10x_tim.c **** #define SMCR_ETR_Mask               ((u16)0x00FF)
  54:lib//src/stm32f10x_tim.c **** #define SMCR_TS_Mask                ((u16)0xFF8F)
  55:lib//src/stm32f10x_tim.c **** #define SMCR_MSM_Reset              ((u16)0xFF7F)
  56:lib//src/stm32f10x_tim.c **** #define SMCR_ECE_Set                ((u16)0x4000)
  57:lib//src/stm32f10x_tim.c **** 
  58:lib//src/stm32f10x_tim.c **** #define CCMR_CC13S_Mask             ((u16)0xFFFC)
  59:lib//src/stm32f10x_tim.c **** #define CCMR_CC24S_Mask             ((u16)0xFCFF)
  60:lib//src/stm32f10x_tim.c **** #define CCMR_TI13Direct_Set         ((u16)0x0001)
  61:lib//src/stm32f10x_tim.c **** #define CCMR_TI24Direct_Set         ((u16)0x0100)
  62:lib//src/stm32f10x_tim.c **** #define CCMR_OC13FE_Reset           ((u16)0xFFFB)
  63:lib//src/stm32f10x_tim.c **** #define CCMR_OC24FE_Reset           ((u16)0xFBFF)
  64:lib//src/stm32f10x_tim.c **** #define CCMR_OC13PE_Reset           ((u16)0xFFF7)
  65:lib//src/stm32f10x_tim.c **** #define CCMR_OC24PE_Reset           ((u16)0xF7FF)
  66:lib//src/stm32f10x_tim.c **** #define CCMR_OC13M_Mask             ((u16)0xFF8F)
  67:lib//src/stm32f10x_tim.c **** #define CCMR_OC24M_Mask             ((u16)0x8FFF) 
  68:lib//src/stm32f10x_tim.c **** 
  69:lib//src/stm32f10x_tim.c **** #define CCMR_OC13CE_Reset           ((u16)0xFF7F)
  70:lib//src/stm32f10x_tim.c **** #define CCMR_OC24CE_Reset           ((u16)0x7FFF)
  71:lib//src/stm32f10x_tim.c **** 
  72:lib//src/stm32f10x_tim.c **** #define CCMR_IC13PSC_Mask           ((u16)0xFFF3)
  73:lib//src/stm32f10x_tim.c **** #define CCMR_IC24PSC_Mask           ((u16)0xF3FF)
  74:lib//src/stm32f10x_tim.c **** #define CCMR_IC13F_Mask             ((u16)0xFF0F)
  75:lib//src/stm32f10x_tim.c **** #define CCMR_IC24F_Mask             ((u16)0x0FFF)
  76:lib//src/stm32f10x_tim.c **** 
  77:lib//src/stm32f10x_tim.c **** #define CCMR_Offset                 ((u16)0x0018)
  78:lib//src/stm32f10x_tim.c **** #define CCER_CCE_Set                ((u16)0x0001)
  79:lib//src/stm32f10x_tim.c **** #define	CCER_CCNE_Set               ((u16)0x0004)
  80:lib//src/stm32f10x_tim.c **** 
  81:lib//src/stm32f10x_tim.c **** #define CCER_CC1P_Reset             ((u16)0xFFFD)
  82:lib//src/stm32f10x_tim.c **** #define CCER_CC2P_Reset             ((u16)0xFFDF)
  83:lib//src/stm32f10x_tim.c **** #define CCER_CC3P_Reset             ((u16)0xFDFF)
  84:lib//src/stm32f10x_tim.c **** #define CCER_CC4P_Reset             ((u16)0xDFFF)
  85:lib//src/stm32f10x_tim.c **** 
  86:lib//src/stm32f10x_tim.c **** #define CCER_CC1NP_Reset            ((u16)0xFFF7)
  87:lib//src/stm32f10x_tim.c **** #define CCER_CC2NP_Reset            ((u16)0xFF7F)
  88:lib//src/stm32f10x_tim.c **** #define CCER_CC3NP_Reset            ((u16)0xF7FF)
  89:lib//src/stm32f10x_tim.c **** 
  90:lib//src/stm32f10x_tim.c **** #define CCER_CC1E_Set               ((u16)0x0001)
  91:lib//src/stm32f10x_tim.c **** #define CCER_CC1E_Reset             ((u16)0xFFFE)
  92:lib//src/stm32f10x_tim.c **** 
  93:lib//src/stm32f10x_tim.c **** #define CCER_CC1NE_Reset            ((u16)0xFFFB)
  94:lib//src/stm32f10x_tim.c **** 
  95:lib//src/stm32f10x_tim.c **** #define CCER_CC2E_Set               ((u16)0x0010)
  96:lib//src/stm32f10x_tim.c **** #define CCER_CC2E_Reset             ((u16)0xFFEF)
  97:lib//src/stm32f10x_tim.c **** 
  98:lib//src/stm32f10x_tim.c **** #define CCER_CC2NE_Reset            ((u16)0xFFBF)
  99:lib//src/stm32f10x_tim.c **** 
 100:lib//src/stm32f10x_tim.c **** #define CCER_CC3E_Set               ((u16)0x0100)
 101:lib//src/stm32f10x_tim.c **** #define CCER_CC3E_Reset             ((u16)0xFEFF)
 102:lib//src/stm32f10x_tim.c **** 
 103:lib//src/stm32f10x_tim.c **** #define CCER_CC3NE_Reset            ((u16)0xFBFF)
 104:lib//src/stm32f10x_tim.c **** 
 105:lib//src/stm32f10x_tim.c **** #define CCER_CC4E_Set               ((u16)0x1000)
 106:lib//src/stm32f10x_tim.c **** #define CCER_CC4E_Reset             ((u16)0xEFFF)
 107:lib//src/stm32f10x_tim.c **** 
 108:lib//src/stm32f10x_tim.c **** #define BDTR_MOE_Set                ((u16)0x8000)
 109:lib//src/stm32f10x_tim.c **** #define BDTR_MOE_Reset              ((u16)0x7FFF)
 110:lib//src/stm32f10x_tim.c **** 
 111:lib//src/stm32f10x_tim.c **** /* Private macro -------------------------------------------------------------*/
 112:lib//src/stm32f10x_tim.c **** /* Private variables ---------------------------------------------------------*/
 113:lib//src/stm32f10x_tim.c **** /* Private function prototypes -----------------------------------------------*/
 114:lib//src/stm32f10x_tim.c **** static void TI1_Config(TIM_TypeDef* TIMx, u16 TIM_ICPolarity, u16 TIM_ICSelection,
 115:lib//src/stm32f10x_tim.c ****                        u16 TIM_ICFilter);
 116:lib//src/stm32f10x_tim.c **** static void TI2_Config(TIM_TypeDef* TIMx, u16 TIM_ICPolarity, u16 TIM_ICSelection,
 117:lib//src/stm32f10x_tim.c ****                        u16 TIM_ICFilter);
 118:lib//src/stm32f10x_tim.c **** static void TI3_Config(TIM_TypeDef* TIMx, u16 TIM_ICPolarity, u16 TIM_ICSelection,
 119:lib//src/stm32f10x_tim.c ****                        u16 TIM_ICFilter);
 120:lib//src/stm32f10x_tim.c **** static void TI4_Config(TIM_TypeDef* TIMx, u16 TIM_ICPolarity, u16 TIM_ICSelection,
 121:lib//src/stm32f10x_tim.c ****                        u16 TIM_ICFilter);
 122:lib//src/stm32f10x_tim.c **** /* Private macro -------------------------------------------------------------*/
 123:lib//src/stm32f10x_tim.c **** /* Private variables ---------------------------------------------------------*/
 124:lib//src/stm32f10x_tim.c **** /* Private function prototypes -----------------------------------------------*/
 125:lib//src/stm32f10x_tim.c **** /* Private functions ---------------------------------------------------------*/
 126:lib//src/stm32f10x_tim.c **** /*******************************************************************************
 127:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_DeInit
 128:lib//src/stm32f10x_tim.c **** * Description    : Deinitializes the TIMx peripheral registers to their default
 129:lib//src/stm32f10x_tim.c **** *                  reset values.
 130:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
 131:lib//src/stm32f10x_tim.c **** * Output         : None
 132:lib//src/stm32f10x_tim.c **** * Return         : None
 133:lib//src/stm32f10x_tim.c **** *******************************************************************************/
 134:lib//src/stm32f10x_tim.c **** void TIM_DeInit(TIM_TypeDef* TIMx)
 135:lib//src/stm32f10x_tim.c **** {
 136:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
 137:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 138:lib//src/stm32f10x_tim.c ****  
 139:lib//src/stm32f10x_tim.c ****   switch (*(u32*)&TIMx)
 140:lib//src/stm32f10x_tim.c ****   {
 141:lib//src/stm32f10x_tim.c ****     case TIM1_BASE:
 142:lib//src/stm32f10x_tim.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 143:lib//src/stm32f10x_tim.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 144:lib//src/stm32f10x_tim.c ****       break; 
 145:lib//src/stm32f10x_tim.c ****       
 146:lib//src/stm32f10x_tim.c ****     case TIM2_BASE:
 147:lib//src/stm32f10x_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 148:lib//src/stm32f10x_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 149:lib//src/stm32f10x_tim.c ****       break;
 150:lib//src/stm32f10x_tim.c ****  
 151:lib//src/stm32f10x_tim.c ****     case TIM3_BASE:
 152:lib//src/stm32f10x_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 153:lib//src/stm32f10x_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 154:lib//src/stm32f10x_tim.c ****       break;
 155:lib//src/stm32f10x_tim.c ****  
 156:lib//src/stm32f10x_tim.c ****     case TIM4_BASE:
 157:lib//src/stm32f10x_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 158:lib//src/stm32f10x_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 159:lib//src/stm32f10x_tim.c ****       break;
 160:lib//src/stm32f10x_tim.c ****       
 161:lib//src/stm32f10x_tim.c ****     case TIM5_BASE:
 162:lib//src/stm32f10x_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 163:lib//src/stm32f10x_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 164:lib//src/stm32f10x_tim.c ****       break;
 165:lib//src/stm32f10x_tim.c ****       
 166:lib//src/stm32f10x_tim.c ****     case TIM6_BASE:
 167:lib//src/stm32f10x_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 168:lib//src/stm32f10x_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 169:lib//src/stm32f10x_tim.c ****       break;
 170:lib//src/stm32f10x_tim.c ****       
 171:lib//src/stm32f10x_tim.c ****     case TIM7_BASE:
 172:lib//src/stm32f10x_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 173:lib//src/stm32f10x_tim.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 174:lib//src/stm32f10x_tim.c ****       break;
 175:lib//src/stm32f10x_tim.c ****       
 176:lib//src/stm32f10x_tim.c ****     case TIM8_BASE:
 177:lib//src/stm32f10x_tim.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 178:lib//src/stm32f10x_tim.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 179:lib//src/stm32f10x_tim.c ****       break; 
 180:lib//src/stm32f10x_tim.c ****       
 181:lib//src/stm32f10x_tim.c ****     default:
 182:lib//src/stm32f10x_tim.c ****       break;
 183:lib//src/stm32f10x_tim.c ****   }
 184:lib//src/stm32f10x_tim.c **** }
 185:lib//src/stm32f10x_tim.c **** 
 186:lib//src/stm32f10x_tim.c **** /*******************************************************************************
 187:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_TimeBaseInit
 188:lib//src/stm32f10x_tim.c **** * Description    : Initializes the TIMx Time Base Unit peripheral according to 
 189:lib//src/stm32f10x_tim.c **** *                  the specified parameters in the TIM_TimeBaseInitStruct.
 190:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
 191:lib//src/stm32f10x_tim.c **** *                    peripheral.
 192:lib//src/stm32f10x_tim.c **** *                  - TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef
 193:lib//src/stm32f10x_tim.c **** *                   structure that contains the configuration information for
 194:lib//src/stm32f10x_tim.c **** *                   the specified TIM peripheral.
 195:lib//src/stm32f10x_tim.c **** * Output         : None
 196:lib//src/stm32f10x_tim.c **** * Return         : None
 197:lib//src/stm32f10x_tim.c **** *******************************************************************************/
 198:lib//src/stm32f10x_tim.c **** void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
 199:lib//src/stm32f10x_tim.c **** {
  30              		.loc 1 199 0
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34              	.LVL0:
 200:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
 201:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx)); 
 202:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
 203:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
 204:lib//src/stm32f10x_tim.c **** 
 205:lib//src/stm32f10x_tim.c ****   /* Select the Counter Mode and set the clock division */
 206:lib//src/stm32f10x_tim.c ****   TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  35              		.loc 1 206 0
  36 0000 0388     		ldrh	r3, [r0, #0]
  37 0002 03F08F03 		and	r3, r3, #143
  38 0006 0380     		strh	r3, [r0, #0]	@ movhi
 207:lib//src/stm32f10x_tim.c ****   TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
  39              		.loc 1 207 0
  40 0008 0388     		ldrh	r3, [r0, #0]
  41 000a B1F806C0 		ldrh	ip, [r1, #6]
  42 000e 4A88     		ldrh	r2, [r1, #2]
  43 0010 9BB2     		uxth	r3, r3
  44 0012 43EA0C03 		orr	r3, r3, ip
  45 0016 1343     		orrs	r3, r3, r2
  46 0018 9BB2     		uxth	r3, r3
  47 001a 0380     		strh	r3, [r0, #0]	@ movhi
 208:lib//src/stm32f10x_tim.c ****                 TIM_TimeBaseInitStruct->TIM_CounterMode;
 209:lib//src/stm32f10x_tim.c ****   /* Set the Autoreload value */
 210:lib//src/stm32f10x_tim.c ****   TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
  48              		.loc 1 210 0
  49 001c 8B88     		ldrh	r3, [r1, #4]
  50 001e 8385     		strh	r3, [r0, #44]	@ movhi
 211:lib//src/stm32f10x_tim.c **** 
 212:lib//src/stm32f10x_tim.c ****   /* Set the Prescaler value */
 213:lib//src/stm32f10x_tim.c ****   TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
  51              		.loc 1 213 0
  52 0020 0B88     		ldrh	r3, [r1, #0]
  53 0022 0385     		strh	r3, [r0, #40]	@ movhi
 214:lib//src/stm32f10x_tim.c ****     
 215:lib//src/stm32f10x_tim.c ****   if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
  54              		.loc 1 215 0
  55 0024 064B     		ldr	r3, .L6
  56 0026 9842     		cmp	r0, r3
  57 0028 03D0     		beq	.L2
  58 002a 03F50063 		add	r3, r3, #2048
  59 002e 9842     		cmp	r0, r3
  60 0030 01D1     		bne	.L3
  61              	.L2:
 216:lib//src/stm32f10x_tim.c ****   {
 217:lib//src/stm32f10x_tim.c ****     /* Set the Repetition Counter value */
 218:lib//src/stm32f10x_tim.c ****     TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
  62              		.loc 1 218 0
  63 0032 0B7A     		ldrb	r3, [r1, #8]	@ zero_extendqisi2
  64 0034 0386     		strh	r3, [r0, #48]	@ movhi
  65              	.L3:
 219:lib//src/stm32f10x_tim.c ****   }
 220:lib//src/stm32f10x_tim.c ****   
 221:lib//src/stm32f10x_tim.c ****   /* Generate an update event to reload the Prescaler value immediatly */
 222:lib//src/stm32f10x_tim.c ****   TIMx->EGR = TIM_PSCReloadMode_Immediate;          
  66              		.loc 1 222 0
  67 0036 4FF00103 		mov	r3, #1	@ movhi
  68 003a 8382     		strh	r3, [r0, #20]	@ movhi
 223:lib//src/stm32f10x_tim.c **** }
  69              		.loc 1 223 0
  70 003c 7047     		bx	lr
  71              	.L7:
  72 003e 00BF     		.align	2
  73              	.L6:
  74 0040 002C0140 		.word	1073818624
  75              	.LFE1:
  77              		.align	2
  78              		.global	TIM_OC1Init
  79              		.thumb
  80              		.thumb_func
  82              	TIM_OC1Init:
  83              	.LFB2:
 224:lib//src/stm32f10x_tim.c **** 
 225:lib//src/stm32f10x_tim.c **** /*******************************************************************************
 226:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_OC1Init
 227:lib//src/stm32f10x_tim.c **** * Description    : Initializes the TIMx Channel1 according to the specified
 228:lib//src/stm32f10x_tim.c **** *                  parameters in the TIM_OCInitStruct.
 229:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
 230:lib//src/stm32f10x_tim.c **** *                    peripheral.
 231:lib//src/stm32f10x_tim.c **** *                  - TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 232:lib//src/stm32f10x_tim.c **** *                    that contains the configuration information for the specified
 233:lib//src/stm32f10x_tim.c **** *                    TIM peripheral.
 234:lib//src/stm32f10x_tim.c **** * Output         : None
 235:lib//src/stm32f10x_tim.c **** * Return         : None
 236:lib//src/stm32f10x_tim.c **** *******************************************************************************/
 237:lib//src/stm32f10x_tim.c **** void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 238:lib//src/stm32f10x_tim.c **** {
  84              		.loc 1 238 0
  85              		@ args = 0, pretend = 0, frame = 0
  86              		@ frame_needed = 0, uses_anonymous_args = 0
  87              	.LVL1:
 239:lib//src/stm32f10x_tim.c ****   u16 tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 240:lib//src/stm32f10x_tim.c ****    
 241:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
 242:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx)); 
 243:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 244:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 245:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 246:lib//src/stm32f10x_tim.c **** 
 247:lib//src/stm32f10x_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
 248:lib//src/stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC1E_Reset;
  88              		.loc 1 248 0
  89 0044 038C     		ldrh	r3, [r0, #32]
  90              		.loc 1 238 0
  91 0046 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  92              	.LCFI0:
  93              		.loc 1 248 0
  94 004a 23F00103 		bic	r3, r3, #1
  95 004e 1B04     		lsls	r3, r3, #16
  96 0050 1B0C     		lsrs	r3, r3, #16
  97 0052 0384     		strh	r3, [r0, #32]	@ movhi
 249:lib//src/stm32f10x_tim.c ****   
 250:lib//src/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
 251:lib//src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
  98              		.loc 1 251 0
  99 0054 038C     		ldrh	r3, [r0, #32]
 252:lib//src/stm32f10x_tim.c **** 
 253:lib//src/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 254:lib//src/stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 255:lib//src/stm32f10x_tim.c ****   
 256:lib//src/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
 257:lib//src/stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR1;
 258:lib//src/stm32f10x_tim.c ****     
 259:lib//src/stm32f10x_tim.c ****   /* Reset the Output Compare Mode Bits */
 260:lib//src/stm32f10x_tim.c ****   tmpccmrx &= CCMR_OC13M_Mask;
 261:lib//src/stm32f10x_tim.c ****   
 262:lib//src/stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 263:lib//src/stm32f10x_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 264:lib//src/stm32f10x_tim.c ****   
 265:lib//src/stm32f10x_tim.c ****   /* Reset the Output Polarity level */
 266:lib//src/stm32f10x_tim.c ****   tmpccer &= CCER_CC1P_Reset;
 267:lib//src/stm32f10x_tim.c **** 
 268:lib//src/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 269:lib//src/stm32f10x_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 100              		.loc 1 269 0
 101 0056 0A89     		ldrh	r2, [r1, #8]
 102 0058 4C88     		ldrh	r4, [r1, #2]
 103              		.loc 1 266 0
 104 005a 23F00203 		bic	r3, r3, #2
 105              	.LVL2:
 270:lib//src/stm32f10x_tim.c ****   
 271:lib//src/stm32f10x_tim.c ****   /* Set the Output State */
 272:lib//src/stm32f10x_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 273:lib//src/stm32f10x_tim.c ****   
 274:lib//src/stm32f10x_tim.c ****   /* Set the Capture Compare Register value */
 275:lib//src/stm32f10x_tim.c ****   TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 276:lib//src/stm32f10x_tim.c ****   
 277:lib//src/stm32f10x_tim.c ****   if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 106              		.loc 1 277 0
 107 005e 1C4E     		ldr	r6, .L12
 108              		.loc 1 269 0
 109 0060 1443     		orrs	r4, r4, r2
 110              		.loc 1 266 0
 111 0062 1B04     		lsls	r3, r3, #16
 112              	.LVL3:
 113              		.loc 1 254 0
 114 0064 8288     		ldrh	r2, [r0, #4]
 115              		.loc 1 275 0
 116 0066 B1F806C0 		ldrh	ip, [r1, #6]
 117              		.loc 1 257 0
 118 006a 058B     		ldrh	r5, [r0, #24]
 119              		.loc 1 266 0
 120 006c 1B0C     		lsrs	r3, r3, #16
 121              	.LVL4:
 122              		.loc 1 269 0
 123 006e A4B2     		uxth	r4, r4
 124              	.LVL5:
 125              		.loc 1 277 0
 126 0070 B042     		cmp	r0, r6
 127              		.loc 1 272 0
 128 0072 44EA0303 		orr	r3, r4, r3
 129              	.LVL6:
 130              		.loc 1 254 0
 131 0076 92B2     		uxth	r2, r2
 132              	.LVL7:
 133              		.loc 1 263 0
 134 0078 0C88     		ldrh	r4, [r1, #0]
 135              		.loc 1 257 0
 136 007a ADB2     		uxth	r5, r5
 137              	.LVL8:
 138              		.loc 1 275 0
 139 007c A0F834C0 		strh	ip, [r0, #52]	@ movhi
 140              		.loc 1 277 0
 141 0080 03D0     		beq	.L9
 142 0082 06F50066 		add	r6, r6, #2048
 143 0086 B042     		cmp	r0, r6
 144 0088 18D1     		bne	.L10
 145              	.L9:
 278:lib//src/stm32f10x_tim.c ****   {
 279:lib//src/stm32f10x_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 280:lib//src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 281:lib//src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 282:lib//src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 283:lib//src/stm32f10x_tim.c ****     
 284:lib//src/stm32f10x_tim.c ****     /* Reset the Output N Polarity level */
 285:lib//src/stm32f10x_tim.c ****     tmpccer &= CCER_CC1NP_Reset;
 286:lib//src/stm32f10x_tim.c **** 
 287:lib//src/stm32f10x_tim.c ****     /* Set the Output N Polarity */
 288:lib//src/stm32f10x_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 289:lib//src/stm32f10x_tim.c **** 
 290:lib//src/stm32f10x_tim.c ****     /* Reset the Output N State */
 291:lib//src/stm32f10x_tim.c ****     tmpccer &= CCER_CC1NE_Reset;
 292:lib//src/stm32f10x_tim.c ****     
 293:lib//src/stm32f10x_tim.c ****     /* Set the Output N State */
 294:lib//src/stm32f10x_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 295:lib//src/stm32f10x_tim.c **** 
 296:lib//src/stm32f10x_tim.c ****     /* Reset the Ouput Compare and Output Compare N IDLE State */
 297:lib//src/stm32f10x_tim.c ****     tmpcr2 &= CR2_OIS1_Reset;
 298:lib//src/stm32f10x_tim.c ****     tmpcr2 &= CR2_OIS1N_Reset;
 299:lib//src/stm32f10x_tim.c **** 
 300:lib//src/stm32f10x_tim.c ****     /* Set the Output Idle state */
 301:lib//src/stm32f10x_tim.c ****     tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 146              		.loc 1 301 0
 147 008a 8E89     		ldrh	r6, [r1, #12]
 148              		.loc 1 288 0
 149 008c 4F89     		ldrh	r7, [r1, #10]
 150              		.loc 1 301 0
 151 008e B1F80E80 		ldrh	r8, [r1, #14]
 152              		.loc 1 285 0
 153 0092 4FF6F77C 		movw	ip, #65527
 154              	.LVL9:
 155 0096 03EA0C0C 		and	ip, r3, ip
 156              	.LVL10:
 157              		.loc 1 288 0
 158 009a 4CEA0707 		orr	r7, ip, r7
 159              	.LVL11:
 160              		.loc 1 301 0
 161 009e 48EA0606 		orr	r6, r8, r6
 162              		.loc 1 291 0
 163 00a2 4FF6FB73 		movw	r3, #65531
 164              	.LVL12:
 165              		.loc 1 294 0
 166 00a6 8988     		ldrh	r1, [r1, #4]
 167              	.LVL13:
 168              		.loc 1 298 0
 169 00a8 47F6FF4C 		movw	ip, #31999
 170              	.LVL14:
 171 00ac 02EA0C0C 		and	ip, r2, ip
 172              	.LVL15:
 173              		.loc 1 291 0
 174 00b0 07EA0303 		and	r3, r7, r3
 175              	.LVL16:
 176              		.loc 1 301 0
 177 00b4 B2B2     		uxth	r2, r6
 178              	.LVL17:
 179              		.loc 1 294 0
 180 00b6 0B43     		orrs	r3, r3, r1
 181              	.LVL18:
 302:lib//src/stm32f10x_tim.c **** 
 303:lib//src/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 304:lib//src/stm32f10x_tim.c ****     tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 182              		.loc 1 304 0
 183 00b8 42EA0C02 		orr	r2, r2, ip
 184              	.LVL19:
 185              	.L10:
 186              		.loc 1 260 0
 187 00bc 4FF68F71 		movw	r1, #65423
 188              	.LVL20:
 189 00c0 05EA0101 		and	r1, r5, r1
 190              	.LVL21:
 191              		.loc 1 263 0
 192 00c4 2143     		orrs	r1, r1, r4
 193              	.LVL22:
 305:lib//src/stm32f10x_tim.c ****   }
 306:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CR2 */
 307:lib//src/stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 194              		.loc 1 307 0
 195 00c6 8280     		strh	r2, [r0, #4]	@ movhi
 308:lib//src/stm32f10x_tim.c ****   
 309:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
 310:lib//src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 196              		.loc 1 310 0
 197 00c8 0183     		strh	r1, [r0, #24]	@ movhi
 311:lib//src/stm32f10x_tim.c ****   
 312:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCER */
 313:lib//src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 198              		.loc 1 313 0
 199 00ca 0384     		strh	r3, [r0, #32]	@ movhi
 314:lib//src/stm32f10x_tim.c **** }
 200              		.loc 1 314 0
 201 00cc BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 202              	.L13:
 203              		.align	2
 204              	.L12:
 205 00d0 002C0140 		.word	1073818624
 206              	.LFE2:
 208              		.align	2
 209              		.global	TIM_OC2Init
 210              		.thumb
 211              		.thumb_func
 213              	TIM_OC2Init:
 214              	.LFB3:
 315:lib//src/stm32f10x_tim.c **** 
 316:lib//src/stm32f10x_tim.c **** /*******************************************************************************
 317:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_OC2Init
 318:lib//src/stm32f10x_tim.c **** * Description    : Initializes the TIMx Channel2 according to the specified
 319:lib//src/stm32f10x_tim.c **** *                  parameters in the TIM_OCInitStruct.
 320:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
 321:lib//src/stm32f10x_tim.c **** *                    peripheral.
 322:lib//src/stm32f10x_tim.c **** *                  - TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 323:lib//src/stm32f10x_tim.c **** *                    that contains the configuration information for the specified
 324:lib//src/stm32f10x_tim.c **** *                    TIM peripheral.
 325:lib//src/stm32f10x_tim.c **** * Output         : None
 326:lib//src/stm32f10x_tim.c **** * Return         : None
 327:lib//src/stm32f10x_tim.c **** *******************************************************************************/
 328:lib//src/stm32f10x_tim.c **** void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 329:lib//src/stm32f10x_tim.c **** {
 215              		.loc 1 329 0
 216              		@ args = 0, pretend = 0, frame = 0
 217              		@ frame_needed = 0, uses_anonymous_args = 0
 218              	.LVL23:
 330:lib//src/stm32f10x_tim.c ****   u16 tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 331:lib//src/stm32f10x_tim.c ****    
 332:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
 333:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx)); 
 334:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 335:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 336:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 337:lib//src/stm32f10x_tim.c **** 
 338:lib//src/stm32f10x_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
 339:lib//src/stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC2E_Reset;
 219              		.loc 1 339 0
 220 00d4 038C     		ldrh	r3, [r0, #32]
 221              		.loc 1 329 0
 222 00d6 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 223              	.LCFI1:
 224              		.loc 1 339 0
 225 00da 23F01003 		bic	r3, r3, #16
 226 00de 1B04     		lsls	r3, r3, #16
 227 00e0 1B0C     		lsrs	r3, r3, #16
 228 00e2 0384     		strh	r3, [r0, #32]	@ movhi
 340:lib//src/stm32f10x_tim.c ****   
 341:lib//src/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */  
 342:lib//src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 229              		.loc 1 342 0
 230 00e4 028C     		ldrh	r2, [r0, #32]
 343:lib//src/stm32f10x_tim.c **** 
 344:lib//src/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 345:lib//src/stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 346:lib//src/stm32f10x_tim.c ****   
 347:lib//src/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
 348:lib//src/stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR1;
 349:lib//src/stm32f10x_tim.c ****     
 350:lib//src/stm32f10x_tim.c ****   /* Reset the Output Compare Mode Bits */
 351:lib//src/stm32f10x_tim.c ****   tmpccmrx &= CCMR_OC24M_Mask;
 352:lib//src/stm32f10x_tim.c ****   
 353:lib//src/stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 354:lib//src/stm32f10x_tim.c ****   tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 355:lib//src/stm32f10x_tim.c ****   
 356:lib//src/stm32f10x_tim.c ****   /* Reset the Output Polarity level */
 357:lib//src/stm32f10x_tim.c ****   tmpccer &= CCER_CC2P_Reset;
 358:lib//src/stm32f10x_tim.c **** 
 359:lib//src/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 360:lib//src/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 231              		.loc 1 360 0
 232 00e6 B1F808C0 		ldrh	ip, [r1, #8]
 233              		.loc 1 357 0
 234 00ea 22F02002 		bic	r2, r2, #32
 235              	.LVL24:
 236 00ee 1204     		lsls	r2, r2, #16
 237              	.LVL25:
 238              		.loc 1 345 0
 239 00f0 8488     		ldrh	r4, [r0, #4]
 240              		.loc 1 357 0
 241 00f2 120C     		lsrs	r2, r2, #16
 242              	.LVL26:
 361:lib//src/stm32f10x_tim.c ****   
 362:lib//src/stm32f10x_tim.c ****   /* Set the Output State */
 363:lib//src/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 243              		.loc 1 363 0
 244 00f4 4B88     		ldrh	r3, [r1, #2]
 245              		.loc 1 360 0
 246 00f6 42EA0C12 		orr	r2, r2, ip, lsl #4
 247              	.LVL27:
 248              		.loc 1 363 0
 249 00fa 42EA0313 		orr	r3, r2, r3, lsl #4
 250              	.LVL28:
 251              		.loc 1 345 0
 252 00fe A2B2     		uxth	r2, r4
 253              	.LVL29:
 364:lib//src/stm32f10x_tim.c ****   
 365:lib//src/stm32f10x_tim.c ****   /* Set the Capture Compare Register value */
 366:lib//src/stm32f10x_tim.c ****   TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 367:lib//src/stm32f10x_tim.c ****   
 368:lib//src/stm32f10x_tim.c ****   if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 254              		.loc 1 368 0
 255 0100 1B4C     		ldr	r4, .L18
 256              		.loc 1 348 0
 257 0102 068B     		ldrh	r6, [r0, #24]
 258              		.loc 1 366 0
 259 0104 B1F806C0 		ldrh	ip, [r1, #6]
 260              		.loc 1 368 0
 261 0108 A042     		cmp	r0, r4
 262              		.loc 1 354 0
 263 010a 0D88     		ldrh	r5, [r1, #0]
 264              		.loc 1 348 0
 265 010c B6B2     		uxth	r6, r6
 266              	.LVL30:
 267              		.loc 1 363 0
 268 010e 9BB2     		uxth	r3, r3
 269              	.LVL31:
 270              		.loc 1 366 0
 271 0110 A0F838C0 		strh	ip, [r0, #56]	@ movhi
 272              		.loc 1 368 0
 273 0114 03D0     		beq	.L15
 274 0116 04F50064 		add	r4, r4, #2048
 275 011a A042     		cmp	r0, r4
 276 011c 1BD1     		bne	.L16
 277              	.L15:
 369:lib//src/stm32f10x_tim.c ****   {
 370:lib//src/stm32f10x_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 371:lib//src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 372:lib//src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 373:lib//src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 374:lib//src/stm32f10x_tim.c ****     
 375:lib//src/stm32f10x_tim.c ****     /* Reset the Output N Polarity level */
 376:lib//src/stm32f10x_tim.c ****     tmpccer &= CCER_CC2NP_Reset;
 377:lib//src/stm32f10x_tim.c **** 
 378:lib//src/stm32f10x_tim.c ****     /* Set the Output N Polarity */
 379:lib//src/stm32f10x_tim.c ****     tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 278              		.loc 1 379 0
 279 011e B1F80A80 		ldrh	r8, [r1, #10]
 280              		.loc 1 376 0
 281 0122 4FF67F74 		movw	r4, #65407
 282              	.LVL32:
 380:lib//src/stm32f10x_tim.c **** 
 381:lib//src/stm32f10x_tim.c ****     /* Reset the Output N State */
 382:lib//src/stm32f10x_tim.c ****     tmpccer &= CCER_CC2NE_Reset;
 383:lib//src/stm32f10x_tim.c ****     
 384:lib//src/stm32f10x_tim.c ****     /* Set the Output N State */
 385:lib//src/stm32f10x_tim.c ****     tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);
 386:lib//src/stm32f10x_tim.c **** 
 387:lib//src/stm32f10x_tim.c ****     /* Reset the Ouput Compare and Output Compare N IDLE State */
 388:lib//src/stm32f10x_tim.c ****     tmpcr2 &= CR2_OIS2_Reset;
 389:lib//src/stm32f10x_tim.c ****     tmpcr2 &= CR2_OIS2N_Reset;
 390:lib//src/stm32f10x_tim.c **** 
 391:lib//src/stm32f10x_tim.c ****     /* Set the Output Idle state */
 392:lib//src/stm32f10x_tim.c ****     tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 283              		.loc 1 392 0
 284 0126 8F89     		ldrh	r7, [r1, #12]
 285              		.loc 1 376 0
 286 0128 03EA0404 		and	r4, r3, r4
 287              	.LVL33:
 288              		.loc 1 389 0
 289 012c 47F2FF3C 		movw	ip, #29695
 290              	.LVL34:
 291 0130 02EA0C0C 		and	ip, r2, ip
 292              	.LVL35:
 293              		.loc 1 379 0
 294 0134 44EA0814 		orr	r4, r4, r8, lsl #4
 295              	.LVL36:
 393:lib//src/stm32f10x_tim.c **** 
 394:lib//src/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 395:lib//src/stm32f10x_tim.c ****     tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 296              		.loc 1 395 0
 297 0138 CA89     		ldrh	r2, [r1, #14]
 298              		.loc 1 382 0
 299 013a 4FF6BF73 		movw	r3, #65471
 300              	.LVL37:
 301              		.loc 1 385 0
 302 013e 8988     		ldrh	r1, [r1, #4]
 303              	.LVL38:
 304              		.loc 1 382 0
 305 0140 04EA0303 		and	r3, r4, r3
 306              	.LVL39:
 307              		.loc 1 392 0
 308 0144 4CEA870C 		orr	ip, ip, r7, lsl #2
 309              	.LVL40:
 310              		.loc 1 385 0
 311 0148 43EA0113 		orr	r3, r3, r1, lsl #4
 312              	.LVL41:
 313              		.loc 1 395 0
 314 014c 4CEA8202 		orr	r2, ip, r2, lsl #2
 315              	.LVL42:
 316              		.loc 1 392 0
 317 0150 3C46     		mov	r4, r7
 318              		.loc 1 385 0
 319 0152 9BB2     		uxth	r3, r3
 320              	.LVL43:
 321              		.loc 1 395 0
 322 0154 92B2     		uxth	r2, r2
 323              	.LVL44:
 324              	.L16:
 325              		.loc 1 351 0
 326 0156 48F6FF71 		movw	r1, #36863
 327              	.LVL45:
 328 015a 06EA0101 		and	r1, r6, r1
 329              	.LVL46:
 330              		.loc 1 354 0
 331 015e 41EA0521 		orr	r1, r1, r5, lsl #8
 332              	.LVL47:
 333 0162 89B2     		uxth	r1, r1
 334              	.LVL48:
 396:lib//src/stm32f10x_tim.c ****   }
 397:lib//src/stm32f10x_tim.c **** 
 398:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CR2 */
 399:lib//src/stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 335              		.loc 1 399 0
 336 0164 8280     		strh	r2, [r0, #4]	@ movhi
 400:lib//src/stm32f10x_tim.c ****   
 401:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
 402:lib//src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 337              		.loc 1 402 0
 338 0166 0183     		strh	r1, [r0, #24]	@ movhi
 403:lib//src/stm32f10x_tim.c ****   
 404:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCER */
 405:lib//src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 339              		.loc 1 405 0
 340 0168 0384     		strh	r3, [r0, #32]	@ movhi
 406:lib//src/stm32f10x_tim.c **** }
 341              		.loc 1 406 0
 342 016a BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 343              	.L19:
 344 016e 00BF     		.align	2
 345              	.L18:
 346 0170 002C0140 		.word	1073818624
 347              	.LFE3:
 349              		.align	2
 350              		.global	TIM_OC3Init
 351              		.thumb
 352              		.thumb_func
 354              	TIM_OC3Init:
 355              	.LFB4:
 407:lib//src/stm32f10x_tim.c **** 
 408:lib//src/stm32f10x_tim.c **** /*******************************************************************************
 409:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_OC3Init
 410:lib//src/stm32f10x_tim.c **** * Description    : Initializes the TIMx Channel3 according to the specified
 411:lib//src/stm32f10x_tim.c **** *                  parameters in the TIM_OCInitStruct.
 412:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
 413:lib//src/stm32f10x_tim.c **** *                    peripheral.
 414:lib//src/stm32f10x_tim.c **** *                  - TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 415:lib//src/stm32f10x_tim.c **** *                    that contains the configuration information for the specified
 416:lib//src/stm32f10x_tim.c **** *                    TIM peripheral.
 417:lib//src/stm32f10x_tim.c **** * Output         : None
 418:lib//src/stm32f10x_tim.c **** * Return         : None
 419:lib//src/stm32f10x_tim.c **** *******************************************************************************/
 420:lib//src/stm32f10x_tim.c **** void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 421:lib//src/stm32f10x_tim.c **** {
 356              		.loc 1 421 0
 357              		@ args = 0, pretend = 0, frame = 0
 358              		@ frame_needed = 0, uses_anonymous_args = 0
 359              	.LVL49:
 422:lib//src/stm32f10x_tim.c ****   u16 tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 423:lib//src/stm32f10x_tim.c ****    
 424:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
 425:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx)); 
 426:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 427:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 428:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 429:lib//src/stm32f10x_tim.c **** 
 430:lib//src/stm32f10x_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
 431:lib//src/stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC3E_Reset;
 360              		.loc 1 431 0
 361 0174 038C     		ldrh	r3, [r0, #32]
 362              		.loc 1 421 0
 363 0176 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 364              	.LCFI2:
 365              		.loc 1 431 0
 366 017a 23F48073 		bic	r3, r3, #256
 367 017e 1B04     		lsls	r3, r3, #16
 368 0180 1B0C     		lsrs	r3, r3, #16
 369 0182 0384     		strh	r3, [r0, #32]	@ movhi
 432:lib//src/stm32f10x_tim.c ****   
 433:lib//src/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
 434:lib//src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 370              		.loc 1 434 0
 371 0184 028C     		ldrh	r2, [r0, #32]
 435:lib//src/stm32f10x_tim.c **** 
 436:lib//src/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 437:lib//src/stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 438:lib//src/stm32f10x_tim.c ****   
 439:lib//src/stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
 440:lib//src/stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR2;
 441:lib//src/stm32f10x_tim.c ****     
 442:lib//src/stm32f10x_tim.c ****   /* Reset the Output Compare Mode Bits */
 443:lib//src/stm32f10x_tim.c ****   tmpccmrx &= CCMR_OC13M_Mask;
 444:lib//src/stm32f10x_tim.c ****   
 445:lib//src/stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 446:lib//src/stm32f10x_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 447:lib//src/stm32f10x_tim.c ****   
 448:lib//src/stm32f10x_tim.c ****   /* Reset the Output Polarity level */
 449:lib//src/stm32f10x_tim.c ****   tmpccer &= CCER_CC3P_Reset;
 450:lib//src/stm32f10x_tim.c **** 
 451:lib//src/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 452:lib//src/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 372              		.loc 1 452 0
 373 0186 B1F808C0 		ldrh	ip, [r1, #8]
 374              		.loc 1 449 0
 375 018a 22F40072 		bic	r2, r2, #512
 376              	.LVL50:
 377 018e 1204     		lsls	r2, r2, #16
 378              	.LVL51:
 379              		.loc 1 437 0
 380 0190 8488     		ldrh	r4, [r0, #4]
 381              		.loc 1 449 0
 382 0192 120C     		lsrs	r2, r2, #16
 383              	.LVL52:
 453:lib//src/stm32f10x_tim.c ****   
 454:lib//src/stm32f10x_tim.c ****   /* Set the Output State */
 455:lib//src/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 384              		.loc 1 455 0
 385 0194 4B88     		ldrh	r3, [r1, #2]
 386              		.loc 1 452 0
 387 0196 42EA0C22 		orr	r2, r2, ip, lsl #8
 388              	.LVL53:
 389              		.loc 1 455 0
 390 019a 42EA0323 		orr	r3, r2, r3, lsl #8
 391              	.LVL54:
 392              		.loc 1 437 0
 393 019e A2B2     		uxth	r2, r4
 394              	.LVL55:
 456:lib//src/stm32f10x_tim.c ****   
 457:lib//src/stm32f10x_tim.c ****   /* Set the Capture Compare Register value */
 458:lib//src/stm32f10x_tim.c ****   TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 459:lib//src/stm32f10x_tim.c ****   
 460:lib//src/stm32f10x_tim.c ****   if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 395              		.loc 1 460 0
 396 01a0 1A4C     		ldr	r4, .L24
 397              		.loc 1 440 0
 398 01a2 868B     		ldrh	r6, [r0, #28]
 399              		.loc 1 458 0
 400 01a4 B1F806C0 		ldrh	ip, [r1, #6]
 401              		.loc 1 460 0
 402 01a8 A042     		cmp	r0, r4
 403              		.loc 1 446 0
 404 01aa 0D88     		ldrh	r5, [r1, #0]
 405              		.loc 1 440 0
 406 01ac B6B2     		uxth	r6, r6
 407              	.LVL56:
 408              		.loc 1 455 0
 409 01ae 9BB2     		uxth	r3, r3
 410              	.LVL57:
 411              		.loc 1 458 0
 412 01b0 A0F83CC0 		strh	ip, [r0, #60]	@ movhi
 413              		.loc 1 460 0
 414 01b4 03D0     		beq	.L21
 415 01b6 04F50064 		add	r4, r4, #2048
 416 01ba A042     		cmp	r0, r4
 417 01bc 1BD1     		bne	.L22
 418              	.L21:
 461:lib//src/stm32f10x_tim.c ****   {
 462:lib//src/stm32f10x_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 463:lib//src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 464:lib//src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 465:lib//src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 466:lib//src/stm32f10x_tim.c ****     
 467:lib//src/stm32f10x_tim.c ****     /* Reset the Output N Polarity level */
 468:lib//src/stm32f10x_tim.c ****     tmpccer &= CCER_CC3NP_Reset;
 469:lib//src/stm32f10x_tim.c **** 
 470:lib//src/stm32f10x_tim.c ****     /* Set the Output N Polarity */
 471:lib//src/stm32f10x_tim.c ****     tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 419              		.loc 1 471 0
 420 01be B1F80A80 		ldrh	r8, [r1, #10]
 421              		.loc 1 468 0
 422 01c2 4FF2FF74 		movw	r4, #63487
 423              	.LVL58:
 472:lib//src/stm32f10x_tim.c **** 
 473:lib//src/stm32f10x_tim.c ****     /* Reset the Output N State */
 474:lib//src/stm32f10x_tim.c ****     tmpccer &= CCER_CC3NE_Reset;
 475:lib//src/stm32f10x_tim.c ****     
 476:lib//src/stm32f10x_tim.c ****     /* Set the Output N State */
 477:lib//src/stm32f10x_tim.c ****     tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);
 478:lib//src/stm32f10x_tim.c **** 
 479:lib//src/stm32f10x_tim.c ****     /* Reset the Ouput Compare and Output Compare N IDLE State */
 480:lib//src/stm32f10x_tim.c ****     tmpcr2 &= CR2_OIS3_Reset;
 481:lib//src/stm32f10x_tim.c ****     tmpcr2 &= CR2_OIS3N_Reset;
 482:lib//src/stm32f10x_tim.c **** 
 483:lib//src/stm32f10x_tim.c ****     /* Set the Output Idle state */
 484:lib//src/stm32f10x_tim.c ****     tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 424              		.loc 1 484 0
 425 01c6 8F89     		ldrh	r7, [r1, #12]
 426              		.loc 1 468 0
 427 01c8 03EA0404 		and	r4, r3, r4
 428              	.LVL59:
 429              		.loc 1 481 0
 430 01cc 44F6FF7C 		movw	ip, #20479
 431              	.LVL60:
 432 01d0 02EA0C0C 		and	ip, r2, ip
 433              	.LVL61:
 434              		.loc 1 471 0
 435 01d4 44EA0824 		orr	r4, r4, r8, lsl #8
 436              	.LVL62:
 485:lib//src/stm32f10x_tim.c **** 
 486:lib//src/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 487:lib//src/stm32f10x_tim.c ****     tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 437              		.loc 1 487 0
 438 01d8 CA89     		ldrh	r2, [r1, #14]
 439              		.loc 1 474 0
 440 01da 4FF6FF33 		movw	r3, #64511
 441              	.LVL63:
 442              		.loc 1 477 0
 443 01de 8988     		ldrh	r1, [r1, #4]
 444              	.LVL64:
 445              		.loc 1 474 0
 446 01e0 04EA0303 		and	r3, r4, r3
 447              	.LVL65:
 448              		.loc 1 484 0
 449 01e4 4CEA071C 		orr	ip, ip, r7, lsl #4
 450              	.LVL66:
 451              		.loc 1 477 0
 452 01e8 43EA0123 		orr	r3, r3, r1, lsl #8
 453              	.LVL67:
 454              		.loc 1 487 0
 455 01ec 4CEA0212 		orr	r2, ip, r2, lsl #4
 456              	.LVL68:
 457              		.loc 1 484 0
 458 01f0 3C46     		mov	r4, r7
 459              		.loc 1 477 0
 460 01f2 9BB2     		uxth	r3, r3
 461              	.LVL69:
 462              		.loc 1 487 0
 463 01f4 92B2     		uxth	r2, r2
 464              	.LVL70:
 465              	.L22:
 466              		.loc 1 443 0
 467 01f6 4FF68F71 		movw	r1, #65423
 468              	.LVL71:
 469 01fa 06EA0101 		and	r1, r6, r1
 470              	.LVL72:
 471              		.loc 1 446 0
 472 01fe 2943     		orrs	r1, r1, r5
 473              	.LVL73:
 488:lib//src/stm32f10x_tim.c ****   }
 489:lib//src/stm32f10x_tim.c **** 
 490:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CR2 */
 491:lib//src/stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 474              		.loc 1 491 0
 475 0200 8280     		strh	r2, [r0, #4]	@ movhi
 492:lib//src/stm32f10x_tim.c ****   
 493:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */
 494:lib//src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 476              		.loc 1 494 0
 477 0202 8183     		strh	r1, [r0, #28]	@ movhi
 495:lib//src/stm32f10x_tim.c ****   
 496:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCER */
 497:lib//src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 478              		.loc 1 497 0
 479 0204 0384     		strh	r3, [r0, #32]	@ movhi
 498:lib//src/stm32f10x_tim.c **** }
 480              		.loc 1 498 0
 481 0206 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 482              	.L25:
 483 020a 00BF     		.align	2
 484              	.L24:
 485 020c 002C0140 		.word	1073818624
 486              	.LFE4:
 488              		.align	2
 489              		.global	TIM_OC4Init
 490              		.thumb
 491              		.thumb_func
 493              	TIM_OC4Init:
 494              	.LFB5:
 499:lib//src/stm32f10x_tim.c **** 
 500:lib//src/stm32f10x_tim.c **** /*******************************************************************************
 501:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_OC4Init
 502:lib//src/stm32f10x_tim.c **** * Description    : Initializes the TIMx Channel4 according to the specified
 503:lib//src/stm32f10x_tim.c **** *                  parameters in the TIM_OCInitStruct.
 504:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
 505:lib//src/stm32f10x_tim.c **** *                    peripheral.
 506:lib//src/stm32f10x_tim.c **** *                  - TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 507:lib//src/stm32f10x_tim.c **** *                    that contains the configuration information for the specified
 508:lib//src/stm32f10x_tim.c **** *                    TIM peripheral.
 509:lib//src/stm32f10x_tim.c **** * Output         : None
 510:lib//src/stm32f10x_tim.c **** * Return         : None
 511:lib//src/stm32f10x_tim.c **** *******************************************************************************/
 512:lib//src/stm32f10x_tim.c **** void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 513:lib//src/stm32f10x_tim.c **** {
 495              		.loc 1 513 0
 496              		@ args = 0, pretend = 0, frame = 0
 497              		@ frame_needed = 0, uses_anonymous_args = 0
 498              	.LVL74:
 514:lib//src/stm32f10x_tim.c ****   u16 tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 515:lib//src/stm32f10x_tim.c ****    
 516:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
 517:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx)); 
 518:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 519:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 520:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 521:lib//src/stm32f10x_tim.c **** 
 522:lib//src/stm32f10x_tim.c ****   /* Disable the Channel 2: Reset the CC4E Bit */
 523:lib//src/stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC4E_Reset;
 499              		.loc 1 523 0
 500 0210 038C     		ldrh	r3, [r0, #32]
 501              		.loc 1 513 0
 502 0212 F0B5     		push	{r4, r5, r6, r7, lr}
 503              	.LCFI3:
 504              		.loc 1 523 0
 505 0214 23F48053 		bic	r3, r3, #4096
 506 0218 1B04     		lsls	r3, r3, #16
 507 021a 1B0C     		lsrs	r3, r3, #16
 508 021c 0384     		strh	r3, [r0, #32]	@ movhi
 524:lib//src/stm32f10x_tim.c ****   
 525:lib//src/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
 526:lib//src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 527:lib//src/stm32f10x_tim.c **** 
 528:lib//src/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 529:lib//src/stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 530:lib//src/stm32f10x_tim.c ****   
 531:lib//src/stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
 532:lib//src/stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR2;
 533:lib//src/stm32f10x_tim.c ****     
 534:lib//src/stm32f10x_tim.c ****   /* Reset the Output Compare Mode Bits */
 535:lib//src/stm32f10x_tim.c ****   tmpccmrx &= CCMR_OC24M_Mask;
 536:lib//src/stm32f10x_tim.c ****   
 537:lib//src/stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 538:lib//src/stm32f10x_tim.c ****   tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 539:lib//src/stm32f10x_tim.c ****   
 540:lib//src/stm32f10x_tim.c ****   /* Reset the Output Polarity level */
 541:lib//src/stm32f10x_tim.c ****   tmpccer &= CCER_CC4P_Reset;
 542:lib//src/stm32f10x_tim.c **** 
 543:lib//src/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 544:lib//src/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 545:lib//src/stm32f10x_tim.c ****   
 546:lib//src/stm32f10x_tim.c ****   /* Set the Output State */
 547:lib//src/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 548:lib//src/stm32f10x_tim.c ****   
 549:lib//src/stm32f10x_tim.c ****   /* Set the Capture Compare Register value */
 550:lib//src/stm32f10x_tim.c ****   TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 509              		.loc 1 550 0
 510 021e B1F806C0 		ldrh	ip, [r1, #6]
 511              		.loc 1 526 0
 512 0222 078C     		ldrh	r7, [r0, #32]
 513              		.loc 1 538 0
 514 0224 0C88     		ldrh	r4, [r1, #0]
 515              		.loc 1 529 0
 516 0226 8288     		ldrh	r2, [r0, #4]
 517              		.loc 1 544 0
 518 0228 0D89     		ldrh	r5, [r1, #8]
 519              		.loc 1 532 0
 520 022a 868B     		ldrh	r6, [r0, #28]
 521              		.loc 1 547 0
 522 022c 4B88     		ldrh	r3, [r1, #2]
 523              		.loc 1 550 0
 524 022e A0F840C0 		strh	ip, [r0, #64]	@ movhi
 551:lib//src/stm32f10x_tim.c ****   
 552:lib//src/stm32f10x_tim.c ****   if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 525              		.loc 1 552 0
 526 0232 DFF848C0 		ldr	ip, .L30
 527              		.loc 1 526 0
 528 0236 BFB2     		uxth	r7, r7
 529              	.LVL75:
 530              		.loc 1 552 0
 531 0238 6045     		cmp	r0, ip
 532              		.loc 1 529 0
 533 023a 92B2     		uxth	r2, r2
 534              	.LVL76:
 535              		.loc 1 532 0
 536 023c B6B2     		uxth	r6, r6
 537              	.LVL77:
 538              		.loc 1 552 0
 539 023e 03D0     		beq	.L27
 540 0240 0CF5006C 		add	ip, ip, #2048
 541 0244 6045     		cmp	r0, ip
 542 0246 05D1     		bne	.L28
 543              	.L27:
 553:lib//src/stm32f10x_tim.c ****   {
 554:lib//src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 555:lib//src/stm32f10x_tim.c **** 
 556:lib//src/stm32f10x_tim.c ****     /* Reset the Ouput Compare IDLE State */
 557:lib//src/stm32f10x_tim.c ****     tmpcr2 &= CR2_OIS4_Reset;
 544              		.loc 1 557 0
 545 0248 9204     		lsls	r2, r2, #18
 546              	.LVL78:
 558:lib//src/stm32f10x_tim.c **** 
 559:lib//src/stm32f10x_tim.c ****     /* Set the Output Idle state */
 560:lib//src/stm32f10x_tim.c ****     tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 547              		.loc 1 560 0
 548 024a 8989     		ldrh	r1, [r1, #12]
 549              	.LVL79:
 550              		.loc 1 557 0
 551 024c 920C     		lsrs	r2, r2, #18
 552              	.LVL80:
 553              		.loc 1 560 0
 554 024e 42EA8112 		orr	r2, r2, r1, lsl #6
 555              	.LVL81:
 556 0252 92B2     		uxth	r2, r2
 557              	.LVL82:
 558              	.L28:
 559              		.loc 1 541 0
 560 0254 4DF6FF7C 		movw	ip, #57343
 561              	.LVL83:
 562 0258 07EA0C0C 		and	ip, r7, ip
 563              	.LVL84:
 564              		.loc 1 535 0
 565 025c 48F6FF71 		movw	r1, #36863
 566              	.LVL85:
 567 0260 06EA0101 		and	r1, r6, r1
 568              	.LVL86:
 569              		.loc 1 544 0
 570 0264 4CEA053C 		orr	ip, ip, r5, lsl #12
 571              	.LVL87:
 572              		.loc 1 538 0
 573 0268 41EA0421 		orr	r1, r1, r4, lsl #8
 574              	.LVL88:
 575              		.loc 1 547 0
 576 026c 4CEA0333 		orr	r3, ip, r3, lsl #12
 577              	.LVL89:
 578              		.loc 1 538 0
 579 0270 89B2     		uxth	r1, r1
 580              	.LVL90:
 581              		.loc 1 547 0
 582 0272 9BB2     		uxth	r3, r3
 583              	.LVL91:
 561:lib//src/stm32f10x_tim.c ****   }
 562:lib//src/stm32f10x_tim.c **** 
 563:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CR2 */
 564:lib//src/stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 584              		.loc 1 564 0
 585 0274 8280     		strh	r2, [r0, #4]	@ movhi
 565:lib//src/stm32f10x_tim.c ****   
 566:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */  
 567:lib//src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 586              		.loc 1 567 0
 587 0276 8183     		strh	r1, [r0, #28]	@ movhi
 568:lib//src/stm32f10x_tim.c ****   
 569:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCER */
 570:lib//src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 588              		.loc 1 570 0
 589 0278 0384     		strh	r3, [r0, #32]	@ movhi
 571:lib//src/stm32f10x_tim.c **** }
 590              		.loc 1 571 0
 591 027a F0BD     		pop	{r4, r5, r6, r7, pc}
 592              	.L31:
 593              		.align	2
 594              	.L30:
 595 027c 002C0140 		.word	1073818624
 596              	.LFE5:
 598              		.align	2
 599              		.global	TIM_BDTRConfig
 600              		.thumb
 601              		.thumb_func
 603              	TIM_BDTRConfig:
 604              	.LFB8:
 572:lib//src/stm32f10x_tim.c **** 
 573:lib//src/stm32f10x_tim.c **** /*******************************************************************************
 574:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_ICInit
 575:lib//src/stm32f10x_tim.c **** * Description    : Initializes the TIM peripheral according to the specified
 576:lib//src/stm32f10x_tim.c **** *                  parameters in the TIM_ICInitStruct.
 577:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
 578:lib//src/stm32f10x_tim.c **** *                    peripheral.
 579:lib//src/stm32f10x_tim.c **** *                  - TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
 580:lib//src/stm32f10x_tim.c **** *                    that contains the configuration information for the specified
 581:lib//src/stm32f10x_tim.c **** *                    TIM peripheral.
 582:lib//src/stm32f10x_tim.c **** * Output         : None
 583:lib//src/stm32f10x_tim.c **** * Return         : None
 584:lib//src/stm32f10x_tim.c **** *******************************************************************************/
 585:lib//src/stm32f10x_tim.c **** void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
 586:lib//src/stm32f10x_tim.c **** {
 587:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
 588:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
 589:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_ICInitStruct->TIM_Channel));
 590:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
 591:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
 592:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
 593:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
 594:lib//src/stm32f10x_tim.c ****   
 595:lib//src/stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 596:lib//src/stm32f10x_tim.c ****   {
 597:lib//src/stm32f10x_tim.c ****     /* TI1 Configuration */
 598:lib//src/stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 599:lib//src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 600:lib//src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 601:lib//src/stm32f10x_tim.c **** 
 602:lib//src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 603:lib//src/stm32f10x_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 604:lib//src/stm32f10x_tim.c ****   }
 605:lib//src/stm32f10x_tim.c ****   else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 606:lib//src/stm32f10x_tim.c ****   {
 607:lib//src/stm32f10x_tim.c ****     /* TI2 Configuration */
 608:lib//src/stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 609:lib//src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 610:lib//src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 611:lib//src/stm32f10x_tim.c **** 
 612:lib//src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 613:lib//src/stm32f10x_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 614:lib//src/stm32f10x_tim.c ****   }
 615:lib//src/stm32f10x_tim.c ****   else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 616:lib//src/stm32f10x_tim.c ****   {
 617:lib//src/stm32f10x_tim.c ****     /* TI3 Configuration */
 618:lib//src/stm32f10x_tim.c ****     TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 619:lib//src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 620:lib//src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 621:lib//src/stm32f10x_tim.c **** 
 622:lib//src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 623:lib//src/stm32f10x_tim.c ****     TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 624:lib//src/stm32f10x_tim.c ****   }
 625:lib//src/stm32f10x_tim.c ****   else
 626:lib//src/stm32f10x_tim.c ****   {
 627:lib//src/stm32f10x_tim.c ****     /* TI4 Configuration */
 628:lib//src/stm32f10x_tim.c ****     TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 629:lib//src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 630:lib//src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 631:lib//src/stm32f10x_tim.c **** 
 632:lib//src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 633:lib//src/stm32f10x_tim.c ****     TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 634:lib//src/stm32f10x_tim.c ****   }
 635:lib//src/stm32f10x_tim.c **** }
 636:lib//src/stm32f10x_tim.c **** 
 637:lib//src/stm32f10x_tim.c **** /*******************************************************************************
 638:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_PWMIConfig
 639:lib//src/stm32f10x_tim.c **** * Description    : Configures the TIM peripheral according to the specified
 640:lib//src/stm32f10x_tim.c **** *                  parameters in the TIM_ICInitStruct to measure an external PWM
 641:lib//src/stm32f10x_tim.c **** *                  signal.
 642:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
 643:lib//src/stm32f10x_tim.c **** *                    peripheral.
 644:lib//src/stm32f10x_tim.c **** *                  - TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
 645:lib//src/stm32f10x_tim.c **** *                    that contains the configuration information for the specified
 646:lib//src/stm32f10x_tim.c **** *                    TIM peripheral.
 647:lib//src/stm32f10x_tim.c **** * Output         : None
 648:lib//src/stm32f10x_tim.c **** * Return         : None
 649:lib//src/stm32f10x_tim.c **** *******************************************************************************/
 650:lib//src/stm32f10x_tim.c **** void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
 651:lib//src/stm32f10x_tim.c **** {
 652:lib//src/stm32f10x_tim.c ****   u16 icoppositepolarity = TIM_ICPolarity_Rising;
 653:lib//src/stm32f10x_tim.c ****   u16 icoppositeselection = TIM_ICSelection_DirectTI;
 654:lib//src/stm32f10x_tim.c **** 
 655:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
 656:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
 657:lib//src/stm32f10x_tim.c **** 
 658:lib//src/stm32f10x_tim.c ****   /* Select the Opposite Input Polarity */
 659:lib//src/stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 660:lib//src/stm32f10x_tim.c ****   {
 661:lib//src/stm32f10x_tim.c ****     icoppositepolarity = TIM_ICPolarity_Falling;
 662:lib//src/stm32f10x_tim.c ****   }
 663:lib//src/stm32f10x_tim.c ****   else
 664:lib//src/stm32f10x_tim.c ****   {
 665:lib//src/stm32f10x_tim.c ****     icoppositepolarity = TIM_ICPolarity_Rising;
 666:lib//src/stm32f10x_tim.c ****   }
 667:lib//src/stm32f10x_tim.c **** 
 668:lib//src/stm32f10x_tim.c ****   /* Select the Opposite Input */
 669:lib//src/stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 670:lib//src/stm32f10x_tim.c ****   {
 671:lib//src/stm32f10x_tim.c ****     icoppositeselection = TIM_ICSelection_IndirectTI;
 672:lib//src/stm32f10x_tim.c ****   }
 673:lib//src/stm32f10x_tim.c ****   else
 674:lib//src/stm32f10x_tim.c ****   {
 675:lib//src/stm32f10x_tim.c ****     icoppositeselection = TIM_ICSelection_DirectTI;
 676:lib//src/stm32f10x_tim.c ****   }
 677:lib//src/stm32f10x_tim.c **** 
 678:lib//src/stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 679:lib//src/stm32f10x_tim.c ****   {
 680:lib//src/stm32f10x_tim.c ****     /* TI1 Configuration */
 681:lib//src/stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 682:lib//src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 683:lib//src/stm32f10x_tim.c **** 
 684:lib//src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 685:lib//src/stm32f10x_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 686:lib//src/stm32f10x_tim.c **** 
 687:lib//src/stm32f10x_tim.c ****     /* TI2 Configuration */
 688:lib//src/stm32f10x_tim.c ****     TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 689:lib//src/stm32f10x_tim.c **** 
 690:lib//src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 691:lib//src/stm32f10x_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 692:lib//src/stm32f10x_tim.c ****   }
 693:lib//src/stm32f10x_tim.c ****   else
 694:lib//src/stm32f10x_tim.c ****   { 
 695:lib//src/stm32f10x_tim.c ****     /* TI2 Configuration */
 696:lib//src/stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 697:lib//src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 698:lib//src/stm32f10x_tim.c **** 
 699:lib//src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 700:lib//src/stm32f10x_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 701:lib//src/stm32f10x_tim.c **** 
 702:lib//src/stm32f10x_tim.c ****     /* TI1 Configuration */
 703:lib//src/stm32f10x_tim.c ****     TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 704:lib//src/stm32f10x_tim.c **** 
 705:lib//src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 706:lib//src/stm32f10x_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 707:lib//src/stm32f10x_tim.c ****   }
 708:lib//src/stm32f10x_tim.c **** }
 709:lib//src/stm32f10x_tim.c **** 
 710:lib//src/stm32f10x_tim.c **** /*******************************************************************************
 711:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_BDTRConfig
 712:lib//src/stm32f10x_tim.c **** * Description    : Configures the: Break feature, dead time, Lock level, the OSSI,
 713:lib//src/stm32f10x_tim.c **** *                  the OSSR State and the AOE(automatic output enable).
 714:lib//src/stm32f10x_tim.c **** * Input          :- TIMx: where x can be  1 or 8 to select the TIM 
 715:lib//src/stm32f10x_tim.c **** *                 - TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef
 716:lib//src/stm32f10x_tim.c **** *                    structure that contains the BDTR Register configuration
 717:lib//src/stm32f10x_tim.c **** *                    information for the TIM peripheral.
 718:lib//src/stm32f10x_tim.c **** * Output         : None
 719:lib//src/stm32f10x_tim.c **** * Return         : None
 720:lib//src/stm32f10x_tim.c **** *******************************************************************************/
 721:lib//src/stm32f10x_tim.c **** void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
 722:lib//src/stm32f10x_tim.c **** {
 605              		.loc 1 722 0
 606              		@ args = 0, pretend = 0, frame = 0
 607              		@ frame_needed = 0, uses_anonymous_args = 0
 608              		@ link register save eliminated.
 609              	.LVL92:
 723:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
 724:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_18_PERIPH(TIMx));
 725:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_OSSR_STATE(TIM_BDTRInitStruct->TIM_OSSRState));
 726:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_OSSI_STATE(TIM_BDTRInitStruct->TIM_OSSIState));
 727:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_LOCK_LEVEL(TIM_BDTRInitStruct->TIM_LOCKLevel));
 728:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
 729:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
 730:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
 731:lib//src/stm32f10x_tim.c **** 
 732:lib//src/stm32f10x_tim.c ****   /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
 733:lib//src/stm32f10x_tim.c ****      the OSSI State, the dead time value and the Automatic Output Enable Bit */
 734:lib//src/stm32f10x_tim.c **** 
 735:lib//src/stm32f10x_tim.c ****   TIMx->BDTR = (u32)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 610              		.loc 1 735 0
 611 0280 B1F802C0 		ldrh	ip, [r1, #2]
 612 0284 0B88     		ldrh	r3, [r1, #0]
 613 0286 8A88     		ldrh	r2, [r1, #4]
 614 0288 4CEA0303 		orr	r3, ip, r3
 615 028c B1F806C0 		ldrh	ip, [r1, #6]
 616 0290 1343     		orrs	r3, r3, r2
 617 0292 0A89     		ldrh	r2, [r1, #8]
 618 0294 43EA0C03 		orr	r3, r3, ip
 619 0298 B1F80AC0 		ldrh	ip, [r1, #10]
 620 029c 1343     		orrs	r3, r3, r2
 621 029e 8A89     		ldrh	r2, [r1, #12]
 622 02a0 43EA0C03 		orr	r3, r3, ip
 623 02a4 1343     		orrs	r3, r3, r2
 624 02a6 9BB2     		uxth	r3, r3
 625 02a8 A0F84430 		strh	r3, [r0, #68]	@ movhi
 736:lib//src/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 737:lib//src/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 738:lib//src/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_AutomaticOutput;
 739:lib//src/stm32f10x_tim.c **** 
 740:lib//src/stm32f10x_tim.c **** }
 626              		.loc 1 740 0
 627 02ac 7047     		bx	lr
 628              	.LFE8:
 630 02ae 00BF     		.align	2
 631              		.global	TIM_TimeBaseStructInit
 632              		.thumb
 633              		.thumb_func
 635              	TIM_TimeBaseStructInit:
 636              	.LFB9:
 741:lib//src/stm32f10x_tim.c **** 
 742:lib//src/stm32f10x_tim.c **** /*******************************************************************************
 743:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_TimeBaseStructInit
 744:lib//src/stm32f10x_tim.c **** * Description    : Fills each TIM_TimeBaseInitStruct member with its default value.
 745:lib//src/stm32f10x_tim.c **** * Input          : - TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
 746:lib//src/stm32f10x_tim.c **** *                    structure which will be initialized.
 747:lib//src/stm32f10x_tim.c **** * Output         : None
 748:lib//src/stm32f10x_tim.c **** * Return         : None
 749:lib//src/stm32f10x_tim.c **** *******************************************************************************/
 750:lib//src/stm32f10x_tim.c **** void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
 751:lib//src/stm32f10x_tim.c **** {
 637              		.loc 1 751 0
 638              		@ args = 0, pretend = 0, frame = 0
 639              		@ frame_needed = 0, uses_anonymous_args = 0
 640              		@ link register save eliminated.
 641              	.LVL93:
 752:lib//src/stm32f10x_tim.c ****   /* Set the default configuration */
 753:lib//src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 754:lib//src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 642              		.loc 1 754 0
 643 02b0 0023     		movs	r3, #0
 644              		.loc 1 753 0
 645 02b2 4FF0FF32 		mov	r2, #-1	@ movhi
 755:lib//src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 756:lib//src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 757:lib//src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 646              		.loc 1 757 0
 647 02b6 0372     		strb	r3, [r0, #8]
 648              		.loc 1 756 0
 649 02b8 4380     		strh	r3, [r0, #2]	@ movhi
 650              		.loc 1 753 0
 651 02ba 8280     		strh	r2, [r0, #4]	@ movhi
 652              		.loc 1 754 0
 653 02bc 0380     		strh	r3, [r0, #0]	@ movhi
 654              		.loc 1 755 0
 655 02be C380     		strh	r3, [r0, #6]	@ movhi
 758:lib//src/stm32f10x_tim.c **** }
 656              		.loc 1 758 0
 657 02c0 7047     		bx	lr
 658              	.LFE9:
 660 02c2 00BF     		.align	2
 661              		.global	TIM_OCStructInit
 662              		.thumb
 663              		.thumb_func
 665              	TIM_OCStructInit:
 666              	.LFB10:
 759:lib//src/stm32f10x_tim.c **** 
 760:lib//src/stm32f10x_tim.c **** /*******************************************************************************
 761:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_OCStructInit
 762:lib//src/stm32f10x_tim.c **** * Description    : Fills each TIM_OCInitStruct member with its default value.
 763:lib//src/stm32f10x_tim.c **** * Input          : - TIM_OCInitStruct : pointer to a TIM_OCInitTypeDef structure
 764:lib//src/stm32f10x_tim.c **** *                    which will be initialized.
 765:lib//src/stm32f10x_tim.c **** * Output         : None
 766:lib//src/stm32f10x_tim.c **** * Return         : None
 767:lib//src/stm32f10x_tim.c **** *******************************************************************************/
 768:lib//src/stm32f10x_tim.c **** void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
 769:lib//src/stm32f10x_tim.c **** {
 667              		.loc 1 769 0
 668              		@ args = 0, pretend = 0, frame = 0
 669              		@ frame_needed = 0, uses_anonymous_args = 0
 670              		@ link register save eliminated.
 671              	.LVL94:
 770:lib//src/stm32f10x_tim.c ****   /* Set the default configuration */
 771:lib//src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 672              		.loc 1 771 0
 673 02c4 0023     		movs	r3, #0
 772:lib//src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 773:lib//src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 774:lib//src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_Pulse = 0x0000;
 775:lib//src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 776:lib//src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 777:lib//src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 778:lib//src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 674              		.loc 1 778 0
 675 02c6 C381     		strh	r3, [r0, #14]	@ movhi
 676              		.loc 1 771 0
 677 02c8 0380     		strh	r3, [r0, #0]	@ movhi
 678              		.loc 1 772 0
 679 02ca 4380     		strh	r3, [r0, #2]	@ movhi
 680              		.loc 1 773 0
 681 02cc 8380     		strh	r3, [r0, #4]	@ movhi
 682              		.loc 1 774 0
 683 02ce C380     		strh	r3, [r0, #6]	@ movhi
 684              		.loc 1 775 0
 685 02d0 0381     		strh	r3, [r0, #8]	@ movhi
 686              		.loc 1 776 0
 687 02d2 4381     		strh	r3, [r0, #10]	@ movhi
 688              		.loc 1 777 0
 689 02d4 8381     		strh	r3, [r0, #12]	@ movhi
 779:lib//src/stm32f10x_tim.c **** }
 690              		.loc 1 779 0
 691 02d6 7047     		bx	lr
 692              	.LFE10:
 694              		.align	2
 695              		.global	TIM_ICStructInit
 696              		.thumb
 697              		.thumb_func
 699              	TIM_ICStructInit:
 700              	.LFB11:
 780:lib//src/stm32f10x_tim.c **** 
 781:lib//src/stm32f10x_tim.c **** /*******************************************************************************
 782:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_ICStructInit
 783:lib//src/stm32f10x_tim.c **** * Description    : Fills each TIM_ICInitStruct member with its default value.
 784:lib//src/stm32f10x_tim.c **** * Input          : - TIM_ICInitStruct : pointer to a TIM_ICInitTypeDef structure
 785:lib//src/stm32f10x_tim.c **** *                    which will be initialized.
 786:lib//src/stm32f10x_tim.c **** * Output         : None
 787:lib//src/stm32f10x_tim.c **** * Return         : None
 788:lib//src/stm32f10x_tim.c **** *******************************************************************************/
 789:lib//src/stm32f10x_tim.c **** void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
 790:lib//src/stm32f10x_tim.c **** {
 701              		.loc 1 790 0
 702              		@ args = 0, pretend = 0, frame = 0
 703              		@ frame_needed = 0, uses_anonymous_args = 0
 704              		@ link register save eliminated.
 705              	.LVL95:
 791:lib//src/stm32f10x_tim.c ****   /* Set the default configuration */
 792:lib//src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 706              		.loc 1 792 0
 707 02d8 0023     		movs	r3, #0
 793:lib//src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 794:lib//src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 708              		.loc 1 794 0
 709 02da 4FF00102 		mov	r2, #1	@ movhi
 795:lib//src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 796:lib//src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICFilter = 0x00;
 710              		.loc 1 796 0
 711 02de 0381     		strh	r3, [r0, #8]	@ movhi
 712              		.loc 1 792 0
 713 02e0 0380     		strh	r3, [r0, #0]	@ movhi
 714              		.loc 1 793 0
 715 02e2 4380     		strh	r3, [r0, #2]	@ movhi
 716              		.loc 1 794 0
 717 02e4 8280     		strh	r2, [r0, #4]	@ movhi
 718              		.loc 1 795 0
 719 02e6 C380     		strh	r3, [r0, #6]	@ movhi
 797:lib//src/stm32f10x_tim.c **** }
 720              		.loc 1 797 0
 721 02e8 7047     		bx	lr
 722              	.LFE11:
 724 02ea 00BF     		.align	2
 725              		.global	TIM_BDTRStructInit
 726              		.thumb
 727              		.thumb_func
 729              	TIM_BDTRStructInit:
 730              	.LFB12:
 798:lib//src/stm32f10x_tim.c **** 
 799:lib//src/stm32f10x_tim.c **** /*******************************************************************************
 800:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_BDTRStructInit
 801:lib//src/stm32f10x_tim.c **** * Description    : Fills each TIM_BDTRInitStruct member with its default value.
 802:lib//src/stm32f10x_tim.c **** * Input          : - TIM_BDTRInitStruct : pointer to a TIM_BDTRInitTypeDef
 803:lib//src/stm32f10x_tim.c **** *                    structure which will be initialized.
 804:lib//src/stm32f10x_tim.c **** * Output         : None
 805:lib//src/stm32f10x_tim.c **** * Return         : None
 806:lib//src/stm32f10x_tim.c **** *******************************************************************************/
 807:lib//src/stm32f10x_tim.c **** void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
 808:lib//src/stm32f10x_tim.c **** {
 731              		.loc 1 808 0
 732              		@ args = 0, pretend = 0, frame = 0
 733              		@ frame_needed = 0, uses_anonymous_args = 0
 734              		@ link register save eliminated.
 735              	.LVL96:
 809:lib//src/stm32f10x_tim.c ****   /* Set the default configuration */
 810:lib//src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 736              		.loc 1 810 0
 737 02ec 0023     		movs	r3, #0
 811:lib//src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 812:lib//src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 813:lib//src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 814:lib//src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 815:lib//src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 816:lib//src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 738              		.loc 1 816 0
 739 02ee 8381     		strh	r3, [r0, #12]	@ movhi
 740              		.loc 1 810 0
 741 02f0 0380     		strh	r3, [r0, #0]	@ movhi
 742              		.loc 1 811 0
 743 02f2 4380     		strh	r3, [r0, #2]	@ movhi
 744              		.loc 1 812 0
 745 02f4 8380     		strh	r3, [r0, #4]	@ movhi
 746              		.loc 1 813 0
 747 02f6 C380     		strh	r3, [r0, #6]	@ movhi
 748              		.loc 1 814 0
 749 02f8 0381     		strh	r3, [r0, #8]	@ movhi
 750              		.loc 1 815 0
 751 02fa 4381     		strh	r3, [r0, #10]	@ movhi
 817:lib//src/stm32f10x_tim.c **** }
 752              		.loc 1 817 0
 753 02fc 7047     		bx	lr
 754              	.LFE12:
 756 02fe 00BF     		.align	2
 757              		.global	TIM_Cmd
 758              		.thumb
 759              		.thumb_func
 761              	TIM_Cmd:
 762              	.LFB13:
 818:lib//src/stm32f10x_tim.c **** 
 819:lib//src/stm32f10x_tim.c **** /*******************************************************************************
 820:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_Cmd
 821:lib//src/stm32f10x_tim.c **** * Description    : Enables or disables the specified TIM peripheral.
 822:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 to 8 to select the TIMx peripheral.
 823:lib//src/stm32f10x_tim.c **** *                  - NewState: new state of the TIMx peripheral.
 824:lib//src/stm32f10x_tim.c **** *                    This parameter can be: ENABLE or DISABLE.
 825:lib//src/stm32f10x_tim.c **** * Output         : None
 826:lib//src/stm32f10x_tim.c **** * Return         : None
 827:lib//src/stm32f10x_tim.c **** *******************************************************************************/
 828:lib//src/stm32f10x_tim.c **** void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
 829:lib//src/stm32f10x_tim.c **** {
 763              		.loc 1 829 0
 764              		@ args = 0, pretend = 0, frame = 0
 765              		@ frame_needed = 0, uses_anonymous_args = 0
 766              		@ link register save eliminated.
 767              	.LVL97:
 830:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
 831:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 832:lib//src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 833:lib//src/stm32f10x_tim.c ****   
 834:lib//src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 768              		.loc 1 834 0
 769 0300 21B1     		cbz	r1, .L43
 835:lib//src/stm32f10x_tim.c ****   {
 836:lib//src/stm32f10x_tim.c ****     /* Enable the TIM Counter */
 837:lib//src/stm32f10x_tim.c ****     TIMx->CR1 |= CR1_CEN_Set;
 770              		.loc 1 837 0
 771 0302 0388     		ldrh	r3, [r0, #0]
 772 0304 9BB2     		uxth	r3, r3
 773 0306 43F00103 		orr	r3, r3, #1
 774 030a 04E0     		b	.L46
 775              	.L43:
 838:lib//src/stm32f10x_tim.c ****   }
 839:lib//src/stm32f10x_tim.c ****   else
 840:lib//src/stm32f10x_tim.c ****   {
 841:lib//src/stm32f10x_tim.c ****     /* Disable the TIM Counter */
 842:lib//src/stm32f10x_tim.c ****     TIMx->CR1 &= CR1_CEN_Reset;
 776              		.loc 1 842 0
 777 030c 0388     		ldrh	r3, [r0, #0]
 778 030e 23F00103 		bic	r3, r3, #1
 779 0312 9B05     		lsls	r3, r3, #22
 780 0314 9B0D     		lsrs	r3, r3, #22
 781              	.L46:
 782 0316 0380     		strh	r3, [r0, #0]	@ movhi
 843:lib//src/stm32f10x_tim.c ****   }
 844:lib//src/stm32f10x_tim.c **** }
 783              		.loc 1 844 0
 784 0318 7047     		bx	lr
 785              	.LFE13:
 787 031a 00BF     		.align	2
 788              		.global	TIM_CtrlPWMOutputs
 789              		.thumb
 790              		.thumb_func
 792              	TIM_CtrlPWMOutputs:
 793              	.LFB14:
 845:lib//src/stm32f10x_tim.c **** 
 846:lib//src/stm32f10x_tim.c **** /*******************************************************************************
 847:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_CtrlPWMOutputs
 848:lib//src/stm32f10x_tim.c **** * Description    : Enables or disables the TIM peripheral Main Outputs.
 849:lib//src/stm32f10x_tim.c **** * Input          :- TIMx: where x can be 1 or 8 to select the TIMx peripheral.
 850:lib//src/stm32f10x_tim.c **** *                 - NewState: new state of the TIM peripheral Main Outputs.
 851:lib//src/stm32f10x_tim.c **** *                    This parameter can be: ENABLE or DISABLE.
 852:lib//src/stm32f10x_tim.c **** * Output         : None
 853:lib//src/stm32f10x_tim.c **** * Return         : None
 854:lib//src/stm32f10x_tim.c **** *******************************************************************************/
 855:lib//src/stm32f10x_tim.c **** void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
 856:lib//src/stm32f10x_tim.c **** {
 794              		.loc 1 856 0
 795              		@ args = 0, pretend = 0, frame = 0
 796              		@ frame_needed = 0, uses_anonymous_args = 0
 797              		@ link register save eliminated.
 798              	.LVL98:
 857:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
 858:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_18_PERIPH(TIMx));
 859:lib//src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 860:lib//src/stm32f10x_tim.c **** 
 861:lib//src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 799              		.loc 1 861 0
 800 031c 39B1     		cbz	r1, .L48
 862:lib//src/stm32f10x_tim.c ****   {
 863:lib//src/stm32f10x_tim.c ****     /* Enable the TIM Main Output */
 864:lib//src/stm32f10x_tim.c ****     TIMx->BDTR |= BDTR_MOE_Set;
 801              		.loc 1 864 0
 802 031e B0F84430 		ldrh	r3, [r0, #68]
 803 0322 6FEA4343 		mvn	r3, r3, lsl #17
 804 0326 6FEA5343 		mvn	r3, r3, lsr #17
 805 032a 9BB2     		uxth	r3, r3
 806 032c 03E0     		b	.L51
 807              	.L48:
 865:lib//src/stm32f10x_tim.c ****   }
 866:lib//src/stm32f10x_tim.c ****   else
 867:lib//src/stm32f10x_tim.c ****   {
 868:lib//src/stm32f10x_tim.c ****     /* Disable the TIM Main Output */
 869:lib//src/stm32f10x_tim.c ****     TIMx->BDTR &= BDTR_MOE_Reset;
 808              		.loc 1 869 0
 809 032e B0F84430 		ldrh	r3, [r0, #68]
 810 0332 5B04     		lsls	r3, r3, #17
 811 0334 5B0C     		lsrs	r3, r3, #17
 812              	.L51:
 813 0336 A0F84430 		strh	r3, [r0, #68]	@ movhi
 870:lib//src/stm32f10x_tim.c ****   }  
 871:lib//src/stm32f10x_tim.c **** }
 814              		.loc 1 871 0
 815 033a 7047     		bx	lr
 816              	.LFE14:
 818              		.align	2
 819              		.global	TIM_ITConfig
 820              		.thumb
 821              		.thumb_func
 823              	TIM_ITConfig:
 824              	.LFB15:
 872:lib//src/stm32f10x_tim.c **** 
 873:lib//src/stm32f10x_tim.c **** /*******************************************************************************
 874:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_ITConfig
 875:lib//src/stm32f10x_tim.c **** * Description    : Enables or disables the specified TIM interrupts.
 876:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 to 8 to select the TIMx peripheral.
 877:lib//src/stm32f10x_tim.c **** *                  - TIM_IT: specifies the TIM interrupts sources to be enabled
 878:lib//src/stm32f10x_tim.c **** *                    or disabled.
 879:lib//src/stm32f10x_tim.c **** *                    This parameter can be any combination of the following values:
 880:lib//src/stm32f10x_tim.c **** *                       - TIM_IT_Update: TIM update Interrupt source
 881:lib//src/stm32f10x_tim.c **** *                       - TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
 882:lib//src/stm32f10x_tim.c **** *                       - TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
 883:lib//src/stm32f10x_tim.c **** *                       - TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
 884:lib//src/stm32f10x_tim.c **** *                       - TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
 885:lib//src/stm32f10x_tim.c **** *                       - TIM_IT_COM: TIM Commutation Interrupt source
 886:lib//src/stm32f10x_tim.c **** *                       - TIM_IT_Trigger: TIM Trigger Interrupt source
 887:lib//src/stm32f10x_tim.c **** *                       - TIM_IT_Break: TIM Break Interrupt source
 888:lib//src/stm32f10x_tim.c **** *                  - NewState: new state of the TIM interrupts.
 889:lib//src/stm32f10x_tim.c **** *                    This parameter can be: ENABLE or DISABLE.
 890:lib//src/stm32f10x_tim.c **** * Output         : None
 891:lib//src/stm32f10x_tim.c **** * Return         : None
 892:lib//src/stm32f10x_tim.c **** *******************************************************************************/
 893:lib//src/stm32f10x_tim.c **** void TIM_ITConfig(TIM_TypeDef* TIMx, u16 TIM_IT, FunctionalState NewState)
 894:lib//src/stm32f10x_tim.c **** {  
 825              		.loc 1 894 0
 826              		@ args = 0, pretend = 0, frame = 0
 827              		@ frame_needed = 0, uses_anonymous_args = 0
 828              		@ link register save eliminated.
 829              	.LVL99:
 895:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
 896:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 897:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_IT(TIM_IT));
 898:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_PERIPH_IT((TIMx), (TIM_IT)));
 899:lib//src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 900:lib//src/stm32f10x_tim.c ****   
 901:lib//src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 830              		.loc 1 901 0
 831 033c 1AB1     		cbz	r2, .L53
 902:lib//src/stm32f10x_tim.c ****   {
 903:lib//src/stm32f10x_tim.c ****     /* Enable the Interrupt sources */
 904:lib//src/stm32f10x_tim.c ****     TIMx->DIER |= TIM_IT;
 832              		.loc 1 904 0
 833 033e 8389     		ldrh	r3, [r0, #12]
 834 0340 9BB2     		uxth	r3, r3
 835 0342 1943     		orrs	r1, r1, r3
 836              	.LVL100:
 837 0344 03E0     		b	.L56
 838              	.LVL101:
 839              	.L53:
 905:lib//src/stm32f10x_tim.c ****   }
 906:lib//src/stm32f10x_tim.c ****   else
 907:lib//src/stm32f10x_tim.c ****   {
 908:lib//src/stm32f10x_tim.c ****     /* Disable the Interrupt sources */
 909:lib//src/stm32f10x_tim.c ****     TIMx->DIER &= (u16)~TIM_IT;
 840              		.loc 1 909 0
 841 0346 8389     		ldrh	r3, [r0, #12]
 842 0348 9BB2     		uxth	r3, r3
 843 034a 23EA0101 		bic	r1, r3, r1
 844              	.LVL102:
 845              	.L56:
 846 034e 8181     		strh	r1, [r0, #12]	@ movhi
 910:lib//src/stm32f10x_tim.c ****   }
 911:lib//src/stm32f10x_tim.c **** }
 847              		.loc 1 911 0
 848 0350 7047     		bx	lr
 849              	.LFE15:
 851 0352 00BF     		.align	2
 852              		.global	TIM_GenerateEvent
 853              		.thumb
 854              		.thumb_func
 856              	TIM_GenerateEvent:
 857              	.LFB16:
 912:lib//src/stm32f10x_tim.c **** 
 913:lib//src/stm32f10x_tim.c **** /*******************************************************************************
 914:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_GenerateEvent
 915:lib//src/stm32f10x_tim.c **** * Description    : Configures the TIMx event to be generate by software.
 916:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
 917:lib//src/stm32f10x_tim.c **** *                  - TIM_EventSource: specifies the event source.
 918:lib//src/stm32f10x_tim.c **** *                    This parameter can be one or more of the following values:	   
 919:lib//src/stm32f10x_tim.c **** *                       - TIM_EventSource_Update: Timer update Event source
 920:lib//src/stm32f10x_tim.c **** *                       - TIM_EventSource_CC1: Timer Capture Compare 1 Event source
 921:lib//src/stm32f10x_tim.c **** *                       - TIM_EventSource_CC2: Timer Capture Compare 2 Event source
 922:lib//src/stm32f10x_tim.c **** *                       - TIM_EventSource_CC3: Timer Capture Compare 3 Event source
 923:lib//src/stm32f10x_tim.c **** *                       - TIM_EventSource_CC4: Timer Capture Compare 4 Event source
 924:lib//src/stm32f10x_tim.c **** *                       - TIM_EventSource_Trigger: Timer Trigger Event source
 925:lib//src/stm32f10x_tim.c **** * Output         : None
 926:lib//src/stm32f10x_tim.c **** * Return         : None
 927:lib//src/stm32f10x_tim.c **** *******************************************************************************/
 928:lib//src/stm32f10x_tim.c **** void TIM_GenerateEvent(TIM_TypeDef* TIMx, u16 TIM_EventSource)
 929:lib//src/stm32f10x_tim.c **** { 
 858              		.loc 1 929 0
 859              		@ args = 0, pretend = 0, frame = 0
 860              		@ frame_needed = 0, uses_anonymous_args = 0
 861              		@ link register save eliminated.
 862              	.LVL103:
 930:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
 931:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 932:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
 933:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_PERIPH_EVENT((TIMx), (TIM_EventSource)));
 934:lib//src/stm32f10x_tim.c **** 
 935:lib//src/stm32f10x_tim.c ****   /* Set the event sources */
 936:lib//src/stm32f10x_tim.c ****   TIMx->EGR = TIM_EventSource;
 863              		.loc 1 936 0
 864 0354 8182     		strh	r1, [r0, #20]	@ movhi
 937:lib//src/stm32f10x_tim.c **** }
 865              		.loc 1 937 0
 866 0356 7047     		bx	lr
 867              	.LFE16:
 869              		.align	2
 870              		.global	TIM_DMAConfig
 871              		.thumb
 872              		.thumb_func
 874              	TIM_DMAConfig:
 875              	.LFB17:
 938:lib//src/stm32f10x_tim.c **** 
 939:lib//src/stm32f10x_tim.c **** /*******************************************************************************
 940:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_DMAConfig
 941:lib//src/stm32f10x_tim.c **** * Description    : Configures the TIMxs DMA interface.
 942:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
 943:lib//src/stm32f10x_tim.c **** *                    peripheral.
 944:lib//src/stm32f10x_tim.c **** *                  - TIM_DMABase: DMA Base address.
 945:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
 946:lib//src/stm32f10x_tim.c **** *                       - TIM_DMABase_CR, TIM_DMABase_CR2, TIM_DMABase_SMCR,
 947:lib//src/stm32f10x_tim.c **** *                         TIM_DMABase_DIER, TIM1_DMABase_SR, TIM_DMABase_EGR,
 948:lib//src/stm32f10x_tim.c **** *                         TIM_DMABase_CCMR1, TIM_DMABase_CCMR2, TIM_DMABase_CCER,
 949:lib//src/stm32f10x_tim.c **** *                         TIM_DMABase_CNT, TIM_DMABase_PSC, TIM_DMABase_ARR,
 950:lib//src/stm32f10x_tim.c **** *                         TIM_DMABase_RCR, TIM_DMABase_CCR1, TIM_DMABase_CCR2,
 951:lib//src/stm32f10x_tim.c **** *                         TIM_DMABase_CCR3, TIM_DMABase_CCR4, TIM_DMABase_BDTR,
 952:lib//src/stm32f10x_tim.c **** *                         TIM_DMABase_DCR.
 953:lib//src/stm32f10x_tim.c **** *                   - TIM_DMABurstLength: DMA Burst length.
 954:lib//src/stm32f10x_tim.c **** *                     This parameter can be one value between:
 955:lib//src/stm32f10x_tim.c **** *                     TIM_DMABurstLength_1Byte and TIM_DMABurstLength_18Bytes.
 956:lib//src/stm32f10x_tim.c **** * Output         : None
 957:lib//src/stm32f10x_tim.c **** * Return         : None
 958:lib//src/stm32f10x_tim.c **** *******************************************************************************/
 959:lib//src/stm32f10x_tim.c **** void TIM_DMAConfig(TIM_TypeDef* TIMx, u16 TIM_DMABase, u16 TIM_DMABurstLength)
 960:lib//src/stm32f10x_tim.c **** {
 876              		.loc 1 960 0
 877              		@ args = 0, pretend = 0, frame = 0
 878              		@ frame_needed = 0, uses_anonymous_args = 0
 879              		@ link register save eliminated.
 880              	.LVL104:
 961:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
 962:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
 963:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
 964:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
 965:lib//src/stm32f10x_tim.c **** 
 966:lib//src/stm32f10x_tim.c ****   /* Set the DMA Base and the DMA Burst Length */
 967:lib//src/stm32f10x_tim.c ****   TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 881              		.loc 1 967 0
 882 0358 0A43     		orrs	r2, r2, r1
 883              	.LVL105:
 884 035a A0F84820 		strh	r2, [r0, #72]	@ movhi
 968:lib//src/stm32f10x_tim.c **** }
 885              		.loc 1 968 0
 886 035e 7047     		bx	lr
 887              	.LFE17:
 889              		.align	2
 890              		.global	TIM_DMACmd
 891              		.thumb
 892              		.thumb_func
 894              	TIM_DMACmd:
 895              	.LFB18:
 969:lib//src/stm32f10x_tim.c **** 
 970:lib//src/stm32f10x_tim.c **** /*******************************************************************************
 971:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_DMACmd
 972:lib//src/stm32f10x_tim.c **** * Description    : Enables or disables the TIMxs DMA Requests.
 973:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1 to 8 to select the TIM peripheral. 
 974:lib//src/stm32f10x_tim.c **** *                  - TIM_DMASources: specifies the DMA Request sources.
 975:lib//src/stm32f10x_tim.c **** *                    This parameter can be any combination of the following values:
 976:lib//src/stm32f10x_tim.c **** *                       - TIM_DMA_Update: TIM update Interrupt source
 977:lib//src/stm32f10x_tim.c **** *                       - TIM_DMA_CC1: TIM Capture Compare 1 DMA source
 978:lib//src/stm32f10x_tim.c **** *                       - TIM_DMA_CC2: TIM Capture Compare 2 DMA source
 979:lib//src/stm32f10x_tim.c **** *                       - TIM_DMA_CC3: TIM Capture Compare 3 DMA source
 980:lib//src/stm32f10x_tim.c **** *                       - TIM_DMA_CC4: TIM Capture Compare 4 DMA source
 981:lib//src/stm32f10x_tim.c **** *                       - TIM_DMA_COM: TIM Commutation DMA source
 982:lib//src/stm32f10x_tim.c **** *                       - TIM_DMA_Trigger: TIM Trigger DMA source
 983:lib//src/stm32f10x_tim.c **** *                  - NewState: new state of the DMA Request sources.
 984:lib//src/stm32f10x_tim.c **** *                    This parameter can be: ENABLE or DISABLE.
 985:lib//src/stm32f10x_tim.c **** * Output         : None
 986:lib//src/stm32f10x_tim.c **** * Return         : None
 987:lib//src/stm32f10x_tim.c **** *******************************************************************************/
 988:lib//src/stm32f10x_tim.c **** void TIM_DMACmd(TIM_TypeDef* TIMx, u16 TIM_DMASource, FunctionalState NewState)
 989:lib//src/stm32f10x_tim.c **** { 
 896              		.loc 1 989 0
 897              		@ args = 0, pretend = 0, frame = 0
 898              		@ frame_needed = 0, uses_anonymous_args = 0
 899              		@ link register save eliminated.
 900              	.LVL106:
 990:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
 991:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 992:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
 993:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_PERIPH_DMA(TIMx, TIM_DMASource));
 994:lib//src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 995:lib//src/stm32f10x_tim.c ****   
 996:lib//src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 901              		.loc 1 996 0
 902 0360 1AB1     		cbz	r2, .L62
 997:lib//src/stm32f10x_tim.c ****   {
 998:lib//src/stm32f10x_tim.c ****     /* Enable the DMA sources */
 999:lib//src/stm32f10x_tim.c ****     TIMx->DIER |= TIM_DMASource; 
 903              		.loc 1 999 0
 904 0362 8389     		ldrh	r3, [r0, #12]
 905 0364 9BB2     		uxth	r3, r3
 906 0366 1943     		orrs	r1, r1, r3
 907              	.LVL107:
 908 0368 03E0     		b	.L65
 909              	.LVL108:
 910              	.L62:
1000:lib//src/stm32f10x_tim.c ****   }
1001:lib//src/stm32f10x_tim.c ****   else
1002:lib//src/stm32f10x_tim.c ****   {
1003:lib//src/stm32f10x_tim.c ****     /* Disable the DMA sources */
1004:lib//src/stm32f10x_tim.c ****     TIMx->DIER &= (u16)~TIM_DMASource;
 911              		.loc 1 1004 0
 912 036a 8389     		ldrh	r3, [r0, #12]
 913 036c 9BB2     		uxth	r3, r3
 914 036e 23EA0101 		bic	r1, r3, r1
 915              	.LVL109:
 916              	.L65:
 917 0372 8181     		strh	r1, [r0, #12]	@ movhi
1005:lib//src/stm32f10x_tim.c ****   }
1006:lib//src/stm32f10x_tim.c **** }
 918              		.loc 1 1006 0
 919 0374 7047     		bx	lr
 920              	.LFE18:
 922 0376 00BF     		.align	2
 923              		.global	TIM_InternalClockConfig
 924              		.thumb
 925              		.thumb_func
 927              	TIM_InternalClockConfig:
 928              	.LFB19:
1007:lib//src/stm32f10x_tim.c **** 
1008:lib//src/stm32f10x_tim.c **** /*******************************************************************************
1009:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_InternalClockConfig
1010:lib//src/stm32f10x_tim.c **** * Description    : Configures the TIMx interrnal Clock
1011:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1012:lib//src/stm32f10x_tim.c **** *                    peripheral.
1013:lib//src/stm32f10x_tim.c **** * Output         : None
1014:lib//src/stm32f10x_tim.c **** * Return         : None
1015:lib//src/stm32f10x_tim.c **** *******************************************************************************/
1016:lib//src/stm32f10x_tim.c **** void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
1017:lib//src/stm32f10x_tim.c **** {
 929              		.loc 1 1017 0
 930              		@ args = 0, pretend = 0, frame = 0
 931              		@ frame_needed = 0, uses_anonymous_args = 0
 932              		@ link register save eliminated.
 933              	.LVL110:
1018:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
1019:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1020:lib//src/stm32f10x_tim.c **** 
1021:lib//src/stm32f10x_tim.c ****   /* Disable slave mode to clock the prescaler directly with the internal clock */
1022:lib//src/stm32f10x_tim.c ****   TIMx->SMCR &=  SMCR_SMS_Mask;
 934              		.loc 1 1022 0
 935 0378 0389     		ldrh	r3, [r0, #8]
 936 037a 23F00703 		bic	r3, r3, #7
 937 037e 1B04     		lsls	r3, r3, #16
 938 0380 1B0C     		lsrs	r3, r3, #16
 939 0382 0381     		strh	r3, [r0, #8]	@ movhi
1023:lib//src/stm32f10x_tim.c **** }
 940              		.loc 1 1023 0
 941 0384 7047     		bx	lr
 942              	.LFE19:
 944 0386 00BF     		.align	2
 945              		.global	TIM_ETRConfig
 946              		.thumb
 947              		.thumb_func
 949              	TIM_ETRConfig:
 950              	.LFB24:
1024:lib//src/stm32f10x_tim.c **** /*******************************************************************************
1025:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_ITRxExternalClockConfig
1026:lib//src/stm32f10x_tim.c **** * Description    : Configures the TIMx Internal Trigger as External Clock
1027:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1028:lib//src/stm32f10x_tim.c **** *                    peripheral.
1029:lib//src/stm32f10x_tim.c **** *                  - TIM_ITRSource: Trigger source.
1030:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1031:lib//src/stm32f10x_tim.c **** *                       - TIM_TS_ITR0: Internal Trigger 0
1032:lib//src/stm32f10x_tim.c **** *                       - TIM_TS_ITR1: Internal Trigger 1
1033:lib//src/stm32f10x_tim.c **** *                       - TIM_TS_ITR2: Internal Trigger 2
1034:lib//src/stm32f10x_tim.c **** *                       - TIM_TS_ITR3: Internal Trigger 3
1035:lib//src/stm32f10x_tim.c **** * Output         : None
1036:lib//src/stm32f10x_tim.c **** * Return         : None
1037:lib//src/stm32f10x_tim.c **** *******************************************************************************/
1038:lib//src/stm32f10x_tim.c **** void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_InputTriggerSource)
1039:lib//src/stm32f10x_tim.c **** {
1040:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
1041:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1042:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
1043:lib//src/stm32f10x_tim.c **** 
1044:lib//src/stm32f10x_tim.c ****   /* Select the Internal Trigger */
1045:lib//src/stm32f10x_tim.c ****   TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
1046:lib//src/stm32f10x_tim.c **** 
1047:lib//src/stm32f10x_tim.c ****   /* Select the External clock mode1 */
1048:lib//src/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_SlaveMode_External1;
1049:lib//src/stm32f10x_tim.c **** }
1050:lib//src/stm32f10x_tim.c **** /*******************************************************************************
1051:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_TIxExternalClockConfig
1052:lib//src/stm32f10x_tim.c **** * Description    : Configures the TIMx Trigger as External Clock
1053:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1054:lib//src/stm32f10x_tim.c **** *                    peripheral.
1055:lib//src/stm32f10x_tim.c **** *                  - TIM_TIxExternalCLKSource: Trigger source.
1056:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1057:lib//src/stm32f10x_tim.c **** *                       - TIM_TIxExternalCLK1Source_TI1ED: TI1 Edge Detector
1058:lib//src/stm32f10x_tim.c **** *                       - TIM_TIxExternalCLK1Source_TI1: Filtered Timer Input 1
1059:lib//src/stm32f10x_tim.c **** *                       - TIM_TIxExternalCLK1Source_TI2: Filtered Timer Input 2
1060:lib//src/stm32f10x_tim.c **** *                  - TIM_ICPolarity: specifies the TIx Polarity.
1061:lib//src/stm32f10x_tim.c **** *                    This parameter can be:
1062:lib//src/stm32f10x_tim.c **** *                       - TIM_ICPolarity_Rising
1063:lib//src/stm32f10x_tim.c **** *                       - TIM_ICPolarity_Falling
1064:lib//src/stm32f10x_tim.c **** *                   - ICFilter : specifies the filter value.
1065:lib//src/stm32f10x_tim.c **** *                     This parameter must be a value between 0x0 and 0xF.
1066:lib//src/stm32f10x_tim.c **** * Output         : None
1067:lib//src/stm32f10x_tim.c **** * Return         : None
1068:lib//src/stm32f10x_tim.c **** *******************************************************************************/
1069:lib//src/stm32f10x_tim.c **** void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
1070:lib//src/stm32f10x_tim.c ****                                 u16 TIM_ICPolarity, u16 ICFilter)
1071:lib//src/stm32f10x_tim.c **** {
1072:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
1073:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1074:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
1075:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
1076:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_FILTER(ICFilter));
1077:lib//src/stm32f10x_tim.c **** 
1078:lib//src/stm32f10x_tim.c ****   /* Configure the Timer Input Clock Source */
1079:lib//src/stm32f10x_tim.c ****   if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
1080:lib//src/stm32f10x_tim.c ****   {
1081:lib//src/stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
1082:lib//src/stm32f10x_tim.c ****   }
1083:lib//src/stm32f10x_tim.c ****   else
1084:lib//src/stm32f10x_tim.c ****   {
1085:lib//src/stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
1086:lib//src/stm32f10x_tim.c ****   }
1087:lib//src/stm32f10x_tim.c **** 
1088:lib//src/stm32f10x_tim.c ****   /* Select the Trigger source */
1089:lib//src/stm32f10x_tim.c ****   TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
1090:lib//src/stm32f10x_tim.c **** 
1091:lib//src/stm32f10x_tim.c ****   /* Select the External clock mode1 */
1092:lib//src/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_SlaveMode_External1;
1093:lib//src/stm32f10x_tim.c **** }
1094:lib//src/stm32f10x_tim.c **** 
1095:lib//src/stm32f10x_tim.c **** /*******************************************************************************
1096:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_ETRClockMode1Config
1097:lib//src/stm32f10x_tim.c **** * Description    : Configures the External clock Mode1
1098:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1099:lib//src/stm32f10x_tim.c **** *                    peripheral.
1100:lib//src/stm32f10x_tim.c **** *                  - TIM_ExtTRGPrescaler: The external Trigger Prescaler.
1101:lib//src/stm32f10x_tim.c **** *                    It can be one of the following values:
1102:lib//src/stm32f10x_tim.c **** *                       - TIM_ExtTRGPSC_OFF
1103:lib//src/stm32f10x_tim.c **** *                       - TIM_ExtTRGPSC_DIV2
1104:lib//src/stm32f10x_tim.c **** *                       - TIM_ExtTRGPSC_DIV4
1105:lib//src/stm32f10x_tim.c **** *                       - TIM_ExtTRGPSC_DIV8.
1106:lib//src/stm32f10x_tim.c **** *                  - TIM_ExtTRGPolarity: The external Trigger Polarity.
1107:lib//src/stm32f10x_tim.c **** *                    It can be one of the following values:
1108:lib//src/stm32f10x_tim.c **** *                       - TIM_ExtTRGPolarity_Inverted
1109:lib//src/stm32f10x_tim.c **** *                       - TIM_ExtTRGPolarity_NonInverted
1110:lib//src/stm32f10x_tim.c **** *                  - ExtTRGFilter: External Trigger Filter.
1111:lib//src/stm32f10x_tim.c **** *                    This parameter must be a value between 0x00 and 0x0F
1112:lib//src/stm32f10x_tim.c **** * Output         : None
1113:lib//src/stm32f10x_tim.c **** * Return         : None
1114:lib//src/stm32f10x_tim.c **** *******************************************************************************/
1115:lib//src/stm32f10x_tim.c **** void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, u16 TIM_ExtTRGPrescaler, u16 TIM_ExtTRGPolarity,
1116:lib//src/stm32f10x_tim.c ****                              u16 ExtTRGFilter)
1117:lib//src/stm32f10x_tim.c **** {
1118:lib//src/stm32f10x_tim.c ****   u16 tmpsmcr = 0;
1119:lib//src/stm32f10x_tim.c **** 
1120:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
1121:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1122:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
1123:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
1124:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
1125:lib//src/stm32f10x_tim.c **** 
1126:lib//src/stm32f10x_tim.c ****   /* Configure the ETR Clock source */
1127:lib//src/stm32f10x_tim.c ****   TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
1128:lib//src/stm32f10x_tim.c ****   
1129:lib//src/stm32f10x_tim.c ****   /* Get the TIMx SMCR register value */
1130:lib//src/stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
1131:lib//src/stm32f10x_tim.c **** 
1132:lib//src/stm32f10x_tim.c ****   /* Reset the SMS Bits */
1133:lib//src/stm32f10x_tim.c ****   tmpsmcr &= SMCR_SMS_Mask;
1134:lib//src/stm32f10x_tim.c ****   /* Select the External clock mode1 */
1135:lib//src/stm32f10x_tim.c ****   tmpsmcr |= TIM_SlaveMode_External1;
1136:lib//src/stm32f10x_tim.c **** 
1137:lib//src/stm32f10x_tim.c ****   /* Select the Trigger selection : ETRF */
1138:lib//src/stm32f10x_tim.c ****   tmpsmcr &= SMCR_TS_Mask;
1139:lib//src/stm32f10x_tim.c ****   tmpsmcr |= TIM_TS_ETRF;
1140:lib//src/stm32f10x_tim.c **** 
1141:lib//src/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
1142:lib//src/stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
1143:lib//src/stm32f10x_tim.c **** }
1144:lib//src/stm32f10x_tim.c **** 
1145:lib//src/stm32f10x_tim.c **** /*******************************************************************************
1146:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_ETRClockMode2Config
1147:lib//src/stm32f10x_tim.c **** * Description    : Configures the External clock Mode2
1148:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1149:lib//src/stm32f10x_tim.c **** *                    peripheral.
1150:lib//src/stm32f10x_tim.c **** *                  - TIM_ExtTRGPrescaler: The external Trigger Prescaler.
1151:lib//src/stm32f10x_tim.c **** *                    It can be one of the following values:
1152:lib//src/stm32f10x_tim.c **** *                       - TIM_ExtTRGPSC_OFF
1153:lib//src/stm32f10x_tim.c **** *                       - TIM_ExtTRGPSC_DIV2
1154:lib//src/stm32f10x_tim.c **** *                       - TIM_ExtTRGPSC_DIV4
1155:lib//src/stm32f10x_tim.c **** *                       - TIM_ExtTRGPSC_DIV8
1156:lib//src/stm32f10x_tim.c **** *                  - TIM_ExtTRGPolarity: The external Trigger Polarity.
1157:lib//src/stm32f10x_tim.c **** *                    It can be one of the following values:
1158:lib//src/stm32f10x_tim.c **** *                       - TIM_ExtTRGPolarity_Inverted
1159:lib//src/stm32f10x_tim.c **** *                       - TIM_ExtTRGPolarity_NonInverted
1160:lib//src/stm32f10x_tim.c **** *                  - ExtTRGFilter: External Trigger Filter.
1161:lib//src/stm32f10x_tim.c **** *                    This parameter must be a value between 0x00 and 0x0F
1162:lib//src/stm32f10x_tim.c **** * Output         : None
1163:lib//src/stm32f10x_tim.c **** * Return         : None
1164:lib//src/stm32f10x_tim.c **** *******************************************************************************/
1165:lib//src/stm32f10x_tim.c **** void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, u16 TIM_ExtTRGPrescaler, 
1166:lib//src/stm32f10x_tim.c ****                              u16 TIM_ExtTRGPolarity, u16 ExtTRGFilter)
1167:lib//src/stm32f10x_tim.c **** {
1168:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
1169:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1170:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
1171:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
1172:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
1173:lib//src/stm32f10x_tim.c **** 
1174:lib//src/stm32f10x_tim.c ****   /* Configure the ETR Clock source */
1175:lib//src/stm32f10x_tim.c ****   TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
1176:lib//src/stm32f10x_tim.c **** 
1177:lib//src/stm32f10x_tim.c ****   /* Enable the External clock mode2 */
1178:lib//src/stm32f10x_tim.c ****   TIMx->SMCR |= SMCR_ECE_Set;
1179:lib//src/stm32f10x_tim.c **** }
1180:lib//src/stm32f10x_tim.c **** 
1181:lib//src/stm32f10x_tim.c **** /*******************************************************************************
1182:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_ETRConfig
1183:lib//src/stm32f10x_tim.c **** * Description    : Configures the TIMx External Trigger (ETR).
1184:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1185:lib//src/stm32f10x_tim.c **** *                    peripheral.
1186:lib//src/stm32f10x_tim.c **** *                  - TIM_ExtTRGPrescaler: The external Trigger Prescaler.
1187:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1188:lib//src/stm32f10x_tim.c **** *                       - TIM_ExtTRGPSC_OFF
1189:lib//src/stm32f10x_tim.c **** *                       - TIM_ExtTRGPSC_DIV2
1190:lib//src/stm32f10x_tim.c **** *                       - TIM_ExtTRGPSC_DIV4
1191:lib//src/stm32f10x_tim.c **** *                       - TIM_ExtTRGPSC_DIV8
1192:lib//src/stm32f10x_tim.c **** *                  - TIM_ExtTRGPolarity: The external Trigger Polarity.
1193:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1194:lib//src/stm32f10x_tim.c **** *                       - TIM_ExtTRGPolarity_Inverted
1195:lib//src/stm32f10x_tim.c **** *                       - TIM_ExtTRGPolarity_NonInverted
1196:lib//src/stm32f10x_tim.c **** *                  - ExtTRGFilter: External Trigger Filter.
1197:lib//src/stm32f10x_tim.c **** *                    This parameter must be a value between 0x00 and 0x0F.
1198:lib//src/stm32f10x_tim.c **** * Output         : None
1199:lib//src/stm32f10x_tim.c **** * Return         : None
1200:lib//src/stm32f10x_tim.c **** *******************************************************************************/
1201:lib//src/stm32f10x_tim.c **** void TIM_ETRConfig(TIM_TypeDef* TIMx, u16 TIM_ExtTRGPrescaler, u16 TIM_ExtTRGPolarity,
1202:lib//src/stm32f10x_tim.c ****                    u16 ExtTRGFilter)
1203:lib//src/stm32f10x_tim.c **** {
 951              		.loc 1 1203 0
 952              		@ args = 0, pretend = 0, frame = 0
 953              		@ frame_needed = 0, uses_anonymous_args = 0
 954              		@ link register save eliminated.
 955              	.LVL111:
1204:lib//src/stm32f10x_tim.c ****   u16 tmpsmcr = 0;
1205:lib//src/stm32f10x_tim.c **** 
1206:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
1207:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1208:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
1209:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
1210:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
1211:lib//src/stm32f10x_tim.c **** 
1212:lib//src/stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
 956              		.loc 1 1212 0
 957 0388 B0F808C0 		ldrh	ip, [r0, #8]
1213:lib//src/stm32f10x_tim.c **** 
1214:lib//src/stm32f10x_tim.c ****   /* Reset the ETR Bits */
1215:lib//src/stm32f10x_tim.c ****   tmpsmcr &= SMCR_ETR_Mask;
1216:lib//src/stm32f10x_tim.c **** 
1217:lib//src/stm32f10x_tim.c ****   /* Set the Prescaler, the Filter value and the Polarity */
1218:lib//src/stm32f10x_tim.c ****   tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 958              		.loc 1 1218 0
 959 038c 5FFA8CFC 		uxtb	ip, ip
 960 0390 41EA0C0C 		orr	ip, r1, ip
 961 0394 42EA0C0C 		orr	ip, r2, ip
 962 0398 4CEA032C 		orr	ip, ip, r3, lsl #8
 963 039c 1FFA8CFC 		uxth	ip, ip
 964              	.LVL112:
1219:lib//src/stm32f10x_tim.c **** 
1220:lib//src/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
1221:lib//src/stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
 965              		.loc 1 1221 0
 966 03a0 A0F808C0 		strh	ip, [r0, #8]	@ movhi
1222:lib//src/stm32f10x_tim.c **** }
 967              		.loc 1 1222 0
 968 03a4 7047     		bx	lr
 969              	.LFE24:
 971 03a6 00BF     		.align	2
 972              		.global	TIM_ETRClockMode2Config
 973              		.thumb
 974              		.thumb_func
 976              	TIM_ETRClockMode2Config:
 977              	.LFB23:
 978              		.loc 1 1167 0
 979              		@ args = 0, pretend = 0, frame = 0
 980              		@ frame_needed = 0, uses_anonymous_args = 0
 981              	.LVL113:
 982 03a8 10B5     		push	{r4, lr}
 983              	.LCFI4:
 984              		.loc 1 1167 0
 985 03aa 0446     		mov	r4, r0
 986              		.loc 1 1175 0
 987 03ac FFF7FEFF 		bl	TIM_ETRConfig
 988              	.LVL114:
 989              		.loc 1 1178 0
 990 03b0 2389     		ldrh	r3, [r4, #8]
 991 03b2 9BB2     		uxth	r3, r3
 992 03b4 43F48043 		orr	r3, r3, #16384
 993 03b8 2381     		strh	r3, [r4, #8]	@ movhi
 994              		.loc 1 1179 0
 995 03ba 10BD     		pop	{r4, pc}
 996              	.LFE23:
 998              		.align	2
 999              		.global	TIM_ETRClockMode1Config
 1000              		.thumb
 1001              		.thumb_func
 1003              	TIM_ETRClockMode1Config:
 1004              	.LFB22:
 1005              		.loc 1 1117 0
 1006              		@ args = 0, pretend = 0, frame = 0
 1007              		@ frame_needed = 0, uses_anonymous_args = 0
 1008              	.LVL115:
 1009 03bc 10B5     		push	{r4, lr}
 1010              	.LCFI5:
 1011              		.loc 1 1117 0
 1012 03be 0446     		mov	r4, r0
 1013              		.loc 1 1127 0
 1014 03c0 FFF7FEFF 		bl	TIM_ETRConfig
 1015              	.LVL116:
 1016              		.loc 1 1130 0
 1017 03c4 2389     		ldrh	r3, [r4, #8]
 1018              		.loc 1 1135 0
 1019 03c6 23F07703 		bic	r3, r3, #119
 1020              	.LVL117:
 1021 03ca 1B04     		lsls	r3, r3, #16
 1022              	.LVL118:
 1023 03cc 1B0C     		lsrs	r3, r3, #16
 1024              	.LVL119:
 1025              		.loc 1 1139 0
 1026 03ce 43F07703 		orr	r3, r3, #119
 1027              	.LVL120:
 1028              		.loc 1 1142 0
 1029 03d2 2381     		strh	r3, [r4, #8]	@ movhi
 1030              		.loc 1 1143 0
 1031 03d4 10BD     		pop	{r4, pc}
 1032              	.LFE22:
 1034 03d6 00BF     		.align	2
 1035              		.global	TIM_PrescalerConfig
 1036              		.thumb
 1037              		.thumb_func
 1039              	TIM_PrescalerConfig:
 1040              	.LFB25:
1223:lib//src/stm32f10x_tim.c **** 
1224:lib//src/stm32f10x_tim.c **** /*******************************************************************************
1225:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_PrescalerConfig
1226:lib//src/stm32f10x_tim.c **** * Description    : Configures the TIMx Prescaler.
1227:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1 to 8 to select the TIM peripheral.
1228:lib//src/stm32f10x_tim.c **** *                  - Prescaler: specifies the Prescaler Register value
1229:lib//src/stm32f10x_tim.c **** *                  - TIM_PSCReloadMode: specifies the TIM Prescaler Reload mode
1230:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1231:lib//src/stm32f10x_tim.c **** *                       - TIM_PSCReloadMode_Update: The Prescaler is loaded at
1232:lib//src/stm32f10x_tim.c **** *                         the update event.
1233:lib//src/stm32f10x_tim.c **** *                       - TIM_PSCReloadMode_Immediate: The Prescaler is loaded
1234:lib//src/stm32f10x_tim.c **** *                         immediatly.
1235:lib//src/stm32f10x_tim.c **** * Output         : None
1236:lib//src/stm32f10x_tim.c **** * Return         : None
1237:lib//src/stm32f10x_tim.c **** *******************************************************************************/
1238:lib//src/stm32f10x_tim.c **** void TIM_PrescalerConfig(TIM_TypeDef* TIMx, u16 Prescaler, u16 TIM_PSCReloadMode)
1239:lib//src/stm32f10x_tim.c **** {
 1041              		.loc 1 1239 0
 1042              		@ args = 0, pretend = 0, frame = 0
 1043              		@ frame_needed = 0, uses_anonymous_args = 0
 1044              		@ link register save eliminated.
 1045              	.LVL121:
1240:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
1241:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
1242:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
1243:lib//src/stm32f10x_tim.c **** 
1244:lib//src/stm32f10x_tim.c ****   /* Set the Prescaler value */
1245:lib//src/stm32f10x_tim.c ****   TIMx->PSC = Prescaler;
 1046              		.loc 1 1245 0
 1047 03d8 0185     		strh	r1, [r0, #40]	@ movhi
1246:lib//src/stm32f10x_tim.c **** 
1247:lib//src/stm32f10x_tim.c ****   /* Set or reset the UG Bit */
1248:lib//src/stm32f10x_tim.c ****   TIMx->EGR = TIM_PSCReloadMode;
 1048              		.loc 1 1248 0
 1049 03da 8282     		strh	r2, [r0, #20]	@ movhi
1249:lib//src/stm32f10x_tim.c **** }
 1050              		.loc 1 1249 0
 1051 03dc 7047     		bx	lr
 1052              	.LFE25:
 1054 03de 00BF     		.align	2
 1055              		.global	TIM_CounterModeConfig
 1056              		.thumb
 1057              		.thumb_func
 1059              	TIM_CounterModeConfig:
 1060              	.LFB26:
1250:lib//src/stm32f10x_tim.c **** 
1251:lib//src/stm32f10x_tim.c **** /*******************************************************************************
1252:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_CounterModeConfig
1253:lib//src/stm32f10x_tim.c **** * Description    : Specifies the TIMx Counter Mode to be used.
1254:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1255:lib//src/stm32f10x_tim.c **** *                    peripheral.
1256:lib//src/stm32f10x_tim.c **** *                  - TIM_CounterMode: specifies the Counter Mode to be used
1257:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1258:lib//src/stm32f10x_tim.c **** *                       - TIM_CounterMode_Up: TIM Up Counting Mode
1259:lib//src/stm32f10x_tim.c **** *                       - TIM_CounterMode_Down: TIM Down Counting Mode
1260:lib//src/stm32f10x_tim.c **** *                       - TIM_CounterMode_CenterAligned1: TIM Center Aligned Mode1
1261:lib//src/stm32f10x_tim.c **** *                       - TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
1262:lib//src/stm32f10x_tim.c **** *                       - TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
1263:lib//src/stm32f10x_tim.c **** * Output         : None
1264:lib//src/stm32f10x_tim.c **** * Return         : None
1265:lib//src/stm32f10x_tim.c **** *******************************************************************************/
1266:lib//src/stm32f10x_tim.c **** void TIM_CounterModeConfig(TIM_TypeDef* TIMx, u16 TIM_CounterMode)
1267:lib//src/stm32f10x_tim.c **** {
 1061              		.loc 1 1267 0
 1062              		@ args = 0, pretend = 0, frame = 0
 1063              		@ frame_needed = 0, uses_anonymous_args = 0
 1064              		@ link register save eliminated.
 1065              	.LVL122:
1268:lib//src/stm32f10x_tim.c ****   u16 tmpcr1 = 0;
1269:lib//src/stm32f10x_tim.c **** 
1270:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
1271:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1272:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
1273:lib//src/stm32f10x_tim.c **** 
1274:lib//src/stm32f10x_tim.c ****   tmpcr1 = TIMx->CR1;
 1066              		.loc 1 1274 0
 1067 03e0 0388     		ldrh	r3, [r0, #0]
1275:lib//src/stm32f10x_tim.c **** 
1276:lib//src/stm32f10x_tim.c ****   /* Reset the CMS and DIR Bits */
1277:lib//src/stm32f10x_tim.c ****   tmpcr1 &= CR1_CounterMode_Mask;
 1068              		.loc 1 1277 0
 1069 03e2 23F07003 		bic	r3, r3, #112
 1070              	.LVL123:
 1071 03e6 9B05     		lsls	r3, r3, #22
 1072              	.LVL124:
 1073 03e8 9B0D     		lsrs	r3, r3, #22
 1074              	.LVL125:
1278:lib//src/stm32f10x_tim.c **** 
1279:lib//src/stm32f10x_tim.c ****   /* Set the Counter Mode */
1280:lib//src/stm32f10x_tim.c ****   tmpcr1 |= TIM_CounterMode;
 1075              		.loc 1 1280 0
 1076 03ea 41EA0303 		orr	r3, r1, r3
 1077              	.LVL126:
1281:lib//src/stm32f10x_tim.c **** 
1282:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CR1 register */
1283:lib//src/stm32f10x_tim.c ****   TIMx->CR1 = tmpcr1;
 1078              		.loc 1 1283 0
 1079 03ee 0380     		strh	r3, [r0, #0]	@ movhi
1284:lib//src/stm32f10x_tim.c **** }
 1080              		.loc 1 1284 0
 1081 03f0 7047     		bx	lr
 1082              	.LFE26:
 1084 03f2 00BF     		.align	2
 1085              		.global	TIM_SelectInputTrigger
 1086              		.thumb
 1087              		.thumb_func
 1089              	TIM_SelectInputTrigger:
 1090              	.LFB27:
1285:lib//src/stm32f10x_tim.c **** 
1286:lib//src/stm32f10x_tim.c **** /*******************************************************************************
1287:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_SelectInputTrigger
1288:lib//src/stm32f10x_tim.c **** * Description    : Selects the Input Trigger source
1289:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1290:lib//src/stm32f10x_tim.c **** *                    peripheral.
1291:lib//src/stm32f10x_tim.c **** *                  - TIM_InputTriggerSource: The Input Trigger source.
1292:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1293:lib//src/stm32f10x_tim.c **** *                       - TIM_TS_ITR0: Internal Trigger 0
1294:lib//src/stm32f10x_tim.c **** *                       - TIM_TS_ITR1: Internal Trigger 1
1295:lib//src/stm32f10x_tim.c **** *                       - TIM_TS_ITR2: Internal Trigger 2
1296:lib//src/stm32f10x_tim.c **** *                       - TIM_TS_ITR3: Internal Trigger 3
1297:lib//src/stm32f10x_tim.c **** *                       - TIM_TS_TI1F_ED: TI1 Edge Detector
1298:lib//src/stm32f10x_tim.c **** *                       - TIM_TS_TI1FP1: Filtered Timer Input 1
1299:lib//src/stm32f10x_tim.c **** *                       - TIM_TS_TI2FP2: Filtered Timer Input 2
1300:lib//src/stm32f10x_tim.c **** *                       - TIM_TS_ETRF: External Trigger input
1301:lib//src/stm32f10x_tim.c **** * Output         : None
1302:lib//src/stm32f10x_tim.c **** * Return         : None
1303:lib//src/stm32f10x_tim.c **** *******************************************************************************/
1304:lib//src/stm32f10x_tim.c **** void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, u16 TIM_InputTriggerSource)
1305:lib//src/stm32f10x_tim.c **** {
 1091              		.loc 1 1305 0
 1092              		@ args = 0, pretend = 0, frame = 0
 1093              		@ frame_needed = 0, uses_anonymous_args = 0
 1094              		@ link register save eliminated.
 1095              	.LVL127:
1306:lib//src/stm32f10x_tim.c ****   u16 tmpsmcr = 0;
1307:lib//src/stm32f10x_tim.c **** 
1308:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
1309:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1310:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
1311:lib//src/stm32f10x_tim.c **** 
1312:lib//src/stm32f10x_tim.c ****   /* Get the TIMx SMCR register value */
1313:lib//src/stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
 1096              		.loc 1 1313 0
 1097 03f4 0389     		ldrh	r3, [r0, #8]
1314:lib//src/stm32f10x_tim.c **** 
1315:lib//src/stm32f10x_tim.c ****   /* Reset the TS Bits */
1316:lib//src/stm32f10x_tim.c ****   tmpsmcr &= SMCR_TS_Mask;
 1098              		.loc 1 1316 0
 1099 03f6 23F07003 		bic	r3, r3, #112
 1100              	.LVL128:
 1101 03fa 1B04     		lsls	r3, r3, #16
 1102              	.LVL129:
 1103 03fc 1B0C     		lsrs	r3, r3, #16
 1104              	.LVL130:
1317:lib//src/stm32f10x_tim.c **** 
1318:lib//src/stm32f10x_tim.c ****   /* Set the Input Trigger source */
1319:lib//src/stm32f10x_tim.c ****   tmpsmcr |= TIM_InputTriggerSource;
 1105              		.loc 1 1319 0
 1106 03fe 41EA0303 		orr	r3, r1, r3
 1107              	.LVL131:
1320:lib//src/stm32f10x_tim.c **** 
1321:lib//src/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
1322:lib//src/stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
 1108              		.loc 1 1322 0
 1109 0402 0381     		strh	r3, [r0, #8]	@ movhi
1323:lib//src/stm32f10x_tim.c **** }
 1110              		.loc 1 1323 0
 1111 0404 7047     		bx	lr
 1112              	.LFE27:
 1114 0406 00BF     		.align	2
 1115              		.global	TIM_ITRxExternalClockConfig
 1116              		.thumb
 1117              		.thumb_func
 1119              	TIM_ITRxExternalClockConfig:
 1120              	.LFB20:
 1121              		.loc 1 1039 0
 1122              		@ args = 0, pretend = 0, frame = 0
 1123              		@ frame_needed = 0, uses_anonymous_args = 0
 1124              	.LVL132:
 1125 0408 10B5     		push	{r4, lr}
 1126              	.LCFI6:
 1127              		.loc 1 1039 0
 1128 040a 0446     		mov	r4, r0
 1129              		.loc 1 1045 0
 1130 040c FFF7FEFF 		bl	TIM_SelectInputTrigger
 1131              	.LVL133:
 1132              		.loc 1 1048 0
 1133 0410 2389     		ldrh	r3, [r4, #8]
 1134 0412 9BB2     		uxth	r3, r3
 1135 0414 43F00703 		orr	r3, r3, #7
 1136 0418 2381     		strh	r3, [r4, #8]	@ movhi
 1137              		.loc 1 1049 0
 1138 041a 10BD     		pop	{r4, pc}
 1139              	.LFE20:
 1141              		.align	2
 1142              		.global	TIM_EncoderInterfaceConfig
 1143              		.thumb
 1144              		.thumb_func
 1146              	TIM_EncoderInterfaceConfig:
 1147              	.LFB28:
1324:lib//src/stm32f10x_tim.c **** 
1325:lib//src/stm32f10x_tim.c **** /*******************************************************************************
1326:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_EncoderInterfaceConfig
1327:lib//src/stm32f10x_tim.c **** * Description    : Configures the TIMx Encoder Interface.
1328:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1329:lib//src/stm32f10x_tim.c **** *                    peripheral.
1330:lib//src/stm32f10x_tim.c **** *                  - TIM_EncoderMode: specifies the TIMx Encoder Mode.
1331:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1332:lib//src/stm32f10x_tim.c **** *                       - TIM_EncoderMode_TI1: Counter counts on TI1FP1 edge
1333:lib//src/stm32f10x_tim.c **** *                         depending on TI2FP2 level.
1334:lib//src/stm32f10x_tim.c **** *                       - TIM_EncoderMode_TI2: Counter counts on TI2FP2 edge
1335:lib//src/stm32f10x_tim.c **** *                         depending on TI1FP1 level.
1336:lib//src/stm32f10x_tim.c **** *                       - TIM_EncoderMode_TI12: Counter counts on both TI1FP1 and
1337:lib//src/stm32f10x_tim.c **** *                         TI2FP2 edges depending on the level of the other input.
1338:lib//src/stm32f10x_tim.c **** *                  - TIM_IC1Polarity: specifies the IC1 Polarity
1339:lib//src/stm32f10x_tim.c **** *                    This parmeter can be one of the following values:
1340:lib//src/stm32f10x_tim.c **** *                        - TIM_ICPolarity_Falling: IC Falling edge.
1341:lib//src/stm32f10x_tim.c **** *                        - TIM_ICPolarity_Rising: IC Rising edge.
1342:lib//src/stm32f10x_tim.c **** *                  - TIM_IC2Polarity: specifies the IC2 Polarity
1343:lib//src/stm32f10x_tim.c **** *                    This parmeter can be one of the following values:
1344:lib//src/stm32f10x_tim.c **** *                        - TIM_ICPolarity_Falling: IC Falling edge.
1345:lib//src/stm32f10x_tim.c **** *                        - TIM_ICPolarity_Rising: IC Rising edge.
1346:lib//src/stm32f10x_tim.c **** * Output         : None
1347:lib//src/stm32f10x_tim.c **** * Return         : None
1348:lib//src/stm32f10x_tim.c **** *******************************************************************************/
1349:lib//src/stm32f10x_tim.c **** void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, u16 TIM_EncoderMode,
1350:lib//src/stm32f10x_tim.c ****                                 u16 TIM_IC1Polarity, u16 TIM_IC2Polarity)
1351:lib//src/stm32f10x_tim.c **** {
 1148              		.loc 1 1351 0
 1149              		@ args = 0, pretend = 0, frame = 0
 1150              		@ frame_needed = 0, uses_anonymous_args = 0
 1151              	.LVL134:
 1152 041c 30B5     		push	{r4, r5, lr}
 1153              	.LCFI7:
1352:lib//src/stm32f10x_tim.c ****   u16 tmpsmcr = 0;
1353:lib//src/stm32f10x_tim.c ****   u16 tmpccmr1 = 0;
1354:lib//src/stm32f10x_tim.c ****   u16 tmpccer = 0;
1355:lib//src/stm32f10x_tim.c ****     
1356:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
1357:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1358:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
1359:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
1360:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));
1361:lib//src/stm32f10x_tim.c **** 
1362:lib//src/stm32f10x_tim.c ****   /* Get the TIMx SMCR register value */
1363:lib//src/stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
 1154              		.loc 1 1363 0
 1155 041e 0489     		ldrh	r4, [r0, #8]
1364:lib//src/stm32f10x_tim.c **** 
1365:lib//src/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
1366:lib//src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 1156              		.loc 1 1366 0
 1157 0420 B0F818C0 		ldrh	ip, [r0, #24]
1367:lib//src/stm32f10x_tim.c **** 
1368:lib//src/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
1369:lib//src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 1158              		.loc 1 1369 0
 1159 0424 058C     		ldrh	r5, [r0, #32]
1370:lib//src/stm32f10x_tim.c **** 
1371:lib//src/stm32f10x_tim.c ****   /* Set the encoder Mode */
1372:lib//src/stm32f10x_tim.c ****   tmpsmcr &= SMCR_SMS_Mask;
1373:lib//src/stm32f10x_tim.c ****   tmpsmcr |= TIM_EncoderMode;
1374:lib//src/stm32f10x_tim.c **** 
1375:lib//src/stm32f10x_tim.c ****   /* Select the Capture Compare 1 and the Capture Compare 2 as input */
1376:lib//src/stm32f10x_tim.c ****   tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 1160              		.loc 1 1376 0
 1161 0426 2CF4407C 		bic	ip, ip, #768
 1162              	.LVL135:
 1163              		.loc 1 1369 0
 1164 042a ADB2     		uxth	r5, r5
 1165              	.LVL136:
 1166              		.loc 1 1376 0
 1167 042c 2CF0030C 		bic	ip, ip, #3
 1168              	.LVL137:
 1169              		.loc 1 1372 0
 1170 0430 24F00704 		bic	r4, r4, #7
 1171              	.LVL138:
 1172              		.loc 1 1376 0
 1173 0434 4FEA0C4C 		lsl	ip, ip, #16
 1174              	.LVL139:
1377:lib//src/stm32f10x_tim.c ****   tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
1378:lib//src/stm32f10x_tim.c **** 
1379:lib//src/stm32f10x_tim.c ****   /* Set the TI1 and the TI2 Polarities */
1380:lib//src/stm32f10x_tim.c ****   tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
1381:lib//src/stm32f10x_tim.c ****   tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 1175              		.loc 1 1381 0
 1176 0438 25F02205 		bic	r5, r5, #34
 1177              	.LVL140:
 1178 043c 42EA0505 		orr	r5, r2, r5
 1179              		.loc 1 1372 0
 1180 0440 2404     		lsls	r4, r4, #16
 1181              	.LVL141:
 1182              		.loc 1 1376 0
 1183 0442 4FEA1C4C 		lsr	ip, ip, #16
 1184              	.LVL142:
 1185              		.loc 1 1381 0
 1186 0446 45EA0315 		orr	r5, r5, r3, lsl #4
 1187              		.loc 1 1372 0
 1188 044a 240C     		lsrs	r4, r4, #16
 1189              	.LVL143:
 1190              		.loc 1 1377 0
 1191 044c 4CF4807C 		orr	ip, ip, #256
 1192              	.LVL144:
 1193              		.loc 1 1373 0
 1194 0450 2143     		orrs	r1, r1, r4
 1195              	.LVL145:
 1196              		.loc 1 1377 0
 1197 0452 4CF0010C 		orr	ip, ip, #1
 1198              	.LVL146:
 1199              		.loc 1 1381 0
 1200 0456 ADB2     		uxth	r5, r5
 1201              	.LVL147:
1382:lib//src/stm32f10x_tim.c **** 
1383:lib//src/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
1384:lib//src/stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
 1202              		.loc 1 1384 0
 1203 0458 0181     		strh	r1, [r0, #8]	@ movhi
1385:lib//src/stm32f10x_tim.c **** 
1386:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
1387:lib//src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 1204              		.loc 1 1387 0
 1205 045a A0F818C0 		strh	ip, [r0, #24]	@ movhi
1388:lib//src/stm32f10x_tim.c **** 
1389:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCER */
1390:lib//src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 1206              		.loc 1 1390 0
 1207 045e 0584     		strh	r5, [r0, #32]	@ movhi
1391:lib//src/stm32f10x_tim.c **** }
 1208              		.loc 1 1391 0
 1209 0460 30BD     		pop	{r4, r5, pc}
 1210              	.LFE28:
 1212 0462 00BF     		.align	2
 1213              		.global	TIM_ForcedOC1Config
 1214              		.thumb
 1215              		.thumb_func
 1217              	TIM_ForcedOC1Config:
 1218              	.LFB29:
1392:lib//src/stm32f10x_tim.c **** 
1393:lib//src/stm32f10x_tim.c **** /*******************************************************************************
1394:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_ForcedOC1Config
1395:lib//src/stm32f10x_tim.c **** * Description    : Forces the TIMx output 1 waveform to active or inactive level.
1396:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1397:lib//src/stm32f10x_tim.c **** *                    peripheral.
1398:lib//src/stm32f10x_tim.c **** *                  - TIM_ForcedAction: specifies the forced Action to be set to
1399:lib//src/stm32f10x_tim.c **** *                    the output waveform.
1400:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1401:lib//src/stm32f10x_tim.c **** *                       - TIM_ForcedAction_Active: Force active level on OC1REF
1402:lib//src/stm32f10x_tim.c **** *                       - TIM_ForcedAction_InActive: Force inactive level on
1403:lib//src/stm32f10x_tim.c **** *                         OC1REF.
1404:lib//src/stm32f10x_tim.c **** * Output         : None
1405:lib//src/stm32f10x_tim.c **** * Return         : None
1406:lib//src/stm32f10x_tim.c **** *******************************************************************************/
1407:lib//src/stm32f10x_tim.c **** void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, u16 TIM_ForcedAction)
1408:lib//src/stm32f10x_tim.c **** {
 1219              		.loc 1 1408 0
 1220              		@ args = 0, pretend = 0, frame = 0
 1221              		@ frame_needed = 0, uses_anonymous_args = 0
 1222              		@ link register save eliminated.
 1223              	.LVL148:
1409:lib//src/stm32f10x_tim.c ****   u16 tmpccmr1 = 0;
1410:lib//src/stm32f10x_tim.c **** 
1411:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
1412:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1413:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1414:lib//src/stm32f10x_tim.c **** 
1415:lib//src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 1224              		.loc 1 1415 0
 1225 0464 038B     		ldrh	r3, [r0, #24]
1416:lib//src/stm32f10x_tim.c **** 
1417:lib//src/stm32f10x_tim.c ****   /* Reset the OC1M Bits */
1418:lib//src/stm32f10x_tim.c ****   tmpccmr1 &= CCMR_OC13M_Mask;
 1226              		.loc 1 1418 0
 1227 0466 23F07003 		bic	r3, r3, #112
 1228              	.LVL149:
 1229 046a 1B04     		lsls	r3, r3, #16
 1230              	.LVL150:
 1231 046c 1B0C     		lsrs	r3, r3, #16
 1232              	.LVL151:
1419:lib//src/stm32f10x_tim.c **** 
1420:lib//src/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
1421:lib//src/stm32f10x_tim.c ****   tmpccmr1 |= TIM_ForcedAction;
 1233              		.loc 1 1421 0
 1234 046e 41EA0303 		orr	r3, r1, r3
 1235              	.LVL152:
1422:lib//src/stm32f10x_tim.c **** 
1423:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1424:lib//src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 1236              		.loc 1 1424 0
 1237 0472 0383     		strh	r3, [r0, #24]	@ movhi
1425:lib//src/stm32f10x_tim.c **** }
 1238              		.loc 1 1425 0
 1239 0474 7047     		bx	lr
 1240              	.LFE29:
 1242 0476 00BF     		.align	2
 1243              		.global	TIM_ForcedOC2Config
 1244              		.thumb
 1245              		.thumb_func
 1247              	TIM_ForcedOC2Config:
 1248              	.LFB30:
1426:lib//src/stm32f10x_tim.c **** 
1427:lib//src/stm32f10x_tim.c **** /*******************************************************************************
1428:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_ForcedOC2Config
1429:lib//src/stm32f10x_tim.c **** * Description    : Forces the TIMx output 2 waveform to active or inactive level.
1430:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1431:lib//src/stm32f10x_tim.c **** *                    peripheral.
1432:lib//src/stm32f10x_tim.c **** *                  - TIM_ForcedAction: specifies the forced Action to be set to
1433:lib//src/stm32f10x_tim.c **** *                    the output waveform.
1434:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1435:lib//src/stm32f10x_tim.c **** *                       - TIM_ForcedAction_Active: Force active level on OC2REF
1436:lib//src/stm32f10x_tim.c **** *                       - TIM_ForcedAction_InActive: Force inactive level on
1437:lib//src/stm32f10x_tim.c **** *                         OC2REF.
1438:lib//src/stm32f10x_tim.c **** * Output         : None
1439:lib//src/stm32f10x_tim.c **** * Return         : None
1440:lib//src/stm32f10x_tim.c **** *******************************************************************************/
1441:lib//src/stm32f10x_tim.c **** void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, u16 TIM_ForcedAction)
1442:lib//src/stm32f10x_tim.c **** {
 1249              		.loc 1 1442 0
 1250              		@ args = 0, pretend = 0, frame = 0
 1251              		@ frame_needed = 0, uses_anonymous_args = 0
 1252              		@ link register save eliminated.
 1253              	.LVL153:
1443:lib//src/stm32f10x_tim.c ****   u16 tmpccmr1 = 0;
1444:lib//src/stm32f10x_tim.c **** 
1445:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
1446:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1447:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1448:lib//src/stm32f10x_tim.c **** 
1449:lib//src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 1254              		.loc 1 1449 0
 1255 0478 038B     		ldrh	r3, [r0, #24]
1450:lib//src/stm32f10x_tim.c **** 
1451:lib//src/stm32f10x_tim.c ****   /* Reset the OC2M Bits */
1452:lib//src/stm32f10x_tim.c ****   tmpccmr1 &= CCMR_OC24M_Mask;
 1256              		.loc 1 1452 0
 1257 047a 23F4E043 		bic	r3, r3, #28672
 1258              	.LVL154:
 1259 047e 1B04     		lsls	r3, r3, #16
 1260              	.LVL155:
 1261 0480 1B0C     		lsrs	r3, r3, #16
 1262              	.LVL156:
1453:lib//src/stm32f10x_tim.c **** 
1454:lib//src/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
1455:lib//src/stm32f10x_tim.c ****   tmpccmr1 |= (u16)(TIM_ForcedAction << 8);
 1263              		.loc 1 1455 0
 1264 0482 43EA0123 		orr	r3, r3, r1, lsl #8
 1265              	.LVL157:
 1266 0486 9BB2     		uxth	r3, r3
 1267              	.LVL158:
1456:lib//src/stm32f10x_tim.c **** 
1457:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1458:lib//src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 1268              		.loc 1 1458 0
 1269 0488 0383     		strh	r3, [r0, #24]	@ movhi
1459:lib//src/stm32f10x_tim.c **** }
 1270              		.loc 1 1459 0
 1271 048a 7047     		bx	lr
 1272              	.LFE30:
 1274              		.align	2
 1275              		.global	TIM_ForcedOC3Config
 1276              		.thumb
 1277              		.thumb_func
 1279              	TIM_ForcedOC3Config:
 1280              	.LFB31:
1460:lib//src/stm32f10x_tim.c **** 
1461:lib//src/stm32f10x_tim.c **** /*******************************************************************************
1462:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_ForcedOC3Config
1463:lib//src/stm32f10x_tim.c **** * Description    : Forces the TIMx output 3 waveform to active or inactive level.
1464:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1465:lib//src/stm32f10x_tim.c **** *                    peripheral.
1466:lib//src/stm32f10x_tim.c **** *                  - TIM_ForcedAction: specifies the forced Action to be set to
1467:lib//src/stm32f10x_tim.c **** *                    the output waveform.
1468:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1469:lib//src/stm32f10x_tim.c **** *                       - TIM_ForcedAction_Active: Force active level on OC3REF
1470:lib//src/stm32f10x_tim.c **** *                       - TIM_ForcedAction_InActive: Force inactive level on
1471:lib//src/stm32f10x_tim.c **** *                         OC3REF.
1472:lib//src/stm32f10x_tim.c **** * Output         : None
1473:lib//src/stm32f10x_tim.c **** * Return         : None
1474:lib//src/stm32f10x_tim.c **** *******************************************************************************/
1475:lib//src/stm32f10x_tim.c **** void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, u16 TIM_ForcedAction)
1476:lib//src/stm32f10x_tim.c **** {
 1281              		.loc 1 1476 0
 1282              		@ args = 0, pretend = 0, frame = 0
 1283              		@ frame_needed = 0, uses_anonymous_args = 0
 1284              		@ link register save eliminated.
 1285              	.LVL159:
1477:lib//src/stm32f10x_tim.c ****   u16 tmpccmr2 = 0;
1478:lib//src/stm32f10x_tim.c **** 
1479:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
1480:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1481:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1482:lib//src/stm32f10x_tim.c **** 
1483:lib//src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 1286              		.loc 1 1483 0
 1287 048c 838B     		ldrh	r3, [r0, #28]
1484:lib//src/stm32f10x_tim.c **** 
1485:lib//src/stm32f10x_tim.c ****   /* Reset the OC1M Bits */
1486:lib//src/stm32f10x_tim.c ****   tmpccmr2 &= CCMR_OC13M_Mask;
 1288              		.loc 1 1486 0
 1289 048e 23F07003 		bic	r3, r3, #112
 1290              	.LVL160:
 1291 0492 1B04     		lsls	r3, r3, #16
 1292              	.LVL161:
 1293 0494 1B0C     		lsrs	r3, r3, #16
 1294              	.LVL162:
1487:lib//src/stm32f10x_tim.c **** 
1488:lib//src/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
1489:lib//src/stm32f10x_tim.c ****   tmpccmr2 |= TIM_ForcedAction;
 1295              		.loc 1 1489 0
 1296 0496 41EA0303 		orr	r3, r1, r3
 1297              	.LVL163:
1490:lib//src/stm32f10x_tim.c **** 
1491:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1492:lib//src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 1298              		.loc 1 1492 0
 1299 049a 8383     		strh	r3, [r0, #28]	@ movhi
1493:lib//src/stm32f10x_tim.c **** }
 1300              		.loc 1 1493 0
 1301 049c 7047     		bx	lr
 1302              	.LFE31:
 1304 049e 00BF     		.align	2
 1305              		.global	TIM_ForcedOC4Config
 1306              		.thumb
 1307              		.thumb_func
 1309              	TIM_ForcedOC4Config:
 1310              	.LFB32:
1494:lib//src/stm32f10x_tim.c **** 
1495:lib//src/stm32f10x_tim.c **** /*******************************************************************************
1496:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_ForcedOC4Config
1497:lib//src/stm32f10x_tim.c **** * Description    : Forces the TIMx output 4 waveform to active or inactive level.
1498:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1499:lib//src/stm32f10x_tim.c **** *                    peripheral.
1500:lib//src/stm32f10x_tim.c **** *                  - TIM_ForcedAction: specifies the forced Action to be set to
1501:lib//src/stm32f10x_tim.c **** *                    the output waveform.
1502:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1503:lib//src/stm32f10x_tim.c **** *                       - TIM_ForcedAction_Active: Force active level on OC4REF
1504:lib//src/stm32f10x_tim.c **** *                       - TIM_ForcedAction_InActive: Force inactive level on
1505:lib//src/stm32f10x_tim.c **** *                         OC4REF.
1506:lib//src/stm32f10x_tim.c **** * Output         : None
1507:lib//src/stm32f10x_tim.c **** * Return         : None
1508:lib//src/stm32f10x_tim.c **** *******************************************************************************/
1509:lib//src/stm32f10x_tim.c **** void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, u16 TIM_ForcedAction)
1510:lib//src/stm32f10x_tim.c **** {
 1311              		.loc 1 1510 0
 1312              		@ args = 0, pretend = 0, frame = 0
 1313              		@ frame_needed = 0, uses_anonymous_args = 0
 1314              		@ link register save eliminated.
 1315              	.LVL164:
1511:lib//src/stm32f10x_tim.c ****   u16 tmpccmr2 = 0;
1512:lib//src/stm32f10x_tim.c **** 
1513:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
1514:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1515:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1516:lib//src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 1316              		.loc 1 1516 0
 1317 04a0 838B     		ldrh	r3, [r0, #28]
1517:lib//src/stm32f10x_tim.c **** 
1518:lib//src/stm32f10x_tim.c ****   /* Reset the OC2M Bits */
1519:lib//src/stm32f10x_tim.c ****   tmpccmr2 &= CCMR_OC24M_Mask;
 1318              		.loc 1 1519 0
 1319 04a2 23F4E043 		bic	r3, r3, #28672
 1320              	.LVL165:
 1321 04a6 1B04     		lsls	r3, r3, #16
 1322              	.LVL166:
 1323 04a8 1B0C     		lsrs	r3, r3, #16
 1324              	.LVL167:
1520:lib//src/stm32f10x_tim.c **** 
1521:lib//src/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
1522:lib//src/stm32f10x_tim.c ****   tmpccmr2 |= (u16)(TIM_ForcedAction << 8);
 1325              		.loc 1 1522 0
 1326 04aa 43EA0123 		orr	r3, r3, r1, lsl #8
 1327              	.LVL168:
 1328 04ae 9BB2     		uxth	r3, r3
 1329              	.LVL169:
1523:lib//src/stm32f10x_tim.c **** 
1524:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1525:lib//src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 1330              		.loc 1 1525 0
 1331 04b0 8383     		strh	r3, [r0, #28]	@ movhi
1526:lib//src/stm32f10x_tim.c **** }
 1332              		.loc 1 1526 0
 1333 04b2 7047     		bx	lr
 1334              	.LFE32:
 1336              		.align	2
 1337              		.global	TIM_ARRPreloadConfig
 1338              		.thumb
 1339              		.thumb_func
 1341              	TIM_ARRPreloadConfig:
 1342              	.LFB33:
1527:lib//src/stm32f10x_tim.c **** 
1528:lib//src/stm32f10x_tim.c **** /*******************************************************************************
1529:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_ARRPreloadConfig
1530:lib//src/stm32f10x_tim.c **** * Description    : Enables or disables TIMx peripheral Preload register on ARR.
1531:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1532:lib//src/stm32f10x_tim.c **** *                    peripheral.
1533:lib//src/stm32f10x_tim.c **** *                  - NewState: new state of the TIMx peripheral Preload register
1534:lib//src/stm32f10x_tim.c **** *                    This parameter can be: ENABLE or DISABLE.
1535:lib//src/stm32f10x_tim.c **** * Output         : None
1536:lib//src/stm32f10x_tim.c **** * Return         : None
1537:lib//src/stm32f10x_tim.c **** *******************************************************************************/
1538:lib//src/stm32f10x_tim.c **** void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
1539:lib//src/stm32f10x_tim.c **** {
 1343              		.loc 1 1539 0
 1344              		@ args = 0, pretend = 0, frame = 0
 1345              		@ frame_needed = 0, uses_anonymous_args = 0
 1346              		@ link register save eliminated.
 1347              	.LVL170:
1540:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
1541:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
1542:lib//src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1543:lib//src/stm32f10x_tim.c **** 
1544:lib//src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 1348              		.loc 1 1544 0
 1349 04b4 21B1     		cbz	r1, .L93
1545:lib//src/stm32f10x_tim.c ****   {
1546:lib//src/stm32f10x_tim.c ****     /* Set the ARR Preload Bit */
1547:lib//src/stm32f10x_tim.c ****     TIMx->CR1 |= CR1_ARPE_Set;
 1350              		.loc 1 1547 0
 1351 04b6 0388     		ldrh	r3, [r0, #0]
 1352 04b8 9BB2     		uxth	r3, r3
 1353 04ba 43F08003 		orr	r3, r3, #128
 1354 04be 04E0     		b	.L96
 1355              	.L93:
1548:lib//src/stm32f10x_tim.c ****   }
1549:lib//src/stm32f10x_tim.c ****   else
1550:lib//src/stm32f10x_tim.c ****   {
1551:lib//src/stm32f10x_tim.c ****     /* Reset the ARR Preload Bit */
1552:lib//src/stm32f10x_tim.c ****     TIMx->CR1 &= CR1_ARPE_Reset;
 1356              		.loc 1 1552 0
 1357 04c0 0388     		ldrh	r3, [r0, #0]
 1358 04c2 23F08003 		bic	r3, r3, #128
 1359 04c6 9B05     		lsls	r3, r3, #22
 1360 04c8 9B0D     		lsrs	r3, r3, #22
 1361              	.L96:
 1362 04ca 0380     		strh	r3, [r0, #0]	@ movhi
1553:lib//src/stm32f10x_tim.c ****   }
1554:lib//src/stm32f10x_tim.c **** }
 1363              		.loc 1 1554 0
 1364 04cc 7047     		bx	lr
 1365              	.LFE33:
 1367 04ce 00BF     		.align	2
 1368              		.global	TIM_SelectCOM
 1369              		.thumb
 1370              		.thumb_func
 1372              	TIM_SelectCOM:
 1373              	.LFB34:
1555:lib//src/stm32f10x_tim.c **** 
1556:lib//src/stm32f10x_tim.c **** /*******************************************************************************
1557:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_SelectCOM
1558:lib//src/stm32f10x_tim.c **** * Description    : Selects the TIM peripheral Commutation event.
1559:lib//src/stm32f10x_tim.c **** * Input          :- TIMx: where x can be  1 or 8 to select the TIMx peripheral
1560:lib//src/stm32f10x_tim.c **** *                 - NewState: new state of the Commutation event.
1561:lib//src/stm32f10x_tim.c **** *                    This parameter can be: ENABLE or DISABLE.
1562:lib//src/stm32f10x_tim.c **** * Output         : None
1563:lib//src/stm32f10x_tim.c **** * Return         : None
1564:lib//src/stm32f10x_tim.c **** *******************************************************************************/
1565:lib//src/stm32f10x_tim.c **** void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
1566:lib//src/stm32f10x_tim.c **** {
 1374              		.loc 1 1566 0
 1375              		@ args = 0, pretend = 0, frame = 0
 1376              		@ frame_needed = 0, uses_anonymous_args = 0
 1377              		@ link register save eliminated.
 1378              	.LVL171:
1567:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
1568:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_18_PERIPH(TIMx));
1569:lib//src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1570:lib//src/stm32f10x_tim.c **** 
1571:lib//src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 1379              		.loc 1 1571 0
 1380 04d0 21B1     		cbz	r1, .L98
1572:lib//src/stm32f10x_tim.c ****   {
1573:lib//src/stm32f10x_tim.c ****     /* Set the COM Bit */
1574:lib//src/stm32f10x_tim.c ****     TIMx->CR2 |= CR2_CCUS_Set;
 1381              		.loc 1 1574 0
 1382 04d2 8388     		ldrh	r3, [r0, #4]
 1383 04d4 9BB2     		uxth	r3, r3
 1384 04d6 43F00403 		orr	r3, r3, #4
 1385 04da 04E0     		b	.L101
 1386              	.L98:
1575:lib//src/stm32f10x_tim.c ****   }
1576:lib//src/stm32f10x_tim.c ****   else
1577:lib//src/stm32f10x_tim.c ****   {
1578:lib//src/stm32f10x_tim.c ****     /* Reset the COM Bit */
1579:lib//src/stm32f10x_tim.c ****     TIMx->CR2 &= CR2_CCUS_Reset;
 1387              		.loc 1 1579 0
 1388 04dc 8388     		ldrh	r3, [r0, #4]
 1389 04de 23F00403 		bic	r3, r3, #4
 1390 04e2 1B04     		lsls	r3, r3, #16
 1391 04e4 1B0C     		lsrs	r3, r3, #16
 1392              	.L101:
 1393 04e6 8380     		strh	r3, [r0, #4]	@ movhi
1580:lib//src/stm32f10x_tim.c ****   }
1581:lib//src/stm32f10x_tim.c **** }
 1394              		.loc 1 1581 0
 1395 04e8 7047     		bx	lr
 1396              	.LFE34:
 1398 04ea 00BF     		.align	2
 1399              		.global	TIM_SelectCCDMA
 1400              		.thumb
 1401              		.thumb_func
 1403              	TIM_SelectCCDMA:
 1404              	.LFB35:
1582:lib//src/stm32f10x_tim.c **** 
1583:lib//src/stm32f10x_tim.c **** /*******************************************************************************
1584:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_SelectCCDMA
1585:lib//src/stm32f10x_tim.c **** * Description    : Selects the TIMx peripheral Capture Compare DMA source.
1586:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1587:lib//src/stm32f10x_tim.c **** *                    peripheral.
1588:lib//src/stm32f10x_tim.c **** *                  - NewState: new state of the Capture Compare DMA source
1589:lib//src/stm32f10x_tim.c **** *                    This parameter can be: ENABLE or DISABLE.
1590:lib//src/stm32f10x_tim.c **** * Output         : None
1591:lib//src/stm32f10x_tim.c **** * Return         : None
1592:lib//src/stm32f10x_tim.c **** *******************************************************************************/
1593:lib//src/stm32f10x_tim.c **** void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
1594:lib//src/stm32f10x_tim.c **** {
 1405              		.loc 1 1594 0
 1406              		@ args = 0, pretend = 0, frame = 0
 1407              		@ frame_needed = 0, uses_anonymous_args = 0
 1408              		@ link register save eliminated.
 1409              	.LVL172:
1595:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
1596:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1597:lib//src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1598:lib//src/stm32f10x_tim.c **** 
1599:lib//src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 1410              		.loc 1 1599 0
 1411 04ec 21B1     		cbz	r1, .L103
1600:lib//src/stm32f10x_tim.c ****   {
1601:lib//src/stm32f10x_tim.c ****     /* Set the CCDS Bit */
1602:lib//src/stm32f10x_tim.c ****     TIMx->CR2 |= CR2_CCDS_Set;
 1412              		.loc 1 1602 0
 1413 04ee 8388     		ldrh	r3, [r0, #4]
 1414 04f0 9BB2     		uxth	r3, r3
 1415 04f2 43F00803 		orr	r3, r3, #8
 1416 04f6 04E0     		b	.L106
 1417              	.L103:
1603:lib//src/stm32f10x_tim.c ****   }
1604:lib//src/stm32f10x_tim.c ****   else
1605:lib//src/stm32f10x_tim.c ****   {
1606:lib//src/stm32f10x_tim.c ****     /* Reset the CCDS Bit */
1607:lib//src/stm32f10x_tim.c ****     TIMx->CR2 &= CR2_CCDS_Reset;
 1418              		.loc 1 1607 0
 1419 04f8 8388     		ldrh	r3, [r0, #4]
 1420 04fa 23F00803 		bic	r3, r3, #8
 1421 04fe 1B04     		lsls	r3, r3, #16
 1422 0500 1B0C     		lsrs	r3, r3, #16
 1423              	.L106:
 1424 0502 8380     		strh	r3, [r0, #4]	@ movhi
1608:lib//src/stm32f10x_tim.c ****   }
1609:lib//src/stm32f10x_tim.c **** }
 1425              		.loc 1 1609 0
 1426 0504 7047     		bx	lr
 1427              	.LFE35:
 1429 0506 00BF     		.align	2
 1430              		.global	TIM_CCPreloadControl
 1431              		.thumb
 1432              		.thumb_func
 1434              	TIM_CCPreloadControl:
 1435              	.LFB36:
1610:lib//src/stm32f10x_tim.c **** 
1611:lib//src/stm32f10x_tim.c **** /*******************************************************************************
1612:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_CCPreloadControl
1613:lib//src/stm32f10x_tim.c **** * Description    : Sets or Resets the TIM peripheral Capture Compare Preload 
1614:lib//src/stm32f10x_tim.c **** *                  Control bit.
1615:lib//src/stm32f10x_tim.c **** * Input          :- TIMx: where x can be  1 or 8 to select the TIMx peripheral
1616:lib//src/stm32f10x_tim.c **** *                 - NewState: new state of the Capture Compare Preload Control bit
1617:lib//src/stm32f10x_tim.c **** *                    This parameter can be: ENABLE or DISABLE.
1618:lib//src/stm32f10x_tim.c **** * Output         : None
1619:lib//src/stm32f10x_tim.c **** * Return         : None
1620:lib//src/stm32f10x_tim.c **** *******************************************************************************/
1621:lib//src/stm32f10x_tim.c **** void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
1622:lib//src/stm32f10x_tim.c **** { 
 1436              		.loc 1 1622 0
 1437              		@ args = 0, pretend = 0, frame = 0
 1438              		@ frame_needed = 0, uses_anonymous_args = 0
 1439              		@ link register save eliminated.
 1440              	.LVL173:
1623:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
1624:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_18_PERIPH(TIMx));
1625:lib//src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1626:lib//src/stm32f10x_tim.c **** 
1627:lib//src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 1441              		.loc 1 1627 0
 1442 0508 21B1     		cbz	r1, .L108
1628:lib//src/stm32f10x_tim.c ****   {
1629:lib//src/stm32f10x_tim.c ****     /* Set the CCPC Bit */
1630:lib//src/stm32f10x_tim.c ****     TIMx->CR2 |= CR2_CCPC_Set;
 1443              		.loc 1 1630 0
 1444 050a 8388     		ldrh	r3, [r0, #4]
 1445 050c 9BB2     		uxth	r3, r3
 1446 050e 43F00103 		orr	r3, r3, #1
 1447 0512 04E0     		b	.L111
 1448              	.L108:
1631:lib//src/stm32f10x_tim.c ****   }
1632:lib//src/stm32f10x_tim.c ****   else
1633:lib//src/stm32f10x_tim.c ****   {
1634:lib//src/stm32f10x_tim.c ****     /* Reset the CCPC Bit */
1635:lib//src/stm32f10x_tim.c ****     TIMx->CR2 &= CR2_CCPC_Reset;
 1449              		.loc 1 1635 0
 1450 0514 8388     		ldrh	r3, [r0, #4]
 1451 0516 23F00103 		bic	r3, r3, #1
 1452 051a 1B04     		lsls	r3, r3, #16
 1453 051c 1B0C     		lsrs	r3, r3, #16
 1454              	.L111:
 1455 051e 8380     		strh	r3, [r0, #4]	@ movhi
1636:lib//src/stm32f10x_tim.c ****   }
1637:lib//src/stm32f10x_tim.c **** }
 1456              		.loc 1 1637 0
 1457 0520 7047     		bx	lr
 1458              	.LFE36:
 1460 0522 00BF     		.align	2
 1461              		.global	TIM_OC1PreloadConfig
 1462              		.thumb
 1463              		.thumb_func
 1465              	TIM_OC1PreloadConfig:
 1466              	.LFB37:
1638:lib//src/stm32f10x_tim.c **** 
1639:lib//src/stm32f10x_tim.c **** /*******************************************************************************
1640:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_OC1PreloadConfig
1641:lib//src/stm32f10x_tim.c **** * Description    : Enables or disables the TIMx peripheral Preload register on CCR1.
1642:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1643:lib//src/stm32f10x_tim.c **** *                    peripheral.
1644:lib//src/stm32f10x_tim.c **** *                  - TIM_OCPreload: new state of the TIMx peripheral Preload
1645:lib//src/stm32f10x_tim.c **** *                    register
1646:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1647:lib//src/stm32f10x_tim.c **** *                       - TIM_OCPreload_Enable
1648:lib//src/stm32f10x_tim.c **** *                       - TIM_OCPreload_Disable
1649:lib//src/stm32f10x_tim.c **** * Output         : None
1650:lib//src/stm32f10x_tim.c **** * Return         : None
1651:lib//src/stm32f10x_tim.c **** *******************************************************************************/
1652:lib//src/stm32f10x_tim.c **** void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, u16 TIM_OCPreload)
1653:lib//src/stm32f10x_tim.c **** {
 1467              		.loc 1 1653 0
 1468              		@ args = 0, pretend = 0, frame = 0
 1469              		@ frame_needed = 0, uses_anonymous_args = 0
 1470              		@ link register save eliminated.
 1471              	.LVL174:
1654:lib//src/stm32f10x_tim.c ****   u16 tmpccmr1 = 0;
1655:lib//src/stm32f10x_tim.c **** 
1656:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
1657:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1658:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1659:lib//src/stm32f10x_tim.c **** 
1660:lib//src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 1472              		.loc 1 1660 0
 1473 0524 038B     		ldrh	r3, [r0, #24]
1661:lib//src/stm32f10x_tim.c **** 
1662:lib//src/stm32f10x_tim.c ****   /* Reset the OC1PE Bit */
1663:lib//src/stm32f10x_tim.c ****   tmpccmr1 &= CCMR_OC13PE_Reset;
 1474              		.loc 1 1663 0
 1475 0526 23F00803 		bic	r3, r3, #8
 1476              	.LVL175:
 1477 052a 1B04     		lsls	r3, r3, #16
 1478              	.LVL176:
 1479 052c 1B0C     		lsrs	r3, r3, #16
 1480              	.LVL177:
1664:lib//src/stm32f10x_tim.c **** 
1665:lib//src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1666:lib//src/stm32f10x_tim.c ****   tmpccmr1 |= TIM_OCPreload;
 1481              		.loc 1 1666 0
 1482 052e 41EA0303 		orr	r3, r1, r3
 1483              	.LVL178:
1667:lib//src/stm32f10x_tim.c **** 
1668:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1669:lib//src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 1484              		.loc 1 1669 0
 1485 0532 0383     		strh	r3, [r0, #24]	@ movhi
1670:lib//src/stm32f10x_tim.c **** }
 1486              		.loc 1 1670 0
 1487 0534 7047     		bx	lr
 1488              	.LFE37:
 1490 0536 00BF     		.align	2
 1491              		.global	TIM_OC2PreloadConfig
 1492              		.thumb
 1493              		.thumb_func
 1495              	TIM_OC2PreloadConfig:
 1496              	.LFB38:
1671:lib//src/stm32f10x_tim.c **** 
1672:lib//src/stm32f10x_tim.c **** /*******************************************************************************
1673:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_OC2PreloadConfig
1674:lib//src/stm32f10x_tim.c **** * Description    : Enables or disables the TIMx peripheral Preload register on CCR2.
1675:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1676:lib//src/stm32f10x_tim.c **** *                    peripheral.
1677:lib//src/stm32f10x_tim.c **** *                  - TIM_OCPreload: new state of the TIMx peripheral Preload
1678:lib//src/stm32f10x_tim.c **** *                    register
1679:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1680:lib//src/stm32f10x_tim.c **** *                       - TIM_OCPreload_Enable
1681:lib//src/stm32f10x_tim.c **** *                       - TIM_OCPreload_Disable
1682:lib//src/stm32f10x_tim.c **** * Output         : None
1683:lib//src/stm32f10x_tim.c **** * Return         : None
1684:lib//src/stm32f10x_tim.c **** *******************************************************************************/
1685:lib//src/stm32f10x_tim.c **** void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, u16 TIM_OCPreload)
1686:lib//src/stm32f10x_tim.c **** {
 1497              		.loc 1 1686 0
 1498              		@ args = 0, pretend = 0, frame = 0
 1499              		@ frame_needed = 0, uses_anonymous_args = 0
 1500              		@ link register save eliminated.
 1501              	.LVL179:
1687:lib//src/stm32f10x_tim.c ****   u16 tmpccmr1 = 0;
1688:lib//src/stm32f10x_tim.c **** 
1689:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
1690:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1691:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1692:lib//src/stm32f10x_tim.c **** 
1693:lib//src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 1502              		.loc 1 1693 0
 1503 0538 038B     		ldrh	r3, [r0, #24]
1694:lib//src/stm32f10x_tim.c **** 
1695:lib//src/stm32f10x_tim.c ****   /* Reset the OC2PE Bit */
1696:lib//src/stm32f10x_tim.c ****   tmpccmr1 &= CCMR_OC24PE_Reset;
 1504              		.loc 1 1696 0
 1505 053a 23F40063 		bic	r3, r3, #2048
 1506              	.LVL180:
 1507 053e 1B04     		lsls	r3, r3, #16
 1508              	.LVL181:
 1509 0540 1B0C     		lsrs	r3, r3, #16
 1510              	.LVL182:
1697:lib//src/stm32f10x_tim.c **** 
1698:lib//src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1699:lib//src/stm32f10x_tim.c ****   tmpccmr1 |= (u16)(TIM_OCPreload << 8);
 1511              		.loc 1 1699 0
 1512 0542 43EA0123 		orr	r3, r3, r1, lsl #8
 1513              	.LVL183:
 1514 0546 9BB2     		uxth	r3, r3
 1515              	.LVL184:
1700:lib//src/stm32f10x_tim.c **** 
1701:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1702:lib//src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 1516              		.loc 1 1702 0
 1517 0548 0383     		strh	r3, [r0, #24]	@ movhi
1703:lib//src/stm32f10x_tim.c **** }
 1518              		.loc 1 1703 0
 1519 054a 7047     		bx	lr
 1520              	.LFE38:
 1522              		.align	2
 1523              		.global	TIM_OC3PreloadConfig
 1524              		.thumb
 1525              		.thumb_func
 1527              	TIM_OC3PreloadConfig:
 1528              	.LFB39:
1704:lib//src/stm32f10x_tim.c **** 
1705:lib//src/stm32f10x_tim.c **** /*******************************************************************************
1706:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_OC3PreloadConfig
1707:lib//src/stm32f10x_tim.c **** * Description    : Enables or disables the TIMx peripheral Preload register on CCR3.
1708:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1709:lib//src/stm32f10x_tim.c **** *                    peripheral.
1710:lib//src/stm32f10x_tim.c **** *                  - TIM_OCPreload: new state of the TIMx peripheral Preload
1711:lib//src/stm32f10x_tim.c **** *                    register
1712:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1713:lib//src/stm32f10x_tim.c **** *                       - TIM_OCPreload_Enable
1714:lib//src/stm32f10x_tim.c **** *                       - TIM_OCPreload_Disable
1715:lib//src/stm32f10x_tim.c **** * Output         : None
1716:lib//src/stm32f10x_tim.c **** * Return         : None
1717:lib//src/stm32f10x_tim.c **** *******************************************************************************/
1718:lib//src/stm32f10x_tim.c **** void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, u16 TIM_OCPreload)
1719:lib//src/stm32f10x_tim.c **** {
 1529              		.loc 1 1719 0
 1530              		@ args = 0, pretend = 0, frame = 0
 1531              		@ frame_needed = 0, uses_anonymous_args = 0
 1532              		@ link register save eliminated.
 1533              	.LVL185:
1720:lib//src/stm32f10x_tim.c ****   u16 tmpccmr2 = 0;
1721:lib//src/stm32f10x_tim.c **** 
1722:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
1723:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1724:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1725:lib//src/stm32f10x_tim.c **** 
1726:lib//src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 1534              		.loc 1 1726 0
 1535 054c 838B     		ldrh	r3, [r0, #28]
1727:lib//src/stm32f10x_tim.c **** 
1728:lib//src/stm32f10x_tim.c ****   /* Reset the OC3PE Bit */
1729:lib//src/stm32f10x_tim.c ****   tmpccmr2 &= CCMR_OC13PE_Reset;
 1536              		.loc 1 1729 0
 1537 054e 23F00803 		bic	r3, r3, #8
 1538              	.LVL186:
 1539 0552 1B04     		lsls	r3, r3, #16
 1540              	.LVL187:
 1541 0554 1B0C     		lsrs	r3, r3, #16
 1542              	.LVL188:
1730:lib//src/stm32f10x_tim.c **** 
1731:lib//src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1732:lib//src/stm32f10x_tim.c ****   tmpccmr2 |= TIM_OCPreload;
 1543              		.loc 1 1732 0
 1544 0556 41EA0303 		orr	r3, r1, r3
 1545              	.LVL189:
1733:lib//src/stm32f10x_tim.c **** 
1734:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1735:lib//src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 1546              		.loc 1 1735 0
 1547 055a 8383     		strh	r3, [r0, #28]	@ movhi
1736:lib//src/stm32f10x_tim.c **** }
 1548              		.loc 1 1736 0
 1549 055c 7047     		bx	lr
 1550              	.LFE39:
 1552 055e 00BF     		.align	2
 1553              		.global	TIM_OC4PreloadConfig
 1554              		.thumb
 1555              		.thumb_func
 1557              	TIM_OC4PreloadConfig:
 1558              	.LFB40:
1737:lib//src/stm32f10x_tim.c **** 
1738:lib//src/stm32f10x_tim.c **** /*******************************************************************************
1739:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_OC4PreloadConfig
1740:lib//src/stm32f10x_tim.c **** * Description    : Enables or disables the TIMx peripheral Preload register on CCR4.
1741:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1742:lib//src/stm32f10x_tim.c **** *                    peripheral.
1743:lib//src/stm32f10x_tim.c **** *                  - TIM_OCPreload: new state of the TIMx peripheral Preload
1744:lib//src/stm32f10x_tim.c **** *                    register
1745:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1746:lib//src/stm32f10x_tim.c **** *                       - TIM_OCPreload_Enable
1747:lib//src/stm32f10x_tim.c **** *                       - TIM_OCPreload_Disable
1748:lib//src/stm32f10x_tim.c **** * Output         : None
1749:lib//src/stm32f10x_tim.c **** * Return         : None
1750:lib//src/stm32f10x_tim.c **** *******************************************************************************/
1751:lib//src/stm32f10x_tim.c **** void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, u16 TIM_OCPreload)
1752:lib//src/stm32f10x_tim.c **** {
 1559              		.loc 1 1752 0
 1560              		@ args = 0, pretend = 0, frame = 0
 1561              		@ frame_needed = 0, uses_anonymous_args = 0
 1562              		@ link register save eliminated.
 1563              	.LVL190:
1753:lib//src/stm32f10x_tim.c ****   u16 tmpccmr2 = 0;
1754:lib//src/stm32f10x_tim.c **** 
1755:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
1756:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1757:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1758:lib//src/stm32f10x_tim.c **** 
1759:lib//src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 1564              		.loc 1 1759 0
 1565 0560 838B     		ldrh	r3, [r0, #28]
1760:lib//src/stm32f10x_tim.c **** 
1761:lib//src/stm32f10x_tim.c ****   /* Reset the OC4PE Bit */
1762:lib//src/stm32f10x_tim.c ****   tmpccmr2 &= CCMR_OC24PE_Reset;
 1566              		.loc 1 1762 0
 1567 0562 23F40063 		bic	r3, r3, #2048
 1568              	.LVL191:
 1569 0566 1B04     		lsls	r3, r3, #16
 1570              	.LVL192:
 1571 0568 1B0C     		lsrs	r3, r3, #16
 1572              	.LVL193:
1763:lib//src/stm32f10x_tim.c **** 
1764:lib//src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1765:lib//src/stm32f10x_tim.c ****   tmpccmr2 |= (u16)(TIM_OCPreload << 8);
 1573              		.loc 1 1765 0
 1574 056a 43EA0123 		orr	r3, r3, r1, lsl #8
 1575              	.LVL194:
 1576 056e 9BB2     		uxth	r3, r3
 1577              	.LVL195:
1766:lib//src/stm32f10x_tim.c **** 
1767:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1768:lib//src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 1578              		.loc 1 1768 0
 1579 0570 8383     		strh	r3, [r0, #28]	@ movhi
1769:lib//src/stm32f10x_tim.c **** }
 1580              		.loc 1 1769 0
 1581 0572 7047     		bx	lr
 1582              	.LFE40:
 1584              		.align	2
 1585              		.global	TIM_OC1FastConfig
 1586              		.thumb
 1587              		.thumb_func
 1589              	TIM_OC1FastConfig:
 1590              	.LFB41:
1770:lib//src/stm32f10x_tim.c **** 
1771:lib//src/stm32f10x_tim.c **** /*******************************************************************************
1772:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_OC1FastConfig
1773:lib//src/stm32f10x_tim.c **** * Description    : Configures the TIMx Output Compare 1 Fast feature.
1774:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1775:lib//src/stm32f10x_tim.c **** *                    peripheral.
1776:lib//src/stm32f10x_tim.c **** *                  - TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1777:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1778:lib//src/stm32f10x_tim.c **** *                       - TIM_OCFast_Enable: TIM output compare fast enable
1779:lib//src/stm32f10x_tim.c **** *                       - TIM_OCFast_Disable: TIM output compare fast disable
1780:lib//src/stm32f10x_tim.c **** * Output         : None
1781:lib//src/stm32f10x_tim.c **** * Return         : None
1782:lib//src/stm32f10x_tim.c **** *******************************************************************************/
1783:lib//src/stm32f10x_tim.c **** void TIM_OC1FastConfig(TIM_TypeDef* TIMx, u16 TIM_OCFast)
1784:lib//src/stm32f10x_tim.c **** {
 1591              		.loc 1 1784 0
 1592              		@ args = 0, pretend = 0, frame = 0
 1593              		@ frame_needed = 0, uses_anonymous_args = 0
 1594              		@ link register save eliminated.
 1595              	.LVL196:
1785:lib//src/stm32f10x_tim.c ****   u16 tmpccmr1 = 0;
1786:lib//src/stm32f10x_tim.c **** 
1787:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
1788:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1789:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1790:lib//src/stm32f10x_tim.c **** 
1791:lib//src/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
1792:lib//src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 1596              		.loc 1 1792 0
 1597 0574 038B     		ldrh	r3, [r0, #24]
1793:lib//src/stm32f10x_tim.c **** 
1794:lib//src/stm32f10x_tim.c ****   /* Reset the OC1FE Bit */
1795:lib//src/stm32f10x_tim.c ****   tmpccmr1 &= CCMR_OC13FE_Reset;
 1598              		.loc 1 1795 0
 1599 0576 23F00403 		bic	r3, r3, #4
 1600              	.LVL197:
 1601 057a 1B04     		lsls	r3, r3, #16
 1602              	.LVL198:
 1603 057c 1B0C     		lsrs	r3, r3, #16
 1604              	.LVL199:
1796:lib//src/stm32f10x_tim.c **** 
1797:lib//src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1798:lib//src/stm32f10x_tim.c ****   tmpccmr1 |= TIM_OCFast;
 1605              		.loc 1 1798 0
 1606 057e 41EA0303 		orr	r3, r1, r3
 1607              	.LVL200:
1799:lib//src/stm32f10x_tim.c **** 
1800:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
1801:lib//src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 1608              		.loc 1 1801 0
 1609 0582 0383     		strh	r3, [r0, #24]	@ movhi
1802:lib//src/stm32f10x_tim.c **** }
 1610              		.loc 1 1802 0
 1611 0584 7047     		bx	lr
 1612              	.LFE41:
 1614 0586 00BF     		.align	2
 1615              		.global	TIM_OC2FastConfig
 1616              		.thumb
 1617              		.thumb_func
 1619              	TIM_OC2FastConfig:
 1620              	.LFB42:
1803:lib//src/stm32f10x_tim.c **** 
1804:lib//src/stm32f10x_tim.c **** /*******************************************************************************
1805:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_OC2FastConfig
1806:lib//src/stm32f10x_tim.c **** * Description    : Configures the TIMx Output Compare 2 Fast feature.
1807:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1808:lib//src/stm32f10x_tim.c **** *                    peripheral.
1809:lib//src/stm32f10x_tim.c **** *                  - TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1810:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1811:lib//src/stm32f10x_tim.c **** *                       - TIM_OCFast_Enable: TIM output compare fast enable
1812:lib//src/stm32f10x_tim.c **** *                       - TIM_OCFast_Disable: TIM output compare fast disable
1813:lib//src/stm32f10x_tim.c **** * Output         : None
1814:lib//src/stm32f10x_tim.c **** * Return         : None
1815:lib//src/stm32f10x_tim.c **** *******************************************************************************/
1816:lib//src/stm32f10x_tim.c **** void TIM_OC2FastConfig(TIM_TypeDef* TIMx, u16 TIM_OCFast)
1817:lib//src/stm32f10x_tim.c **** {
 1621              		.loc 1 1817 0
 1622              		@ args = 0, pretend = 0, frame = 0
 1623              		@ frame_needed = 0, uses_anonymous_args = 0
 1624              		@ link register save eliminated.
 1625              	.LVL201:
1818:lib//src/stm32f10x_tim.c ****   u16 tmpccmr1 = 0;
1819:lib//src/stm32f10x_tim.c **** 
1820:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
1821:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1822:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1823:lib//src/stm32f10x_tim.c **** 
1824:lib//src/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
1825:lib//src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 1626              		.loc 1 1825 0
 1627 0588 038B     		ldrh	r3, [r0, #24]
1826:lib//src/stm32f10x_tim.c **** 
1827:lib//src/stm32f10x_tim.c ****   /* Reset the OC2FE Bit */
1828:lib//src/stm32f10x_tim.c ****   tmpccmr1 &= CCMR_OC24FE_Reset;
 1628              		.loc 1 1828 0
 1629 058a 23F48063 		bic	r3, r3, #1024
 1630              	.LVL202:
 1631 058e 1B04     		lsls	r3, r3, #16
 1632              	.LVL203:
 1633 0590 1B0C     		lsrs	r3, r3, #16
 1634              	.LVL204:
1829:lib//src/stm32f10x_tim.c **** 
1830:lib//src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1831:lib//src/stm32f10x_tim.c ****   tmpccmr1 |= (u16)(TIM_OCFast << 8);
 1635              		.loc 1 1831 0
 1636 0592 43EA0123 		orr	r3, r3, r1, lsl #8
 1637              	.LVL205:
 1638 0596 9BB2     		uxth	r3, r3
 1639              	.LVL206:
1832:lib//src/stm32f10x_tim.c **** 
1833:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
1834:lib//src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 1640              		.loc 1 1834 0
 1641 0598 0383     		strh	r3, [r0, #24]	@ movhi
1835:lib//src/stm32f10x_tim.c **** }
 1642              		.loc 1 1835 0
 1643 059a 7047     		bx	lr
 1644              	.LFE42:
 1646              		.align	2
 1647              		.global	TIM_OC3FastConfig
 1648              		.thumb
 1649              		.thumb_func
 1651              	TIM_OC3FastConfig:
 1652              	.LFB43:
1836:lib//src/stm32f10x_tim.c **** 
1837:lib//src/stm32f10x_tim.c **** /*******************************************************************************
1838:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_OC3FastConfig
1839:lib//src/stm32f10x_tim.c **** * Description    : Configures the TIMx Output Compare 3 Fast feature.
1840:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1841:lib//src/stm32f10x_tim.c **** *                    peripheral.
1842:lib//src/stm32f10x_tim.c **** *                  - TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1843:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1844:lib//src/stm32f10x_tim.c **** *                       - TIM_OCFast_Enable: TIM output compare fast enable
1845:lib//src/stm32f10x_tim.c **** *                       - TIM_OCFast_Disable: TIM output compare fast disable
1846:lib//src/stm32f10x_tim.c **** * Output         : None
1847:lib//src/stm32f10x_tim.c **** * Return         : None
1848:lib//src/stm32f10x_tim.c **** *******************************************************************************/
1849:lib//src/stm32f10x_tim.c **** void TIM_OC3FastConfig(TIM_TypeDef* TIMx, u16 TIM_OCFast)
1850:lib//src/stm32f10x_tim.c **** {
 1653              		.loc 1 1850 0
 1654              		@ args = 0, pretend = 0, frame = 0
 1655              		@ frame_needed = 0, uses_anonymous_args = 0
 1656              		@ link register save eliminated.
 1657              	.LVL207:
1851:lib//src/stm32f10x_tim.c ****   u16 tmpccmr2 = 0;
1852:lib//src/stm32f10x_tim.c **** 
1853:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
1854:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1855:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1856:lib//src/stm32f10x_tim.c **** 
1857:lib//src/stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
1858:lib//src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 1658              		.loc 1 1858 0
 1659 059c 838B     		ldrh	r3, [r0, #28]
1859:lib//src/stm32f10x_tim.c **** 
1860:lib//src/stm32f10x_tim.c ****   /* Reset the OC3FE Bit */
1861:lib//src/stm32f10x_tim.c ****   tmpccmr2 &= CCMR_OC13FE_Reset;
 1660              		.loc 1 1861 0
 1661 059e 23F00403 		bic	r3, r3, #4
 1662              	.LVL208:
 1663 05a2 1B04     		lsls	r3, r3, #16
 1664              	.LVL209:
 1665 05a4 1B0C     		lsrs	r3, r3, #16
 1666              	.LVL210:
1862:lib//src/stm32f10x_tim.c **** 
1863:lib//src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1864:lib//src/stm32f10x_tim.c ****   tmpccmr2 |= TIM_OCFast;
 1667              		.loc 1 1864 0
 1668 05a6 41EA0303 		orr	r3, r1, r3
 1669              	.LVL211:
1865:lib//src/stm32f10x_tim.c **** 
1866:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */
1867:lib//src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 1670              		.loc 1 1867 0
 1671 05aa 8383     		strh	r3, [r0, #28]	@ movhi
1868:lib//src/stm32f10x_tim.c **** }
 1672              		.loc 1 1868 0
 1673 05ac 7047     		bx	lr
 1674              	.LFE43:
 1676 05ae 00BF     		.align	2
 1677              		.global	TIM_OC4FastConfig
 1678              		.thumb
 1679              		.thumb_func
 1681              	TIM_OC4FastConfig:
 1682              	.LFB44:
1869:lib//src/stm32f10x_tim.c **** 
1870:lib//src/stm32f10x_tim.c **** /*******************************************************************************
1871:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_OC4FastConfig
1872:lib//src/stm32f10x_tim.c **** * Description    : Configures the TIMx Output Compare 4 Fast feature.
1873:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1874:lib//src/stm32f10x_tim.c **** *                    peripheral.
1875:lib//src/stm32f10x_tim.c **** *                  - TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1876:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1877:lib//src/stm32f10x_tim.c **** *                       - TIM_OCFast_Enable: TIM output compare fast enable
1878:lib//src/stm32f10x_tim.c **** *                       - TIM_OCFast_Disable: TIM output compare fast disable
1879:lib//src/stm32f10x_tim.c **** * Output         : None
1880:lib//src/stm32f10x_tim.c **** * Return         : None
1881:lib//src/stm32f10x_tim.c **** *******************************************************************************/
1882:lib//src/stm32f10x_tim.c **** void TIM_OC4FastConfig(TIM_TypeDef* TIMx, u16 TIM_OCFast)
1883:lib//src/stm32f10x_tim.c **** {
 1683              		.loc 1 1883 0
 1684              		@ args = 0, pretend = 0, frame = 0
 1685              		@ frame_needed = 0, uses_anonymous_args = 0
 1686              		@ link register save eliminated.
 1687              	.LVL212:
1884:lib//src/stm32f10x_tim.c ****   u16 tmpccmr2 = 0;
1885:lib//src/stm32f10x_tim.c **** 
1886:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
1887:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1888:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1889:lib//src/stm32f10x_tim.c **** 
1890:lib//src/stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
1891:lib//src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 1688              		.loc 1 1891 0
 1689 05b0 838B     		ldrh	r3, [r0, #28]
1892:lib//src/stm32f10x_tim.c **** 
1893:lib//src/stm32f10x_tim.c ****   /* Reset the OC4FE Bit */
1894:lib//src/stm32f10x_tim.c ****   tmpccmr2 &= CCMR_OC24FE_Reset;
 1690              		.loc 1 1894 0
 1691 05b2 23F48063 		bic	r3, r3, #1024
 1692              	.LVL213:
 1693 05b6 1B04     		lsls	r3, r3, #16
 1694              	.LVL214:
 1695 05b8 1B0C     		lsrs	r3, r3, #16
 1696              	.LVL215:
1895:lib//src/stm32f10x_tim.c **** 
1896:lib//src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1897:lib//src/stm32f10x_tim.c ****   tmpccmr2 |= (u16)(TIM_OCFast << 8);
 1697              		.loc 1 1897 0
 1698 05ba 43EA0123 		orr	r3, r3, r1, lsl #8
 1699              	.LVL216:
 1700 05be 9BB2     		uxth	r3, r3
 1701              	.LVL217:
1898:lib//src/stm32f10x_tim.c **** 
1899:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */
1900:lib//src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 1702              		.loc 1 1900 0
 1703 05c0 8383     		strh	r3, [r0, #28]	@ movhi
1901:lib//src/stm32f10x_tim.c **** }
 1704              		.loc 1 1901 0
 1705 05c2 7047     		bx	lr
 1706              	.LFE44:
 1708              		.align	2
 1709              		.global	TIM_ClearOC1Ref
 1710              		.thumb
 1711              		.thumb_func
 1713              	TIM_ClearOC1Ref:
 1714              	.LFB45:
1902:lib//src/stm32f10x_tim.c **** 
1903:lib//src/stm32f10x_tim.c **** /*******************************************************************************
1904:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_ClearOC1Ref
1905:lib//src/stm32f10x_tim.c **** * Description    : Clears or safeguards the OCREF1 signal on an external event
1906:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1907:lib//src/stm32f10x_tim.c **** *                    peripheral.
1908:lib//src/stm32f10x_tim.c **** *                  - TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1909:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1910:lib//src/stm32f10x_tim.c **** *                       - TIM_OCClear_Enable: TIM Output clear enable
1911:lib//src/stm32f10x_tim.c **** *                       - TIM_OCClear_Disable: TIM Output clear disable
1912:lib//src/stm32f10x_tim.c **** * Output         : None
1913:lib//src/stm32f10x_tim.c **** * Return         : None
1914:lib//src/stm32f10x_tim.c **** *******************************************************************************/
1915:lib//src/stm32f10x_tim.c **** void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, u16 TIM_OCClear)
1916:lib//src/stm32f10x_tim.c **** {
 1715              		.loc 1 1916 0
 1716              		@ args = 0, pretend = 0, frame = 0
 1717              		@ frame_needed = 0, uses_anonymous_args = 0
 1718              		@ link register save eliminated.
 1719              	.LVL218:
1917:lib//src/stm32f10x_tim.c ****   u16 tmpccmr1 = 0;
1918:lib//src/stm32f10x_tim.c **** 
1919:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
1920:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1921:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1922:lib//src/stm32f10x_tim.c **** 
1923:lib//src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 1720              		.loc 1 1923 0
 1721 05c4 038B     		ldrh	r3, [r0, #24]
1924:lib//src/stm32f10x_tim.c **** 
1925:lib//src/stm32f10x_tim.c ****   /* Reset the OC1CE Bit */
1926:lib//src/stm32f10x_tim.c ****   tmpccmr1 &= CCMR_OC13CE_Reset;
 1722              		.loc 1 1926 0
 1723 05c6 23F08003 		bic	r3, r3, #128
 1724              	.LVL219:
 1725 05ca 1B04     		lsls	r3, r3, #16
 1726              	.LVL220:
 1727 05cc 1B0C     		lsrs	r3, r3, #16
 1728              	.LVL221:
1927:lib//src/stm32f10x_tim.c **** 
1928:lib//src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1929:lib//src/stm32f10x_tim.c ****   tmpccmr1 |= TIM_OCClear;
 1729              		.loc 1 1929 0
 1730 05ce 41EA0303 		orr	r3, r1, r3
 1731              	.LVL222:
1930:lib//src/stm32f10x_tim.c **** 
1931:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1932:lib//src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 1732              		.loc 1 1932 0
 1733 05d2 0383     		strh	r3, [r0, #24]	@ movhi
1933:lib//src/stm32f10x_tim.c **** }
 1734              		.loc 1 1933 0
 1735 05d4 7047     		bx	lr
 1736              	.LFE45:
 1738 05d6 00BF     		.align	2
 1739              		.global	TIM_ClearOC2Ref
 1740              		.thumb
 1741              		.thumb_func
 1743              	TIM_ClearOC2Ref:
 1744              	.LFB46:
1934:lib//src/stm32f10x_tim.c **** 
1935:lib//src/stm32f10x_tim.c **** /*******************************************************************************
1936:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_ClearOC2Ref
1937:lib//src/stm32f10x_tim.c **** * Description    : Clears or safeguards the OCREF2 signal on an external event
1938:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1939:lib//src/stm32f10x_tim.c **** *                    peripheral.
1940:lib//src/stm32f10x_tim.c **** *                  - TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1941:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1942:lib//src/stm32f10x_tim.c **** *                       - TIM_OCClear_Enable: TIM Output clear enable
1943:lib//src/stm32f10x_tim.c **** *                       - TIM_OCClear_Disable: TIM Output clear disable
1944:lib//src/stm32f10x_tim.c **** * Output         : None
1945:lib//src/stm32f10x_tim.c **** * Return         : None
1946:lib//src/stm32f10x_tim.c **** *******************************************************************************/
1947:lib//src/stm32f10x_tim.c **** void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, u16 TIM_OCClear)
1948:lib//src/stm32f10x_tim.c **** {
 1745              		.loc 1 1948 0
 1746              		@ args = 0, pretend = 0, frame = 0
 1747              		@ frame_needed = 0, uses_anonymous_args = 0
 1748              		@ link register save eliminated.
 1749              	.LVL223:
1949:lib//src/stm32f10x_tim.c ****   u16 tmpccmr1 = 0;
1950:lib//src/stm32f10x_tim.c **** 
1951:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
1952:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1953:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1954:lib//src/stm32f10x_tim.c **** 
1955:lib//src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 1750              		.loc 1 1955 0
 1751 05d8 038B     		ldrh	r3, [r0, #24]
1956:lib//src/stm32f10x_tim.c **** 
1957:lib//src/stm32f10x_tim.c ****   /* Reset the OC2CE Bit */
1958:lib//src/stm32f10x_tim.c ****   tmpccmr1 &= CCMR_OC24CE_Reset;
 1752              		.loc 1 1958 0
 1753 05da 5B04     		lsls	r3, r3, #17
 1754              	.LVL224:
 1755 05dc 5B0C     		lsrs	r3, r3, #17
 1756              	.LVL225:
1959:lib//src/stm32f10x_tim.c **** 
1960:lib//src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1961:lib//src/stm32f10x_tim.c ****   tmpccmr1 |= (u16)(TIM_OCClear << 8);
 1757              		.loc 1 1961 0
 1758 05de 43EA0123 		orr	r3, r3, r1, lsl #8
 1759              	.LVL226:
 1760 05e2 9BB2     		uxth	r3, r3
 1761              	.LVL227:
1962:lib//src/stm32f10x_tim.c **** 
1963:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1964:lib//src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 1762              		.loc 1 1964 0
 1763 05e4 0383     		strh	r3, [r0, #24]	@ movhi
1965:lib//src/stm32f10x_tim.c **** }
 1764              		.loc 1 1965 0
 1765 05e6 7047     		bx	lr
 1766              	.LFE46:
 1768              		.align	2
 1769              		.global	TIM_ClearOC3Ref
 1770              		.thumb
 1771              		.thumb_func
 1773              	TIM_ClearOC3Ref:
 1774              	.LFB47:
1966:lib//src/stm32f10x_tim.c **** 
1967:lib//src/stm32f10x_tim.c **** /*******************************************************************************
1968:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_ClearOC3Ref
1969:lib//src/stm32f10x_tim.c **** * Description    : Clears or safeguards the OCREF3 signal on an external event
1970:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
1971:lib//src/stm32f10x_tim.c **** *                    peripheral.
1972:lib//src/stm32f10x_tim.c **** *                  - TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1973:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
1974:lib//src/stm32f10x_tim.c **** *                       - TIM_OCClear_Enable: TIM Output clear enable
1975:lib//src/stm32f10x_tim.c **** *                       - TIM_OCClear_Disable: TIM Output clear disable
1976:lib//src/stm32f10x_tim.c **** * Output         : None
1977:lib//src/stm32f10x_tim.c **** * Return         : None
1978:lib//src/stm32f10x_tim.c **** *******************************************************************************/
1979:lib//src/stm32f10x_tim.c **** void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, u16 TIM_OCClear)
1980:lib//src/stm32f10x_tim.c **** {
 1775              		.loc 1 1980 0
 1776              		@ args = 0, pretend = 0, frame = 0
 1777              		@ frame_needed = 0, uses_anonymous_args = 0
 1778              		@ link register save eliminated.
 1779              	.LVL228:
1981:lib//src/stm32f10x_tim.c ****   u16 tmpccmr2 = 0;
1982:lib//src/stm32f10x_tim.c **** 
1983:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
1984:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
1985:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1986:lib//src/stm32f10x_tim.c **** 
1987:lib//src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 1780              		.loc 1 1987 0
 1781 05e8 838B     		ldrh	r3, [r0, #28]
1988:lib//src/stm32f10x_tim.c **** 
1989:lib//src/stm32f10x_tim.c ****   /* Reset the OC3CE Bit */
1990:lib//src/stm32f10x_tim.c ****   tmpccmr2 &= CCMR_OC13CE_Reset;
 1782              		.loc 1 1990 0
 1783 05ea 23F08003 		bic	r3, r3, #128
 1784              	.LVL229:
 1785 05ee 1B04     		lsls	r3, r3, #16
 1786              	.LVL230:
 1787 05f0 1B0C     		lsrs	r3, r3, #16
 1788              	.LVL231:
1991:lib//src/stm32f10x_tim.c **** 
1992:lib//src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1993:lib//src/stm32f10x_tim.c ****   tmpccmr2 |= TIM_OCClear;
 1789              		.loc 1 1993 0
 1790 05f2 41EA0303 		orr	r3, r1, r3
 1791              	.LVL232:
1994:lib//src/stm32f10x_tim.c **** 
1995:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1996:lib//src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 1792              		.loc 1 1996 0
 1793 05f6 8383     		strh	r3, [r0, #28]	@ movhi
1997:lib//src/stm32f10x_tim.c **** }
 1794              		.loc 1 1997 0
 1795 05f8 7047     		bx	lr
 1796              	.LFE47:
 1798 05fa 00BF     		.align	2
 1799              		.global	TIM_ClearOC4Ref
 1800              		.thumb
 1801              		.thumb_func
 1803              	TIM_ClearOC4Ref:
 1804              	.LFB48:
1998:lib//src/stm32f10x_tim.c **** 
1999:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2000:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_ClearOC4Ref
2001:lib//src/stm32f10x_tim.c **** * Description    : Clears or safeguards the OCREF4 signal on an external event
2002:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM 
2003:lib//src/stm32f10x_tim.c **** *                    peripheral.
2004:lib//src/stm32f10x_tim.c **** *                  - TIM_OCClear: new state of the Output Compare Clear Enable Bit.
2005:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
2006:lib//src/stm32f10x_tim.c **** *                       - TIM_OCClear_Enable: TIM Output clear enable
2007:lib//src/stm32f10x_tim.c **** *                       - TIM_OCClear_Disable: TIM Output clear disable
2008:lib//src/stm32f10x_tim.c **** * Output         : None
2009:lib//src/stm32f10x_tim.c **** * Return         : None
2010:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2011:lib//src/stm32f10x_tim.c **** void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, u16 TIM_OCClear)
2012:lib//src/stm32f10x_tim.c **** {
 1805              		.loc 1 2012 0
 1806              		@ args = 0, pretend = 0, frame = 0
 1807              		@ frame_needed = 0, uses_anonymous_args = 0
 1808              		@ link register save eliminated.
 1809              	.LVL233:
2013:lib//src/stm32f10x_tim.c ****   u16 tmpccmr2 = 0;
2014:lib//src/stm32f10x_tim.c **** 
2015:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2016:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2017:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
2018:lib//src/stm32f10x_tim.c **** 
2019:lib//src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 1810              		.loc 1 2019 0
 1811 05fc 838B     		ldrh	r3, [r0, #28]
2020:lib//src/stm32f10x_tim.c **** 
2021:lib//src/stm32f10x_tim.c ****   /* Reset the OC4CE Bit */
2022:lib//src/stm32f10x_tim.c ****   tmpccmr2 &= CCMR_OC24CE_Reset;
 1812              		.loc 1 2022 0
 1813 05fe 5B04     		lsls	r3, r3, #17
 1814              	.LVL234:
 1815 0600 5B0C     		lsrs	r3, r3, #17
 1816              	.LVL235:
2023:lib//src/stm32f10x_tim.c **** 
2024:lib//src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
2025:lib//src/stm32f10x_tim.c ****   tmpccmr2 |= (u16)(TIM_OCClear << 8);
 1817              		.loc 1 2025 0
 1818 0602 43EA0123 		orr	r3, r3, r1, lsl #8
 1819              	.LVL236:
 1820 0606 9BB2     		uxth	r3, r3
 1821              	.LVL237:
2026:lib//src/stm32f10x_tim.c **** 
2027:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
2028:lib//src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 1822              		.loc 1 2028 0
 1823 0608 8383     		strh	r3, [r0, #28]	@ movhi
2029:lib//src/stm32f10x_tim.c **** }
 1824              		.loc 1 2029 0
 1825 060a 7047     		bx	lr
 1826              	.LFE48:
 1828              		.align	2
 1829              		.global	TIM_OC1PolarityConfig
 1830              		.thumb
 1831              		.thumb_func
 1833              	TIM_OC1PolarityConfig:
 1834              	.LFB49:
2030:lib//src/stm32f10x_tim.c **** 
2031:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2032:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_OC1PolarityConfig
2033:lib//src/stm32f10x_tim.c **** * Description    : Configures the TIMx channel 1 polarity.
2034:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2035:lib//src/stm32f10x_tim.c **** *                    peripheral.
2036:lib//src/stm32f10x_tim.c **** *                  - TIM_OCPolarity: specifies the OC1 Polarity
2037:lib//src/stm32f10x_tim.c **** *                    This parmeter can be one of the following values:
2038:lib//src/stm32f10x_tim.c **** *                       - TIM_OCPolarity_High: Output Compare active high
2039:lib//src/stm32f10x_tim.c **** *                       - TIM_OCPolarity_Low: Output Compare active low
2040:lib//src/stm32f10x_tim.c **** * Output         : None
2041:lib//src/stm32f10x_tim.c **** * Return         : None
2042:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2043:lib//src/stm32f10x_tim.c **** void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, u16 TIM_OCPolarity)
2044:lib//src/stm32f10x_tim.c **** {
 1835              		.loc 1 2044 0
 1836              		@ args = 0, pretend = 0, frame = 0
 1837              		@ frame_needed = 0, uses_anonymous_args = 0
 1838              		@ link register save eliminated.
 1839              	.LVL238:
2045:lib//src/stm32f10x_tim.c ****   u16 tmpccer = 0;
2046:lib//src/stm32f10x_tim.c **** 
2047:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2048:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2049:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
2050:lib//src/stm32f10x_tim.c **** 
2051:lib//src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 1840              		.loc 1 2051 0
 1841 060c 038C     		ldrh	r3, [r0, #32]
2052:lib//src/stm32f10x_tim.c **** 
2053:lib//src/stm32f10x_tim.c ****   /* Set or Reset the CC1P Bit */
2054:lib//src/stm32f10x_tim.c ****   tmpccer &= CCER_CC1P_Reset;
 1842              		.loc 1 2054 0
 1843 060e 23F00203 		bic	r3, r3, #2
 1844              	.LVL239:
 1845 0612 1B04     		lsls	r3, r3, #16
 1846              	.LVL240:
 1847 0614 1B0C     		lsrs	r3, r3, #16
 1848              	.LVL241:
2055:lib//src/stm32f10x_tim.c ****   tmpccer |= TIM_OCPolarity;
 1849              		.loc 1 2055 0
 1850 0616 41EA0303 		orr	r3, r1, r3
 1851              	.LVL242:
2056:lib//src/stm32f10x_tim.c **** 
2057:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
2058:lib//src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 1852              		.loc 1 2058 0
 1853 061a 0384     		strh	r3, [r0, #32]	@ movhi
2059:lib//src/stm32f10x_tim.c **** }
 1854              		.loc 1 2059 0
 1855 061c 7047     		bx	lr
 1856              	.LFE49:
 1858 061e 00BF     		.align	2
 1859              		.global	TIM_OC1NPolarityConfig
 1860              		.thumb
 1861              		.thumb_func
 1863              	TIM_OC1NPolarityConfig:
 1864              	.LFB50:
2060:lib//src/stm32f10x_tim.c **** 
2061:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2062:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_OC1NPolarityConfig
2063:lib//src/stm32f10x_tim.c **** * Description    : Configures the TIMx Channel 1N polarity.
2064:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 or 8 to select the TIM peripheral.
2065:lib//src/stm32f10x_tim.c **** *                  - TIM_OCNPolarity: specifies the OC1N Polarity
2066:lib//src/stm32f10x_tim.c **** *                    This parmeter can be one of the following values:
2067:lib//src/stm32f10x_tim.c **** *                       - TIM_OCNPolarity_High: Output Compare active high
2068:lib//src/stm32f10x_tim.c **** *                       - TIM_OCNPolarity_Low: Output Compare active low
2069:lib//src/stm32f10x_tim.c **** * Output         : None
2070:lib//src/stm32f10x_tim.c **** * Return         : None
2071:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2072:lib//src/stm32f10x_tim.c **** void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, u16 TIM_OCNPolarity)
2073:lib//src/stm32f10x_tim.c **** {
 1865              		.loc 1 2073 0
 1866              		@ args = 0, pretend = 0, frame = 0
 1867              		@ frame_needed = 0, uses_anonymous_args = 0
 1868              		@ link register save eliminated.
 1869              	.LVL243:
2074:lib//src/stm32f10x_tim.c ****   u16 tmpccer = 0;
2075:lib//src/stm32f10x_tim.c **** 
2076:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2077:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_18_PERIPH(TIMx));
2078:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
2079:lib//src/stm32f10x_tim.c ****    
2080:lib//src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 1870              		.loc 1 2080 0
 1871 0620 038C     		ldrh	r3, [r0, #32]
2081:lib//src/stm32f10x_tim.c **** 
2082:lib//src/stm32f10x_tim.c ****   /* Set or Reset the CC1NP Bit */
2083:lib//src/stm32f10x_tim.c ****   tmpccer &= CCER_CC1NP_Reset;
 1872              		.loc 1 2083 0
 1873 0622 23F00803 		bic	r3, r3, #8
 1874              	.LVL244:
 1875 0626 1B04     		lsls	r3, r3, #16
 1876              	.LVL245:
 1877 0628 1B0C     		lsrs	r3, r3, #16
 1878              	.LVL246:
2084:lib//src/stm32f10x_tim.c ****   tmpccer |= TIM_OCNPolarity;
 1879              		.loc 1 2084 0
 1880 062a 41EA0303 		orr	r3, r1, r3
 1881              	.LVL247:
2085:lib//src/stm32f10x_tim.c **** 
2086:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
2087:lib//src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 1882              		.loc 1 2087 0
 1883 062e 0384     		strh	r3, [r0, #32]	@ movhi
2088:lib//src/stm32f10x_tim.c **** }
 1884              		.loc 1 2088 0
 1885 0630 7047     		bx	lr
 1886              	.LFE50:
 1888 0632 00BF     		.align	2
 1889              		.global	TIM_OC2PolarityConfig
 1890              		.thumb
 1891              		.thumb_func
 1893              	TIM_OC2PolarityConfig:
 1894              	.LFB51:
2089:lib//src/stm32f10x_tim.c **** 
2090:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2091:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_OC2PolarityConfig
2092:lib//src/stm32f10x_tim.c **** * Description    : Configures the TIMx channel 2 polarity.
2093:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2094:lib//src/stm32f10x_tim.c **** *                    peripheral.
2095:lib//src/stm32f10x_tim.c **** *                  - TIM_OCPolarity: specifies the OC2 Polarity
2096:lib//src/stm32f10x_tim.c **** *                    This parmeter can be one of the following values:
2097:lib//src/stm32f10x_tim.c **** *                       - TIM_OCPolarity_High: Output Compare active high
2098:lib//src/stm32f10x_tim.c **** *                       - TIM_OCPolarity_Low: Output Compare active low
2099:lib//src/stm32f10x_tim.c **** * Output         : None
2100:lib//src/stm32f10x_tim.c **** * Return         : None
2101:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2102:lib//src/stm32f10x_tim.c **** void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, u16 TIM_OCPolarity)
2103:lib//src/stm32f10x_tim.c **** {
 1895              		.loc 1 2103 0
 1896              		@ args = 0, pretend = 0, frame = 0
 1897              		@ frame_needed = 0, uses_anonymous_args = 0
 1898              		@ link register save eliminated.
 1899              	.LVL248:
2104:lib//src/stm32f10x_tim.c ****   u16 tmpccer = 0;
2105:lib//src/stm32f10x_tim.c **** 
2106:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2107:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2108:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
2109:lib//src/stm32f10x_tim.c **** 
2110:lib//src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 1900              		.loc 1 2110 0
 1901 0634 038C     		ldrh	r3, [r0, #32]
2111:lib//src/stm32f10x_tim.c **** 
2112:lib//src/stm32f10x_tim.c ****   /* Set or Reset the CC2P Bit */
2113:lib//src/stm32f10x_tim.c ****   tmpccer &= CCER_CC2P_Reset;
 1902              		.loc 1 2113 0
 1903 0636 23F02003 		bic	r3, r3, #32
 1904              	.LVL249:
 1905 063a 1B04     		lsls	r3, r3, #16
 1906              	.LVL250:
 1907 063c 1B0C     		lsrs	r3, r3, #16
 1908              	.LVL251:
2114:lib//src/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCPolarity << 4);
 1909              		.loc 1 2114 0
 1910 063e 43EA0113 		orr	r3, r3, r1, lsl #4
 1911              	.LVL252:
 1912 0642 9BB2     		uxth	r3, r3
 1913              	.LVL253:
2115:lib//src/stm32f10x_tim.c **** 
2116:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
2117:lib//src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 1914              		.loc 1 2117 0
 1915 0644 0384     		strh	r3, [r0, #32]	@ movhi
2118:lib//src/stm32f10x_tim.c **** }
 1916              		.loc 1 2118 0
 1917 0646 7047     		bx	lr
 1918              	.LFE51:
 1920              		.align	2
 1921              		.global	TIM_OC2NPolarityConfig
 1922              		.thumb
 1923              		.thumb_func
 1925              	TIM_OC2NPolarityConfig:
 1926              	.LFB52:
2119:lib//src/stm32f10x_tim.c **** 
2120:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2121:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_OC2NPolarityConfig
2122:lib//src/stm32f10x_tim.c **** * Description    : Configures the TIMx Channel 2N polarity.
2123:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 or 8 to select the TIM peripheral.
2124:lib//src/stm32f10x_tim.c **** *                  - TIM_OCNPolarity: specifies the OC2N Polarity
2125:lib//src/stm32f10x_tim.c **** *                    This parmeter can be one of the following values:
2126:lib//src/stm32f10x_tim.c **** *                       - TIM_OCNPolarity_High: Output Compare active high
2127:lib//src/stm32f10x_tim.c **** *                       - TIM_OCNPolarity_Low: Output Compare active low
2128:lib//src/stm32f10x_tim.c **** * Output         : None
2129:lib//src/stm32f10x_tim.c **** * Return         : None
2130:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2131:lib//src/stm32f10x_tim.c **** void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, u16 TIM_OCNPolarity)
2132:lib//src/stm32f10x_tim.c **** {
 1927              		.loc 1 2132 0
 1928              		@ args = 0, pretend = 0, frame = 0
 1929              		@ frame_needed = 0, uses_anonymous_args = 0
 1930              		@ link register save eliminated.
 1931              	.LVL254:
2133:lib//src/stm32f10x_tim.c ****   u16 tmpccer = 0;
2134:lib//src/stm32f10x_tim.c **** 
2135:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2136:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_18_PERIPH(TIMx));
2137:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
2138:lib//src/stm32f10x_tim.c ****   
2139:lib//src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 1932              		.loc 1 2139 0
 1933 0648 038C     		ldrh	r3, [r0, #32]
2140:lib//src/stm32f10x_tim.c **** 
2141:lib//src/stm32f10x_tim.c ****   /* Set or Reset the CC2NP Bit */
2142:lib//src/stm32f10x_tim.c ****   tmpccer &= CCER_CC2NP_Reset;
 1934              		.loc 1 2142 0
 1935 064a 23F08003 		bic	r3, r3, #128
 1936              	.LVL255:
 1937 064e 1B04     		lsls	r3, r3, #16
 1938              	.LVL256:
 1939 0650 1B0C     		lsrs	r3, r3, #16
 1940              	.LVL257:
2143:lib//src/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCNPolarity << 4);
 1941              		.loc 1 2143 0
 1942 0652 43EA0113 		orr	r3, r3, r1, lsl #4
 1943              	.LVL258:
 1944 0656 9BB2     		uxth	r3, r3
 1945              	.LVL259:
2144:lib//src/stm32f10x_tim.c **** 
2145:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
2146:lib//src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 1946              		.loc 1 2146 0
 1947 0658 0384     		strh	r3, [r0, #32]	@ movhi
2147:lib//src/stm32f10x_tim.c **** }
 1948              		.loc 1 2147 0
 1949 065a 7047     		bx	lr
 1950              	.LFE52:
 1952              		.align	2
 1953              		.global	TIM_OC3PolarityConfig
 1954              		.thumb
 1955              		.thumb_func
 1957              	TIM_OC3PolarityConfig:
 1958              	.LFB53:
2148:lib//src/stm32f10x_tim.c **** 
2149:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2150:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_OC3PolarityConfig
2151:lib//src/stm32f10x_tim.c **** * Description    : Configures the TIMx channel 3 polarity.
2152:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2153:lib//src/stm32f10x_tim.c **** *                    peripheral.
2154:lib//src/stm32f10x_tim.c **** *                  - TIM_OCPolarity: specifies the OC3 Polarity
2155:lib//src/stm32f10x_tim.c **** *                    This parmeter can be one of the following values:
2156:lib//src/stm32f10x_tim.c **** *                       - TIM_OCPolarity_High: Output Compare active high
2157:lib//src/stm32f10x_tim.c **** *                       - TIM_OCPolarity_Low: Output Compare active low
2158:lib//src/stm32f10x_tim.c **** * Output         : None
2159:lib//src/stm32f10x_tim.c **** * Return         : None
2160:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2161:lib//src/stm32f10x_tim.c **** void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, u16 TIM_OCPolarity)
2162:lib//src/stm32f10x_tim.c **** {
 1959              		.loc 1 2162 0
 1960              		@ args = 0, pretend = 0, frame = 0
 1961              		@ frame_needed = 0, uses_anonymous_args = 0
 1962              		@ link register save eliminated.
 1963              	.LVL260:
2163:lib//src/stm32f10x_tim.c ****   u16 tmpccer = 0;
2164:lib//src/stm32f10x_tim.c **** 
2165:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2166:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2167:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
2168:lib//src/stm32f10x_tim.c **** 
2169:lib//src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 1964              		.loc 1 2169 0
 1965 065c 038C     		ldrh	r3, [r0, #32]
2170:lib//src/stm32f10x_tim.c **** 
2171:lib//src/stm32f10x_tim.c ****   /* Set or Reset the CC3P Bit */
2172:lib//src/stm32f10x_tim.c ****   tmpccer &= CCER_CC3P_Reset;
 1966              		.loc 1 2172 0
 1967 065e 23F40073 		bic	r3, r3, #512
 1968              	.LVL261:
 1969 0662 1B04     		lsls	r3, r3, #16
 1970              	.LVL262:
 1971 0664 1B0C     		lsrs	r3, r3, #16
 1972              	.LVL263:
2173:lib//src/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCPolarity << 8);
 1973              		.loc 1 2173 0
 1974 0666 43EA0123 		orr	r3, r3, r1, lsl #8
 1975              	.LVL264:
 1976 066a 9BB2     		uxth	r3, r3
 1977              	.LVL265:
2174:lib//src/stm32f10x_tim.c **** 
2175:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
2176:lib//src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 1978              		.loc 1 2176 0
 1979 066c 0384     		strh	r3, [r0, #32]	@ movhi
2177:lib//src/stm32f10x_tim.c **** }
 1980              		.loc 1 2177 0
 1981 066e 7047     		bx	lr
 1982              	.LFE53:
 1984              		.align	2
 1985              		.global	TIM_OC3NPolarityConfig
 1986              		.thumb
 1987              		.thumb_func
 1989              	TIM_OC3NPolarityConfig:
 1990              	.LFB54:
2178:lib//src/stm32f10x_tim.c **** 
2179:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2180:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_OC3NPolarityConfig
2181:lib//src/stm32f10x_tim.c **** * Description    : Configures the TIMx Channel 3N polarity.
2182:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 or 8 to select the TIM peripheral.
2183:lib//src/stm32f10x_tim.c **** *                  - TIM_OCNPolarity: specifies the OC3N Polarity
2184:lib//src/stm32f10x_tim.c **** *                    This parmeter can be one of the following values:
2185:lib//src/stm32f10x_tim.c **** *                       - TIM_OCNPolarity_High: Output Compare active high
2186:lib//src/stm32f10x_tim.c **** *                       - TIM_OCNPolarity_Low: Output Compare active low
2187:lib//src/stm32f10x_tim.c **** * Output         : None
2188:lib//src/stm32f10x_tim.c **** * Return         : None
2189:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2190:lib//src/stm32f10x_tim.c **** void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, u16 TIM_OCNPolarity)
2191:lib//src/stm32f10x_tim.c **** {
 1991              		.loc 1 2191 0
 1992              		@ args = 0, pretend = 0, frame = 0
 1993              		@ frame_needed = 0, uses_anonymous_args = 0
 1994              		@ link register save eliminated.
 1995              	.LVL266:
2192:lib//src/stm32f10x_tim.c ****   u16 tmpccer = 0;
2193:lib//src/stm32f10x_tim.c ****  
2194:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2195:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_18_PERIPH(TIMx));
2196:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
2197:lib//src/stm32f10x_tim.c ****     
2198:lib//src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 1996              		.loc 1 2198 0
 1997 0670 038C     		ldrh	r3, [r0, #32]
2199:lib//src/stm32f10x_tim.c **** 
2200:lib//src/stm32f10x_tim.c ****   /* Set or Reset the CC3NP Bit */
2201:lib//src/stm32f10x_tim.c ****   tmpccer &= CCER_CC3NP_Reset;
 1998              		.loc 1 2201 0
 1999 0672 23F40063 		bic	r3, r3, #2048
 2000              	.LVL267:
 2001 0676 1B04     		lsls	r3, r3, #16
 2002              	.LVL268:
 2003 0678 1B0C     		lsrs	r3, r3, #16
 2004              	.LVL269:
2202:lib//src/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCNPolarity << 8);
 2005              		.loc 1 2202 0
 2006 067a 43EA0123 		orr	r3, r3, r1, lsl #8
 2007              	.LVL270:
 2008 067e 9BB2     		uxth	r3, r3
 2009              	.LVL271:
2203:lib//src/stm32f10x_tim.c **** 
2204:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
2205:lib//src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 2010              		.loc 1 2205 0
 2011 0680 0384     		strh	r3, [r0, #32]	@ movhi
2206:lib//src/stm32f10x_tim.c **** }
 2012              		.loc 1 2206 0
 2013 0682 7047     		bx	lr
 2014              	.LFE54:
 2016              		.align	2
 2017              		.global	TIM_OC4PolarityConfig
 2018              		.thumb
 2019              		.thumb_func
 2021              	TIM_OC4PolarityConfig:
 2022              	.LFB55:
2207:lib//src/stm32f10x_tim.c **** 
2208:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2209:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_OC4PolarityConfig
2210:lib//src/stm32f10x_tim.c **** * Description    : Configures the TIMx channel 4 polarity.
2211:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2212:lib//src/stm32f10x_tim.c **** *                    peripheral.
2213:lib//src/stm32f10x_tim.c **** *                  - TIM_OCPolarity: specifies the OC4 Polarity
2214:lib//src/stm32f10x_tim.c **** *                    This parmeter can be one of the following values:
2215:lib//src/stm32f10x_tim.c **** *                       - TIM_OCPolarity_High: Output Compare active high
2216:lib//src/stm32f10x_tim.c **** *                       - TIM_OCPolarity_Low: Output Compare active low
2217:lib//src/stm32f10x_tim.c **** * Output         : None
2218:lib//src/stm32f10x_tim.c **** * Return         : None
2219:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2220:lib//src/stm32f10x_tim.c **** void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, u16 TIM_OCPolarity)
2221:lib//src/stm32f10x_tim.c **** {
 2023              		.loc 1 2221 0
 2024              		@ args = 0, pretend = 0, frame = 0
 2025              		@ frame_needed = 0, uses_anonymous_args = 0
 2026              		@ link register save eliminated.
 2027              	.LVL272:
2222:lib//src/stm32f10x_tim.c ****   u16 tmpccer = 0;
2223:lib//src/stm32f10x_tim.c **** 
2224:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2225:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2226:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
2227:lib//src/stm32f10x_tim.c **** 
2228:lib//src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 2028              		.loc 1 2228 0
 2029 0684 038C     		ldrh	r3, [r0, #32]
2229:lib//src/stm32f10x_tim.c **** 
2230:lib//src/stm32f10x_tim.c ****   /* Set or Reset the CC4P Bit */
2231:lib//src/stm32f10x_tim.c ****   tmpccer &= CCER_CC4P_Reset;
 2030              		.loc 1 2231 0
 2031 0686 23F40053 		bic	r3, r3, #8192
 2032              	.LVL273:
 2033 068a 1B04     		lsls	r3, r3, #16
 2034              	.LVL274:
 2035 068c 1B0C     		lsrs	r3, r3, #16
 2036              	.LVL275:
2232:lib//src/stm32f10x_tim.c ****   tmpccer |= (u16)(TIM_OCPolarity << 12);
 2037              		.loc 1 2232 0
 2038 068e 43EA0133 		orr	r3, r3, r1, lsl #12
 2039              	.LVL276:
 2040 0692 9BB2     		uxth	r3, r3
 2041              	.LVL277:
2233:lib//src/stm32f10x_tim.c **** 
2234:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
2235:lib//src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 2042              		.loc 1 2235 0
 2043 0694 0384     		strh	r3, [r0, #32]	@ movhi
2236:lib//src/stm32f10x_tim.c **** }
 2044              		.loc 1 2236 0
 2045 0696 7047     		bx	lr
 2046              	.LFE55:
 2048              		.align	2
 2049              		.global	TIM_CCxCmd
 2050              		.thumb
 2051              		.thumb_func
 2053              	TIM_CCxCmd:
 2054              	.LFB56:
2237:lib//src/stm32f10x_tim.c **** 
2238:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2239:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_CCxCmd
2240:lib//src/stm32f10x_tim.c **** * Description    : Enables or disables the TIM Capture Compare Channel x.
2241:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM
2242:lib//src/stm32f10x_tim.c **** *                    peripheral.
2243:lib//src/stm32f10x_tim.c **** *                  - TIM_Channel: specifies the TIM Channel
2244:lib//src/stm32f10x_tim.c **** *                    This parmeter can be one of the following values:
2245:lib//src/stm32f10x_tim.c **** *                       - TIM_Channel_1: TIM Channel 1
2246:lib//src/stm32f10x_tim.c **** *                       - TIM_Channel_2: TIM Channel 2
2247:lib//src/stm32f10x_tim.c **** *                       - TIM_Channel_3: TIM Channel 3
2248:lib//src/stm32f10x_tim.c **** *                       - TIM_Channel_4: TIM Channel 4
2249:lib//src/stm32f10x_tim.c **** *                 - TIM_CCx: specifies the TIM Channel CCxE bit new state.
2250:lib//src/stm32f10x_tim.c **** *                   This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
2251:lib//src/stm32f10x_tim.c **** * Output         : None
2252:lib//src/stm32f10x_tim.c **** * Return         : None
2253:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2254:lib//src/stm32f10x_tim.c **** void TIM_CCxCmd(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_CCx)
2255:lib//src/stm32f10x_tim.c **** {
 2055              		.loc 1 2255 0
 2056              		@ args = 0, pretend = 0, frame = 0
 2057              		@ frame_needed = 0, uses_anonymous_args = 0
 2058              		@ link register save eliminated.
 2059              	.LVL278:
2256:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2257:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2258:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
2259:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_CCX(TIM_CCx));
2260:lib//src/stm32f10x_tim.c **** 
2261:lib//src/stm32f10x_tim.c ****   /* Reset the CCxE Bit */
2262:lib//src/stm32f10x_tim.c ****   TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 2060              		.loc 1 2262 0
 2061 0698 0123     		movs	r3, #1
 2062 069a 8B40     		lsls	r3, r3, r1
2263:lib//src/stm32f10x_tim.c **** 
2264:lib//src/stm32f10x_tim.c ****   /* Set or reset the CCxE Bit */ 
2265:lib//src/stm32f10x_tim.c ****   TIMx->CCER |=  (u16)(TIM_CCx << TIM_Channel);
 2063              		.loc 1 2265 0
 2064 069c 8A40     		lsls	r2, r2, r1
 2065              	.LVL279:
 2066              		.loc 1 2262 0
 2067 069e 018C     		ldrh	r1, [r0, #32]
 2068              	.LVL280:
 2069 06a0 89B2     		uxth	r1, r1
 2070 06a2 21EA0303 		bic	r3, r1, r3
 2071 06a6 0384     		strh	r3, [r0, #32]	@ movhi
 2072              		.loc 1 2265 0
 2073 06a8 018C     		ldrh	r1, [r0, #32]
 2074 06aa 0A43     		orrs	r2, r2, r1
 2075 06ac 92B2     		uxth	r2, r2
 2076 06ae 0284     		strh	r2, [r0, #32]	@ movhi
2266:lib//src/stm32f10x_tim.c **** }
 2077              		.loc 1 2266 0
 2078 06b0 7047     		bx	lr
 2079              	.LFE56:
 2081 06b2 00BF     		.align	2
 2082              		.global	TIM_CCxNCmd
 2083              		.thumb
 2084              		.thumb_func
 2086              	TIM_CCxNCmd:
 2087              	.LFB57:
2267:lib//src/stm32f10x_tim.c **** 
2268:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2269:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_CCxNCmd
2270:lib//src/stm32f10x_tim.c **** * Description    : Enables or disables the TIM Capture Compare Channel xN.
2271:lib//src/stm32f10x_tim.c **** * Input          :- TIMx: where x can be 1 or 8 to select the TIM peripheral.
2272:lib//src/stm32f10x_tim.c **** *                 - TIM_Channel: specifies the TIM Channel
2273:lib//src/stm32f10x_tim.c **** *                    This parmeter can be one of the following values:
2274:lib//src/stm32f10x_tim.c **** *                       - TIM_Channel_1: TIM Channel 1
2275:lib//src/stm32f10x_tim.c **** *                       - TIM_Channel_2: TIM Channel 2
2276:lib//src/stm32f10x_tim.c **** *                       - TIM_Channel_3: TIM Channel 3
2277:lib//src/stm32f10x_tim.c **** *                 - TIM_CCx: specifies the TIM Channel CCxNE bit new state.
2278:lib//src/stm32f10x_tim.c **** *                   This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
2279:lib//src/stm32f10x_tim.c **** * Output         : None
2280:lib//src/stm32f10x_tim.c **** * Return         : None
2281:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2282:lib//src/stm32f10x_tim.c **** void TIM_CCxNCmd(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_CCxN)
2283:lib//src/stm32f10x_tim.c **** {
 2088              		.loc 1 2283 0
 2089              		@ args = 0, pretend = 0, frame = 0
 2090              		@ frame_needed = 0, uses_anonymous_args = 0
 2091              		@ link register save eliminated.
 2092              	.LVL281:
2284:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2285:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_18_PERIPH(TIMx));
2286:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
2287:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_CCXN(TIM_CCxN));
2288:lib//src/stm32f10x_tim.c **** 
2289:lib//src/stm32f10x_tim.c ****   /* Reset the CCxNE Bit */
2290:lib//src/stm32f10x_tim.c ****   TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 2093              		.loc 1 2290 0
 2094 06b4 0423     		movs	r3, #4
 2095 06b6 8B40     		lsls	r3, r3, r1
2291:lib//src/stm32f10x_tim.c **** 
2292:lib//src/stm32f10x_tim.c ****   /* Set or reset the CCxNE Bit */ 
2293:lib//src/stm32f10x_tim.c ****   TIMx->CCER |=  (u16)(TIM_CCxN << TIM_Channel);
 2096              		.loc 1 2293 0
 2097 06b8 8A40     		lsls	r2, r2, r1
 2098              	.LVL282:
 2099              		.loc 1 2290 0
 2100 06ba 018C     		ldrh	r1, [r0, #32]
 2101              	.LVL283:
 2102 06bc 89B2     		uxth	r1, r1
 2103 06be 21EA0303 		bic	r3, r1, r3
 2104 06c2 0384     		strh	r3, [r0, #32]	@ movhi
 2105              		.loc 1 2293 0
 2106 06c4 018C     		ldrh	r1, [r0, #32]
 2107 06c6 0A43     		orrs	r2, r2, r1
 2108 06c8 92B2     		uxth	r2, r2
 2109 06ca 0284     		strh	r2, [r0, #32]	@ movhi
2294:lib//src/stm32f10x_tim.c **** }
 2110              		.loc 1 2294 0
 2111 06cc 7047     		bx	lr
 2112              	.LFE57:
 2114 06ce 00BF     		.align	2
 2115              		.global	TIM_SelectOCxM
 2116              		.thumb
 2117              		.thumb_func
 2119              	TIM_SelectOCxM:
 2120              	.LFB58:
2295:lib//src/stm32f10x_tim.c **** 
2296:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2297:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_SelectOCxM
2298:lib//src/stm32f10x_tim.c **** * Description    : Selects the TIM Ouput Compare Mode.
2299:lib//src/stm32f10x_tim.c **** *                  This function disables the selected channel before changing 
2300:lib//src/stm32f10x_tim.c **** *                  the Ouput Compare Mode. User has to enable this channel using
2301:lib//src/stm32f10x_tim.c **** *                  TIM_CCxCmd and TIM_CCxNCmd functions.
2302:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM
2303:lib//src/stm32f10x_tim.c **** *                    peripheral.
2304:lib//src/stm32f10x_tim.c **** *                  - TIM_Channel: specifies the TIM Channel
2305:lib//src/stm32f10x_tim.c **** *                    This parmeter can be one of the following values:
2306:lib//src/stm32f10x_tim.c **** *                       - TIM_Channel_1: TIM Channel 1
2307:lib//src/stm32f10x_tim.c **** *                       - TIM_Channel_2: TIM Channel 2
2308:lib//src/stm32f10x_tim.c **** *                       - TIM_Channel_3: TIM Channel 3
2309:lib//src/stm32f10x_tim.c **** *                       - TIM_Channel_4: TIM Channel 4
2310:lib//src/stm32f10x_tim.c **** *                  - TIM_OCMode: specifies the TIM Output Compare Mode.
2311:lib//src/stm32f10x_tim.c **** *                    This paramter can be one of the following values:
2312:lib//src/stm32f10x_tim.c **** *                       - TIM_OCMode_Timing
2313:lib//src/stm32f10x_tim.c **** *                       - TIM_OCMode_Active
2314:lib//src/stm32f10x_tim.c **** *                       - TIM_OCMode_Toggle
2315:lib//src/stm32f10x_tim.c **** *                       - TIM_OCMode_PWM1
2316:lib//src/stm32f10x_tim.c **** *                       - TIM_OCMode_PWM2
2317:lib//src/stm32f10x_tim.c **** *                       - TIM_ForcedAction_Active
2318:lib//src/stm32f10x_tim.c **** *                       - TIM_ForcedAction_InActive
2319:lib//src/stm32f10x_tim.c **** * Output         : None
2320:lib//src/stm32f10x_tim.c **** * Return         : None
2321:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2322:lib//src/stm32f10x_tim.c **** void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
2323:lib//src/stm32f10x_tim.c **** {
 2121              		.loc 1 2323 0
 2122              		@ args = 0, pretend = 0, frame = 0
 2123              		@ frame_needed = 0, uses_anonymous_args = 0
 2124              	.LVL284:
2324:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2325:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2326:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
2327:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCM(TIM_OCMode));
2328:lib//src/stm32f10x_tim.c ****   
2329:lib//src/stm32f10x_tim.c ****   /* Disable the Channel: Reset the CCxE Bit */
2330:lib//src/stm32f10x_tim.c ****   TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 2125              		.loc 1 2330 0
 2126 06d0 0123     		movs	r3, #1
 2127 06d2 8B40     		lsls	r3, r3, r1
 2128 06d4 B0F820C0 		ldrh	ip, [r0, #32]
 2129              		.loc 1 2323 0
 2130 06d8 10B5     		push	{r4, lr}
 2131              	.LCFI8:
 2132              		.loc 1 2330 0
 2133 06da 1FFA8CFC 		uxth	ip, ip
 2134 06de 2CEA0303 		bic	r3, ip, r3
 2135 06e2 0384     		strh	r3, [r0, #32]	@ movhi
2331:lib//src/stm32f10x_tim.c **** 
2332:lib//src/stm32f10x_tim.c ****   if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 2136              		.loc 1 2332 0
 2137 06e4 09B1     		cbz	r1, .L155
 2138 06e6 0829     		cmp	r1, #8
 2139 06e8 09D1     		bne	.L156
 2140              	.L155:
2333:lib//src/stm32f10x_tim.c ****   {
2334:lib//src/stm32f10x_tim.c ****     /* Reset the OCxM bits in the CCMRx register */
2335:lib//src/stm32f10x_tim.c ****     *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) &= CCMR_OC13M_Mask;
 2141              		.loc 1 2335 0
 2142 06ea 1830     		adds	r0, r0, #24
 2143              	.LVL285:
 2144 06ec 4908     		lsrs	r1, r1, #1
 2145              	.LVL286:
 2146 06ee 4458     		ldr	r4, [r0, r1]
 2147 06f0 4FF68F73 		movw	r3, #65423
 2148 06f4 04EA0303 		and	r3, r4, r3
 2149 06f8 4350     		str	r3, [r0, r1]
2336:lib//src/stm32f10x_tim.c ****    
2337:lib//src/stm32f10x_tim.c ****     /* Configure the OCxM bits in the CCMRx register */
2338:lib//src/stm32f10x_tim.c ****     *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) |= TIM_OCMode;
 2150              		.loc 1 2338 0
 2151 06fa 4358     		ldr	r3, [r0, r1]
 2152 06fc 0CE0     		b	.L159
 2153              	.LVL287:
 2154              	.L156:
2339:lib//src/stm32f10x_tim.c **** 
2340:lib//src/stm32f10x_tim.c ****   }
2341:lib//src/stm32f10x_tim.c ****   else
2342:lib//src/stm32f10x_tim.c ****   {
2343:lib//src/stm32f10x_tim.c ****     /* Reset the OCxM bits in the CCMRx register */
2344:lib//src/stm32f10x_tim.c ****     *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
 2155              		.loc 1 2344 0
 2156 06fe 0439     		subs	r1, r1, #4
 2157              	.LVL288:
 2158 0700 1830     		adds	r0, r0, #24
 2159              	.LVL289:
 2160 0702 C1F34E01 		ubfx	r1, r1, #1, #15
 2161 0706 4458     		ldr	r4, [r0, r1]
 2162 0708 48F6FF73 		movw	r3, #36863
 2163 070c 04EA0303 		and	r3, r4, r3
 2164 0710 4350     		str	r3, [r0, r1]
2345:lib//src/stm32f10x_tim.c ****     
2346:lib//src/stm32f10x_tim.c ****     /* Configure the OCxM bits in the CCMRx register */
2347:lib//src/stm32f10x_tim.c ****     *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) |= (u16)(TIM_OCMode <<
 2165              		.loc 1 2347 0
 2166 0712 1202     		lsls	r2, r2, #8
 2167              	.LVL290:
 2168 0714 4358     		ldr	r3, [r0, r1]
 2169 0716 92B2     		uxth	r2, r2
 2170              	.LVL291:
 2171              	.L159:
 2172 0718 43EA0202 		orr	r2, r3, r2
 2173              	.LVL292:
 2174 071c 4250     		str	r2, [r0, r1]
2348:lib//src/stm32f10x_tim.c ****   }
2349:lib//src/stm32f10x_tim.c **** }
 2175              		.loc 1 2349 0
 2176 071e 10BD     		pop	{r4, pc}
 2177              	.LFE58:
 2179              		.align	2
 2180              		.global	TIM_UpdateDisableConfig
 2181              		.thumb
 2182              		.thumb_func
 2184              	TIM_UpdateDisableConfig:
 2185              	.LFB59:
2350:lib//src/stm32f10x_tim.c **** 
2351:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2352:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_UpdateDisableConfig
2353:lib//src/stm32f10x_tim.c **** * Description    : Enables or Disables the TIMx Update event.
2354:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
2355:lib//src/stm32f10x_tim.c **** *                  - NewState: new state of the TIMx UDIS bit
2356:lib//src/stm32f10x_tim.c **** *                    This parameter can be: ENABLE or DISABLE.
2357:lib//src/stm32f10x_tim.c **** * Output         : None
2358:lib//src/stm32f10x_tim.c **** * Return         : None
2359:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2360:lib//src/stm32f10x_tim.c **** void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
2361:lib//src/stm32f10x_tim.c **** {
 2186              		.loc 1 2361 0
 2187              		@ args = 0, pretend = 0, frame = 0
 2188              		@ frame_needed = 0, uses_anonymous_args = 0
 2189              		@ link register save eliminated.
 2190              	.LVL293:
2362:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2363:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2364:lib//src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2365:lib//src/stm32f10x_tim.c **** 
2366:lib//src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 2191              		.loc 1 2366 0
 2192 0720 21B1     		cbz	r1, .L161
2367:lib//src/stm32f10x_tim.c ****   {
2368:lib//src/stm32f10x_tim.c ****     /* Set the Update Disable Bit */
2369:lib//src/stm32f10x_tim.c ****     TIMx->CR1 |= CR1_UDIS_Set;
 2193              		.loc 1 2369 0
 2194 0722 0388     		ldrh	r3, [r0, #0]
 2195 0724 9BB2     		uxth	r3, r3
 2196 0726 43F00203 		orr	r3, r3, #2
 2197 072a 04E0     		b	.L164
 2198              	.L161:
2370:lib//src/stm32f10x_tim.c ****   }
2371:lib//src/stm32f10x_tim.c ****   else
2372:lib//src/stm32f10x_tim.c ****   {
2373:lib//src/stm32f10x_tim.c ****     /* Reset the Update Disable Bit */
2374:lib//src/stm32f10x_tim.c ****     TIMx->CR1 &= CR1_UDIS_Reset;
 2199              		.loc 1 2374 0
 2200 072c 0388     		ldrh	r3, [r0, #0]
 2201 072e 23F00203 		bic	r3, r3, #2
 2202 0732 9B05     		lsls	r3, r3, #22
 2203 0734 9B0D     		lsrs	r3, r3, #22
 2204              	.L164:
 2205 0736 0380     		strh	r3, [r0, #0]	@ movhi
2375:lib//src/stm32f10x_tim.c ****   }
2376:lib//src/stm32f10x_tim.c **** }
 2206              		.loc 1 2376 0
 2207 0738 7047     		bx	lr
 2208              	.LFE59:
 2210 073a 00BF     		.align	2
 2211              		.global	TIM_UpdateRequestConfig
 2212              		.thumb
 2213              		.thumb_func
 2215              	TIM_UpdateRequestConfig:
 2216              	.LFB60:
2377:lib//src/stm32f10x_tim.c **** 
2378:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2379:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_UpdateRequestConfig
2380:lib//src/stm32f10x_tim.c **** * Description    : Configures the TIMx Update Request Interrupt source.
2381:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
2382:lib//src/stm32f10x_tim.c **** *                  - TIM_UpdateSource: specifies the Update source.
2383:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
2384:lib//src/stm32f10x_tim.c **** *                       - TIM_UpdateSource_Regular
2385:lib//src/stm32f10x_tim.c **** *                       - TIM_UpdateSource_Global
2386:lib//src/stm32f10x_tim.c **** * Output         : None
2387:lib//src/stm32f10x_tim.c **** * Return         : None
2388:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2389:lib//src/stm32f10x_tim.c **** void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, u16 TIM_UpdateSource)
2390:lib//src/stm32f10x_tim.c **** {
 2217              		.loc 1 2390 0
 2218              		@ args = 0, pretend = 0, frame = 0
 2219              		@ frame_needed = 0, uses_anonymous_args = 0
 2220              		@ link register save eliminated.
 2221              	.LVL294:
2391:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2392:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2393:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
2394:lib//src/stm32f10x_tim.c **** 
2395:lib//src/stm32f10x_tim.c ****   if (TIM_UpdateSource != TIM_UpdateSource_Global)
 2222              		.loc 1 2395 0
 2223 073c 21B1     		cbz	r1, .L166
2396:lib//src/stm32f10x_tim.c ****   {
2397:lib//src/stm32f10x_tim.c ****     /* Set the URS Bit */
2398:lib//src/stm32f10x_tim.c ****     TIMx->CR1 |= CR1_URS_Set;
 2224              		.loc 1 2398 0
 2225 073e 0388     		ldrh	r3, [r0, #0]
 2226 0740 9BB2     		uxth	r3, r3
 2227 0742 43F00403 		orr	r3, r3, #4
 2228 0746 04E0     		b	.L169
 2229              	.L166:
2399:lib//src/stm32f10x_tim.c ****   }
2400:lib//src/stm32f10x_tim.c ****   else
2401:lib//src/stm32f10x_tim.c ****   {
2402:lib//src/stm32f10x_tim.c ****     /* Reset the URS Bit */
2403:lib//src/stm32f10x_tim.c ****     TIMx->CR1 &= CR1_URS_Reset;
 2230              		.loc 1 2403 0
 2231 0748 0388     		ldrh	r3, [r0, #0]
 2232 074a 23F00403 		bic	r3, r3, #4
 2233 074e 9B05     		lsls	r3, r3, #22
 2234 0750 9B0D     		lsrs	r3, r3, #22
 2235              	.L169:
 2236 0752 0380     		strh	r3, [r0, #0]	@ movhi
2404:lib//src/stm32f10x_tim.c ****   }
2405:lib//src/stm32f10x_tim.c **** }
 2237              		.loc 1 2405 0
 2238 0754 7047     		bx	lr
 2239              	.LFE60:
 2241 0756 00BF     		.align	2
 2242              		.global	TIM_SelectHallSensor
 2243              		.thumb
 2244              		.thumb_func
 2246              	TIM_SelectHallSensor:
 2247              	.LFB61:
2406:lib//src/stm32f10x_tim.c **** 
2407:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2408:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_SelectHallSensor
2409:lib//src/stm32f10x_tim.c **** * Description    : Enables or disables the TIMxs Hall sensor interface.
2410:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2411:lib//src/stm32f10x_tim.c **** *                  - NewState: new state of the TIMx Hall sensor interface.
2412:lib//src/stm32f10x_tim.c **** *                    This parameter can be: ENABLE or DISABLE.
2413:lib//src/stm32f10x_tim.c **** * Output         : None
2414:lib//src/stm32f10x_tim.c **** * Return         : None
2415:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2416:lib//src/stm32f10x_tim.c **** void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
2417:lib//src/stm32f10x_tim.c **** {
 2248              		.loc 1 2417 0
 2249              		@ args = 0, pretend = 0, frame = 0
 2250              		@ frame_needed = 0, uses_anonymous_args = 0
 2251              		@ link register save eliminated.
 2252              	.LVL295:
2418:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2419:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2420:lib//src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2421:lib//src/stm32f10x_tim.c **** 
2422:lib//src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 2253              		.loc 1 2422 0
 2254 0758 21B1     		cbz	r1, .L171
2423:lib//src/stm32f10x_tim.c ****   {
2424:lib//src/stm32f10x_tim.c ****     /* Set the TI1S Bit */
2425:lib//src/stm32f10x_tim.c ****     TIMx->CR2 |= CR2_TI1S_Set;
 2255              		.loc 1 2425 0
 2256 075a 8388     		ldrh	r3, [r0, #4]
 2257 075c 9BB2     		uxth	r3, r3
 2258 075e 43F08003 		orr	r3, r3, #128
 2259 0762 04E0     		b	.L174
 2260              	.L171:
2426:lib//src/stm32f10x_tim.c ****   }
2427:lib//src/stm32f10x_tim.c ****   else
2428:lib//src/stm32f10x_tim.c ****   {
2429:lib//src/stm32f10x_tim.c ****     /* Reset the TI1S Bit */
2430:lib//src/stm32f10x_tim.c ****     TIMx->CR2 &= CR2_TI1S_Reset;
 2261              		.loc 1 2430 0
 2262 0764 8388     		ldrh	r3, [r0, #4]
 2263 0766 23F08003 		bic	r3, r3, #128
 2264 076a 1B04     		lsls	r3, r3, #16
 2265 076c 1B0C     		lsrs	r3, r3, #16
 2266              	.L174:
 2267 076e 8380     		strh	r3, [r0, #4]	@ movhi
2431:lib//src/stm32f10x_tim.c ****   }
2432:lib//src/stm32f10x_tim.c **** }
 2268              		.loc 1 2432 0
 2269 0770 7047     		bx	lr
 2270              	.LFE61:
 2272 0772 00BF     		.align	2
 2273              		.global	TIM_SelectOnePulseMode
 2274              		.thumb
 2275              		.thumb_func
 2277              	TIM_SelectOnePulseMode:
 2278              	.LFB62:
2433:lib//src/stm32f10x_tim.c **** 
2434:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2435:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_SelectOnePulseMode
2436:lib//src/stm32f10x_tim.c **** * Description    : Selects the TIMxs One Pulse Mode.
2437:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
2438:lib//src/stm32f10x_tim.c **** *                  - TIM_OPMode: specifies the OPM Mode to be used.
2439:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
2440:lib//src/stm32f10x_tim.c **** *                       - TIM_OPMode_Single
2441:lib//src/stm32f10x_tim.c **** *                       - TIM_OPMode_Repetitive
2442:lib//src/stm32f10x_tim.c **** * Output         : None
2443:lib//src/stm32f10x_tim.c **** * Return         : None
2444:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2445:lib//src/stm32f10x_tim.c **** void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, u16 TIM_OPMode)
2446:lib//src/stm32f10x_tim.c **** {
 2279              		.loc 1 2446 0
 2280              		@ args = 0, pretend = 0, frame = 0
 2281              		@ frame_needed = 0, uses_anonymous_args = 0
 2282              		@ link register save eliminated.
 2283              	.LVL296:
2447:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2448:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2449:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
2450:lib//src/stm32f10x_tim.c **** 
2451:lib//src/stm32f10x_tim.c ****   /* Reset the OPM Bit */
2452:lib//src/stm32f10x_tim.c ****   TIMx->CR1 &= CR1_OPM_Reset;
 2284              		.loc 1 2452 0
 2285 0774 0388     		ldrh	r3, [r0, #0]
 2286 0776 23F00803 		bic	r3, r3, #8
 2287 077a 9B05     		lsls	r3, r3, #22
 2288 077c 9B0D     		lsrs	r3, r3, #22
 2289 077e 0380     		strh	r3, [r0, #0]	@ movhi
2453:lib//src/stm32f10x_tim.c **** 
2454:lib//src/stm32f10x_tim.c ****   /* Configure the OPM Mode */
2455:lib//src/stm32f10x_tim.c ****   TIMx->CR1 |= TIM_OPMode;
 2290              		.loc 1 2455 0
 2291 0780 0388     		ldrh	r3, [r0, #0]
 2292 0782 9BB2     		uxth	r3, r3
 2293 0784 41EA0303 		orr	r3, r1, r3
 2294 0788 0380     		strh	r3, [r0, #0]	@ movhi
2456:lib//src/stm32f10x_tim.c **** }
 2295              		.loc 1 2456 0
 2296 078a 7047     		bx	lr
 2297              	.LFE62:
 2299              		.align	2
 2300              		.global	TIM_SelectOutputTrigger
 2301              		.thumb
 2302              		.thumb_func
 2304              	TIM_SelectOutputTrigger:
 2305              	.LFB63:
2457:lib//src/stm32f10x_tim.c **** 
2458:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2459:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_SelectOutputTrigger
2460:lib//src/stm32f10x_tim.c **** * Description    : Selects the TIMx Trigger Output Mode.
2461:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
2462:lib//src/stm32f10x_tim.c **** *                  - TIM_TRGOSource: specifies the Trigger Output source.
2463:lib//src/stm32f10x_tim.c **** *                    This paramter can be as follow:
2464:lib//src/stm32f10x_tim.c **** *                      1/ For TIM1 to TIM8:
2465:lib//src/stm32f10x_tim.c **** *                       - TIM_TRGOSource_Reset 
2466:lib//src/stm32f10x_tim.c **** *                       - TIM_TRGOSource_Enable
2467:lib//src/stm32f10x_tim.c **** *                       - TIM_TRGOSource_Update
2468:lib//src/stm32f10x_tim.c **** *                      2/ These parameters are available for all TIMx except 
2469:lib//src/stm32f10x_tim.c **** *                         TIM6 and TIM7:
2470:lib//src/stm32f10x_tim.c **** *                       - TIM_TRGOSource_OC1
2471:lib//src/stm32f10x_tim.c **** *                       - TIM_TRGOSource_OC1Ref
2472:lib//src/stm32f10x_tim.c **** *                       - TIM_TRGOSource_OC2Ref
2473:lib//src/stm32f10x_tim.c **** *                       - TIM_TRGOSource_OC3Ref
2474:lib//src/stm32f10x_tim.c **** *                       - TIM_TRGOSource_OC4Ref
2475:lib//src/stm32f10x_tim.c **** * Output         : None
2476:lib//src/stm32f10x_tim.c **** * Return         : None
2477:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2478:lib//src/stm32f10x_tim.c **** void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, u16 TIM_TRGOSource)
2479:lib//src/stm32f10x_tim.c **** {
 2306              		.loc 1 2479 0
 2307              		@ args = 0, pretend = 0, frame = 0
 2308              		@ frame_needed = 0, uses_anonymous_args = 0
 2309              		@ link register save eliminated.
 2310              	.LVL297:
2480:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2481:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2482:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
2483:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_PERIPH_TRGO(TIMx, TIM_TRGOSource));
2484:lib//src/stm32f10x_tim.c **** 
2485:lib//src/stm32f10x_tim.c ****   /* Reset the MMS Bits */
2486:lib//src/stm32f10x_tim.c ****   TIMx->CR2 &= CR2_MMS_Mask;
 2311              		.loc 1 2486 0
 2312 078c 8388     		ldrh	r3, [r0, #4]
 2313 078e 23F07003 		bic	r3, r3, #112
 2314 0792 1B04     		lsls	r3, r3, #16
 2315 0794 1B0C     		lsrs	r3, r3, #16
 2316 0796 8380     		strh	r3, [r0, #4]	@ movhi
2487:lib//src/stm32f10x_tim.c **** 
2488:lib//src/stm32f10x_tim.c ****   /* Select the TRGO source */
2489:lib//src/stm32f10x_tim.c ****   TIMx->CR2 |=  TIM_TRGOSource;
 2317              		.loc 1 2489 0
 2318 0798 8388     		ldrh	r3, [r0, #4]
 2319 079a 9BB2     		uxth	r3, r3
 2320 079c 41EA0303 		orr	r3, r1, r3
 2321 07a0 8380     		strh	r3, [r0, #4]	@ movhi
2490:lib//src/stm32f10x_tim.c **** }
 2322              		.loc 1 2490 0
 2323 07a2 7047     		bx	lr
 2324              	.LFE63:
 2326              		.align	2
 2327              		.global	TIM_SelectSlaveMode
 2328              		.thumb
 2329              		.thumb_func
 2331              	TIM_SelectSlaveMode:
 2332              	.LFB64:
2491:lib//src/stm32f10x_tim.c **** 
2492:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2493:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_SelectSlaveMode
2494:lib//src/stm32f10x_tim.c **** * Description    : Selects the TIMx Slave Mode.
2495:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2496:lib//src/stm32f10x_tim.c **** *                    peripheral.
2497:lib//src/stm32f10x_tim.c **** *                  - TIM_SlaveMode: specifies the Timer Slave Mode.
2498:lib//src/stm32f10x_tim.c **** *                    This paramter can be one of the following values:
2499:lib//src/stm32f10x_tim.c **** *                       - TIM_SlaveMode_Reset
2500:lib//src/stm32f10x_tim.c **** *                       - TIM_SlaveMode_Gated
2501:lib//src/stm32f10x_tim.c **** *                       - TIM_SlaveMode_Trigger
2502:lib//src/stm32f10x_tim.c **** *                       - TIM_SlaveMode_External1
2503:lib//src/stm32f10x_tim.c **** * Output         : None
2504:lib//src/stm32f10x_tim.c **** * Return         : None
2505:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2506:lib//src/stm32f10x_tim.c **** void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, u16 TIM_SlaveMode)
2507:lib//src/stm32f10x_tim.c **** {
 2333              		.loc 1 2507 0
 2334              		@ args = 0, pretend = 0, frame = 0
 2335              		@ frame_needed = 0, uses_anonymous_args = 0
 2336              		@ link register save eliminated.
 2337              	.LVL298:
2508:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2509:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2510:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
2511:lib//src/stm32f10x_tim.c **** 
2512:lib//src/stm32f10x_tim.c ****   /* Reset the SMS Bits */
2513:lib//src/stm32f10x_tim.c ****   TIMx->SMCR &= SMCR_SMS_Mask;
 2338              		.loc 1 2513 0
 2339 07a4 0389     		ldrh	r3, [r0, #8]
 2340 07a6 23F00703 		bic	r3, r3, #7
 2341 07aa 1B04     		lsls	r3, r3, #16
 2342 07ac 1B0C     		lsrs	r3, r3, #16
 2343 07ae 0381     		strh	r3, [r0, #8]	@ movhi
2514:lib//src/stm32f10x_tim.c **** 
2515:lib//src/stm32f10x_tim.c ****   /* Select the Slave Mode */
2516:lib//src/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_SlaveMode;
 2344              		.loc 1 2516 0
 2345 07b0 0389     		ldrh	r3, [r0, #8]
 2346 07b2 9BB2     		uxth	r3, r3
 2347 07b4 41EA0303 		orr	r3, r1, r3
 2348 07b8 0381     		strh	r3, [r0, #8]	@ movhi
2517:lib//src/stm32f10x_tim.c **** }
 2349              		.loc 1 2517 0
 2350 07ba 7047     		bx	lr
 2351              	.LFE64:
 2353              		.align	2
 2354              		.global	TIM_SelectMasterSlaveMode
 2355              		.thumb
 2356              		.thumb_func
 2358              	TIM_SelectMasterSlaveMode:
 2359              	.LFB65:
2518:lib//src/stm32f10x_tim.c **** 
2519:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2520:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_SelectMasterSlaveMode
2521:lib//src/stm32f10x_tim.c **** * Description    : Sets or Resets the TIMx Master/Slave Mode.
2522:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2523:lib//src/stm32f10x_tim.c **** *                    peripheral.
2524:lib//src/stm32f10x_tim.c **** *                  - TIM_MasterSlaveMode: specifies the Timer Master Slave Mode.
2525:lib//src/stm32f10x_tim.c **** *                    This paramter can be one of the following values:
2526:lib//src/stm32f10x_tim.c **** *                       - TIM_MasterSlaveMode_Enable: synchronization between the
2527:lib//src/stm32f10x_tim.c **** *                         current timer and its slaves (through TRGO).
2528:lib//src/stm32f10x_tim.c **** *                       - TIM_MasterSlaveMode_Disable: No action
2529:lib//src/stm32f10x_tim.c **** * Output         : None
2530:lib//src/stm32f10x_tim.c **** * Return         : None
2531:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2532:lib//src/stm32f10x_tim.c **** void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, u16 TIM_MasterSlaveMode)
2533:lib//src/stm32f10x_tim.c **** {
 2360              		.loc 1 2533 0
 2361              		@ args = 0, pretend = 0, frame = 0
 2362              		@ frame_needed = 0, uses_anonymous_args = 0
 2363              		@ link register save eliminated.
 2364              	.LVL299:
2534:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2535:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2536:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
2537:lib//src/stm32f10x_tim.c **** 
2538:lib//src/stm32f10x_tim.c ****   /* Reset the MSM Bit */
2539:lib//src/stm32f10x_tim.c ****   TIMx->SMCR &= SMCR_MSM_Reset;
 2365              		.loc 1 2539 0
 2366 07bc 0389     		ldrh	r3, [r0, #8]
 2367 07be 23F08003 		bic	r3, r3, #128
 2368 07c2 1B04     		lsls	r3, r3, #16
 2369 07c4 1B0C     		lsrs	r3, r3, #16
 2370 07c6 0381     		strh	r3, [r0, #8]	@ movhi
2540:lib//src/stm32f10x_tim.c ****   
2541:lib//src/stm32f10x_tim.c ****   /* Set or Reset the MSM Bit */
2542:lib//src/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_MasterSlaveMode;
 2371              		.loc 1 2542 0
 2372 07c8 0389     		ldrh	r3, [r0, #8]
 2373 07ca 9BB2     		uxth	r3, r3
 2374 07cc 41EA0303 		orr	r3, r1, r3
 2375 07d0 0381     		strh	r3, [r0, #8]	@ movhi
2543:lib//src/stm32f10x_tim.c **** }
 2376              		.loc 1 2543 0
 2377 07d2 7047     		bx	lr
 2378              	.LFE65:
 2380              		.align	2
 2381              		.global	TIM_SetCounter
 2382              		.thumb
 2383              		.thumb_func
 2385              	TIM_SetCounter:
 2386              	.LFB66:
2544:lib//src/stm32f10x_tim.c **** 
2545:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2546:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_SetCounter
2547:lib//src/stm32f10x_tim.c **** * Description    : Sets the TIMx Counter Register value
2548:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
2549:lib//src/stm32f10x_tim.c **** *                  - Counter: specifies the Counter register new value.
2550:lib//src/stm32f10x_tim.c **** * Output         : None
2551:lib//src/stm32f10x_tim.c **** * Return         : None
2552:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2553:lib//src/stm32f10x_tim.c **** void TIM_SetCounter(TIM_TypeDef* TIMx, u16 Counter)
2554:lib//src/stm32f10x_tim.c **** {
 2387              		.loc 1 2554 0
 2388              		@ args = 0, pretend = 0, frame = 0
 2389              		@ frame_needed = 0, uses_anonymous_args = 0
 2390              		@ link register save eliminated.
 2391              	.LVL300:
2555:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2556:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2557:lib//src/stm32f10x_tim.c **** 
2558:lib//src/stm32f10x_tim.c ****   /* Set the Counter Register value */
2559:lib//src/stm32f10x_tim.c ****   TIMx->CNT = Counter;
 2392              		.loc 1 2559 0
 2393 07d4 8184     		strh	r1, [r0, #36]	@ movhi
2560:lib//src/stm32f10x_tim.c **** }
 2394              		.loc 1 2560 0
 2395 07d6 7047     		bx	lr
 2396              	.LFE66:
 2398              		.align	2
 2399              		.global	TIM_SetAutoreload
 2400              		.thumb
 2401              		.thumb_func
 2403              	TIM_SetAutoreload:
 2404              	.LFB67:
2561:lib//src/stm32f10x_tim.c **** 
2562:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2563:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_SetAutoreload
2564:lib//src/stm32f10x_tim.c **** * Description    : Sets the TIMx Autoreload Register value
2565:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
2566:lib//src/stm32f10x_tim.c **** *                  - Autoreload: specifies the Autoreload register new value.
2567:lib//src/stm32f10x_tim.c **** * Output         : None
2568:lib//src/stm32f10x_tim.c **** * Return         : None
2569:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2570:lib//src/stm32f10x_tim.c **** void TIM_SetAutoreload(TIM_TypeDef* TIMx, u16 Autoreload)
2571:lib//src/stm32f10x_tim.c **** {
 2405              		.loc 1 2571 0
 2406              		@ args = 0, pretend = 0, frame = 0
 2407              		@ frame_needed = 0, uses_anonymous_args = 0
 2408              		@ link register save eliminated.
 2409              	.LVL301:
2572:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2573:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2574:lib//src/stm32f10x_tim.c **** 
2575:lib//src/stm32f10x_tim.c ****   /* Set the Autoreload Register value */
2576:lib//src/stm32f10x_tim.c ****   TIMx->ARR = Autoreload;
 2410              		.loc 1 2576 0
 2411 07d8 8185     		strh	r1, [r0, #44]	@ movhi
2577:lib//src/stm32f10x_tim.c **** }
 2412              		.loc 1 2577 0
 2413 07da 7047     		bx	lr
 2414              	.LFE67:
 2416              		.align	2
 2417              		.global	TIM_SetCompare1
 2418              		.thumb
 2419              		.thumb_func
 2421              	TIM_SetCompare1:
 2422              	.LFB68:
2578:lib//src/stm32f10x_tim.c **** 
2579:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2580:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_SetCompare1
2581:lib//src/stm32f10x_tim.c **** * Description    : Sets the TIMx Capture Compare1 Register value
2582:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2583:lib//src/stm32f10x_tim.c **** *                    peripheral.
2584:lib//src/stm32f10x_tim.c **** *                  - Compare1: specifies the Capture Compare1 register new value.
2585:lib//src/stm32f10x_tim.c **** * Output         : None
2586:lib//src/stm32f10x_tim.c **** * Return         : None
2587:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2588:lib//src/stm32f10x_tim.c **** void TIM_SetCompare1(TIM_TypeDef* TIMx, u16 Compare1)
2589:lib//src/stm32f10x_tim.c **** {
 2423              		.loc 1 2589 0
 2424              		@ args = 0, pretend = 0, frame = 0
 2425              		@ frame_needed = 0, uses_anonymous_args = 0
 2426              		@ link register save eliminated.
 2427              	.LVL302:
2590:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2591:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2592:lib//src/stm32f10x_tim.c **** 
2593:lib//src/stm32f10x_tim.c ****   /* Set the Capture Compare1 Register value */
2594:lib//src/stm32f10x_tim.c ****   TIMx->CCR1 = Compare1;
 2428              		.loc 1 2594 0
 2429 07dc 8186     		strh	r1, [r0, #52]	@ movhi
2595:lib//src/stm32f10x_tim.c **** }
 2430              		.loc 1 2595 0
 2431 07de 7047     		bx	lr
 2432              	.LFE68:
 2434              		.align	2
 2435              		.global	TIM_SetCompare2
 2436              		.thumb
 2437              		.thumb_func
 2439              	TIM_SetCompare2:
 2440              	.LFB69:
2596:lib//src/stm32f10x_tim.c **** 
2597:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2598:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_SetCompare2
2599:lib//src/stm32f10x_tim.c **** * Description    : Sets the TIMx Capture Compare2 Register value
2600:lib//src/stm32f10x_tim.c **** * Input          :  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2601:lib//src/stm32f10x_tim.c **** *                   peripheral.
2602:lib//src/stm32f10x_tim.c **** *                  - Compare2: specifies the Capture Compare2 register new value.
2603:lib//src/stm32f10x_tim.c **** * Output         : None
2604:lib//src/stm32f10x_tim.c **** * Return         : None
2605:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2606:lib//src/stm32f10x_tim.c **** void TIM_SetCompare2(TIM_TypeDef* TIMx, u16 Compare2)
2607:lib//src/stm32f10x_tim.c **** {
 2441              		.loc 1 2607 0
 2442              		@ args = 0, pretend = 0, frame = 0
 2443              		@ frame_needed = 0, uses_anonymous_args = 0
 2444              		@ link register save eliminated.
 2445              	.LVL303:
2608:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2609:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2610:lib//src/stm32f10x_tim.c **** 
2611:lib//src/stm32f10x_tim.c ****   /* Set the Capture Compare2 Register value */
2612:lib//src/stm32f10x_tim.c ****   TIMx->CCR2 = Compare2;
 2446              		.loc 1 2612 0
 2447 07e0 0187     		strh	r1, [r0, #56]	@ movhi
2613:lib//src/stm32f10x_tim.c **** }
 2448              		.loc 1 2613 0
 2449 07e2 7047     		bx	lr
 2450              	.LFE69:
 2452              		.align	2
 2453              		.global	TIM_SetCompare3
 2454              		.thumb
 2455              		.thumb_func
 2457              	TIM_SetCompare3:
 2458              	.LFB70:
2614:lib//src/stm32f10x_tim.c **** 
2615:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2616:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_SetCompare3
2617:lib//src/stm32f10x_tim.c **** * Description    : Sets the TIMx Capture Compare3 Register value
2618:lib//src/stm32f10x_tim.c **** * Input          :  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2619:lib//src/stm32f10x_tim.c **** *                   peripheral.
2620:lib//src/stm32f10x_tim.c **** *                  - Compare3: specifies the Capture Compare3 register new value.
2621:lib//src/stm32f10x_tim.c **** * Output         : None
2622:lib//src/stm32f10x_tim.c **** * Return         : None
2623:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2624:lib//src/stm32f10x_tim.c **** void TIM_SetCompare3(TIM_TypeDef* TIMx, u16 Compare3)
2625:lib//src/stm32f10x_tim.c **** {
 2459              		.loc 1 2625 0
 2460              		@ args = 0, pretend = 0, frame = 0
 2461              		@ frame_needed = 0, uses_anonymous_args = 0
 2462              		@ link register save eliminated.
 2463              	.LVL304:
2626:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2627:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2628:lib//src/stm32f10x_tim.c **** 
2629:lib//src/stm32f10x_tim.c ****   /* Set the Capture Compare3 Register value */
2630:lib//src/stm32f10x_tim.c ****   TIMx->CCR3 = Compare3;
 2464              		.loc 1 2630 0
 2465 07e4 8187     		strh	r1, [r0, #60]	@ movhi
2631:lib//src/stm32f10x_tim.c **** }
 2466              		.loc 1 2631 0
 2467 07e6 7047     		bx	lr
 2468              	.LFE70:
 2470              		.align	2
 2471              		.global	TIM_SetCompare4
 2472              		.thumb
 2473              		.thumb_func
 2475              	TIM_SetCompare4:
 2476              	.LFB71:
2632:lib//src/stm32f10x_tim.c **** 
2633:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2634:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_SetCompare4
2635:lib//src/stm32f10x_tim.c **** * Description    : Sets the TIMx Capture Compare4 Register value
2636:lib//src/stm32f10x_tim.c **** * Input          :  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2637:lib//src/stm32f10x_tim.c **** *                   peripheral.
2638:lib//src/stm32f10x_tim.c **** *                  - Compare4: specifies the Capture Compare4 register new value.
2639:lib//src/stm32f10x_tim.c **** * Output         : None
2640:lib//src/stm32f10x_tim.c **** * Return         : None
2641:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2642:lib//src/stm32f10x_tim.c **** void TIM_SetCompare4(TIM_TypeDef* TIMx, u16 Compare4)
2643:lib//src/stm32f10x_tim.c **** {
 2477              		.loc 1 2643 0
 2478              		@ args = 0, pretend = 0, frame = 0
 2479              		@ frame_needed = 0, uses_anonymous_args = 0
 2480              		@ link register save eliminated.
 2481              	.LVL305:
2644:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2645:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2646:lib//src/stm32f10x_tim.c **** 
2647:lib//src/stm32f10x_tim.c ****   /* Set the Capture Compare4 Register value */
2648:lib//src/stm32f10x_tim.c ****   TIMx->CCR4 = Compare4;
 2482              		.loc 1 2648 0
 2483 07e8 A0F84010 		strh	r1, [r0, #64]	@ movhi
2649:lib//src/stm32f10x_tim.c **** }
 2484              		.loc 1 2649 0
 2485 07ec 7047     		bx	lr
 2486              	.LFE71:
 2488 07ee 00BF     		.align	2
 2489              		.global	TIM_SetIC1Prescaler
 2490              		.thumb
 2491              		.thumb_func
 2493              	TIM_SetIC1Prescaler:
 2494              	.LFB72:
2650:lib//src/stm32f10x_tim.c **** 
2651:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2652:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_SetIC1Prescaler
2653:lib//src/stm32f10x_tim.c **** * Description    : Sets the TIMx Input Capture 1 prescaler.
2654:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2655:lib//src/stm32f10x_tim.c **** *                    peripheral.
2656:lib//src/stm32f10x_tim.c **** *                  - TIM_ICPSC: specifies the Input Capture1 prescaler
2657:lib//src/stm32f10x_tim.c **** *                    new value.
2658:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
2659:lib//src/stm32f10x_tim.c **** *                       - TIM_ICPSC_DIV1: no prescaler
2660:lib//src/stm32f10x_tim.c **** *                       - TIM_ICPSC_DIV2: capture is done once every 2 events
2661:lib//src/stm32f10x_tim.c **** *                       - TIM_ICPSC_DIV4: capture is done once every 4 events
2662:lib//src/stm32f10x_tim.c **** *                       - TIM_ICPSC_DIV8: capture is done once every 8 events
2663:lib//src/stm32f10x_tim.c **** * Output         : None
2664:lib//src/stm32f10x_tim.c **** * Return         : None
2665:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2666:lib//src/stm32f10x_tim.c **** void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, u16 TIM_ICPSC)
2667:lib//src/stm32f10x_tim.c **** {
 2495              		.loc 1 2667 0
 2496              		@ args = 0, pretend = 0, frame = 0
 2497              		@ frame_needed = 0, uses_anonymous_args = 0
 2498              		@ link register save eliminated.
 2499              	.LVL306:
2668:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2669:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2670:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2671:lib//src/stm32f10x_tim.c **** 
2672:lib//src/stm32f10x_tim.c ****   /* Reset the IC1PSC Bits */
2673:lib//src/stm32f10x_tim.c ****   TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 2500              		.loc 1 2673 0
 2501 07f0 038B     		ldrh	r3, [r0, #24]
 2502 07f2 23F00C03 		bic	r3, r3, #12
 2503 07f6 1B04     		lsls	r3, r3, #16
 2504 07f8 1B0C     		lsrs	r3, r3, #16
 2505 07fa 0383     		strh	r3, [r0, #24]	@ movhi
2674:lib//src/stm32f10x_tim.c **** 
2675:lib//src/stm32f10x_tim.c ****   /* Set the IC1PSC value */
2676:lib//src/stm32f10x_tim.c ****   TIMx->CCMR1 |= TIM_ICPSC;
 2506              		.loc 1 2676 0
 2507 07fc 038B     		ldrh	r3, [r0, #24]
 2508 07fe 9BB2     		uxth	r3, r3
 2509 0800 41EA0303 		orr	r3, r1, r3
 2510 0804 0383     		strh	r3, [r0, #24]	@ movhi
2677:lib//src/stm32f10x_tim.c **** }
 2511              		.loc 1 2677 0
 2512 0806 7047     		bx	lr
 2513              	.LFE72:
 2515              		.align	2
 2516              		.global	TIM_SetIC2Prescaler
 2517              		.thumb
 2518              		.thumb_func
 2520              	TIM_SetIC2Prescaler:
 2521              	.LFB73:
2678:lib//src/stm32f10x_tim.c **** 
2679:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2680:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_SetIC2Prescaler
2681:lib//src/stm32f10x_tim.c **** * Description    : Sets the TIMx Input Capture 2 prescaler.
2682:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2683:lib//src/stm32f10x_tim.c **** *                    peripheral.
2684:lib//src/stm32f10x_tim.c **** *                  - TIM_ICPSC: specifies the Input Capture2 prescaler
2685:lib//src/stm32f10x_tim.c **** *                    new value.
2686:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
2687:lib//src/stm32f10x_tim.c **** *                       - TIM_ICPSC_DIV1: no prescaler
2688:lib//src/stm32f10x_tim.c **** *                       - TIM_ICPSC_DIV2: capture is done once every 2 events
2689:lib//src/stm32f10x_tim.c **** *                       - TIM_ICPSC_DIV4: capture is done once every 4 events
2690:lib//src/stm32f10x_tim.c **** *                       - TIM_ICPSC_DIV8: capture is done once every 8 events
2691:lib//src/stm32f10x_tim.c **** * Output         : None
2692:lib//src/stm32f10x_tim.c **** * Return         : None
2693:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2694:lib//src/stm32f10x_tim.c **** void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, u16 TIM_ICPSC)
2695:lib//src/stm32f10x_tim.c **** {
 2522              		.loc 1 2695 0
 2523              		@ args = 0, pretend = 0, frame = 0
 2524              		@ frame_needed = 0, uses_anonymous_args = 0
 2525              		@ link register save eliminated.
 2526              	.LVL307:
2696:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2697:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2698:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2699:lib//src/stm32f10x_tim.c **** 
2700:lib//src/stm32f10x_tim.c ****   /* Reset the IC2PSC Bits */
2701:lib//src/stm32f10x_tim.c ****   TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 2527              		.loc 1 2701 0
 2528 0808 038B     		ldrh	r3, [r0, #24]
 2529 080a 23F44063 		bic	r3, r3, #3072
 2530 080e 1B04     		lsls	r3, r3, #16
 2531 0810 1B0C     		lsrs	r3, r3, #16
 2532 0812 0383     		strh	r3, [r0, #24]	@ movhi
2702:lib//src/stm32f10x_tim.c **** 
2703:lib//src/stm32f10x_tim.c ****   /* Set the IC2PSC value */
2704:lib//src/stm32f10x_tim.c ****   TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 2533              		.loc 1 2704 0
 2534 0814 038B     		ldrh	r3, [r0, #24]
 2535 0816 9BB2     		uxth	r3, r3
 2536 0818 43EA0123 		orr	r3, r3, r1, lsl #8
 2537 081c 9BB2     		uxth	r3, r3
 2538 081e 0383     		strh	r3, [r0, #24]	@ movhi
2705:lib//src/stm32f10x_tim.c **** }
 2539              		.loc 1 2705 0
 2540 0820 7047     		bx	lr
 2541              	.LFE73:
 2543 0822 00BF     		.align	2
 2544              		.global	TIM_SetIC3Prescaler
 2545              		.thumb
 2546              		.thumb_func
 2548              	TIM_SetIC3Prescaler:
 2549              	.LFB74:
2706:lib//src/stm32f10x_tim.c **** 
2707:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2708:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_SetIC3Prescaler
2709:lib//src/stm32f10x_tim.c **** * Description    : Sets the TIMx Input Capture 3 prescaler.
2710:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2711:lib//src/stm32f10x_tim.c **** *                    peripheral.
2712:lib//src/stm32f10x_tim.c **** *                  - TIM_ICPSC: specifies the Input Capture3 prescaler
2713:lib//src/stm32f10x_tim.c **** *                    new value.
2714:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
2715:lib//src/stm32f10x_tim.c **** *                       - TIM_ICPSC_DIV1: no prescaler
2716:lib//src/stm32f10x_tim.c **** *                       - TIM_ICPSC_DIV2: capture is done once every 2 events
2717:lib//src/stm32f10x_tim.c **** *                       - TIM_ICPSC_DIV4: capture is done once every 4 events
2718:lib//src/stm32f10x_tim.c **** *                       - TIM_ICPSC_DIV8: capture is done once every 8 events
2719:lib//src/stm32f10x_tim.c **** * Output         : None
2720:lib//src/stm32f10x_tim.c **** * Return         : None
2721:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2722:lib//src/stm32f10x_tim.c **** void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, u16 TIM_ICPSC)
2723:lib//src/stm32f10x_tim.c **** {
 2550              		.loc 1 2723 0
 2551              		@ args = 0, pretend = 0, frame = 0
 2552              		@ frame_needed = 0, uses_anonymous_args = 0
 2553              		@ link register save eliminated.
 2554              	.LVL308:
2724:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2725:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2726:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2727:lib//src/stm32f10x_tim.c **** 
2728:lib//src/stm32f10x_tim.c ****   /* Reset the IC3PSC Bits */
2729:lib//src/stm32f10x_tim.c ****   TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 2555              		.loc 1 2729 0
 2556 0824 838B     		ldrh	r3, [r0, #28]
 2557 0826 23F00C03 		bic	r3, r3, #12
 2558 082a 1B04     		lsls	r3, r3, #16
 2559 082c 1B0C     		lsrs	r3, r3, #16
 2560 082e 8383     		strh	r3, [r0, #28]	@ movhi
2730:lib//src/stm32f10x_tim.c **** 
2731:lib//src/stm32f10x_tim.c ****   /* Set the IC3PSC value */
2732:lib//src/stm32f10x_tim.c ****   TIMx->CCMR2 |= TIM_ICPSC;
 2561              		.loc 1 2732 0
 2562 0830 838B     		ldrh	r3, [r0, #28]
 2563 0832 9BB2     		uxth	r3, r3
 2564 0834 41EA0303 		orr	r3, r1, r3
 2565 0838 8383     		strh	r3, [r0, #28]	@ movhi
2733:lib//src/stm32f10x_tim.c **** }
 2566              		.loc 1 2733 0
 2567 083a 7047     		bx	lr
 2568              	.LFE74:
 2570              		.align	2
 2571              		.global	TIM_SetIC4Prescaler
 2572              		.thumb
 2573              		.thumb_func
 2575              	TIM_SetIC4Prescaler:
 2576              	.LFB75:
2734:lib//src/stm32f10x_tim.c **** 
2735:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2736:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_SetIC4Prescaler
2737:lib//src/stm32f10x_tim.c **** * Description    : Sets the TIMx Input Capture 4 prescaler.
2738:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2739:lib//src/stm32f10x_tim.c **** *                    peripheral.
2740:lib//src/stm32f10x_tim.c **** *                  - TIM_ICPSC: specifies the Input Capture4 prescaler
2741:lib//src/stm32f10x_tim.c **** *                    new value.
2742:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
2743:lib//src/stm32f10x_tim.c **** *                      - TIM_ICPSC_DIV1: no prescaler
2744:lib//src/stm32f10x_tim.c **** *                      - TIM_ICPSC_DIV2: capture is done once every 2 events
2745:lib//src/stm32f10x_tim.c **** *                      - TIM_ICPSC_DIV4: capture is done once every 4 events
2746:lib//src/stm32f10x_tim.c **** *                      - TIM_ICPSC_DIV8: capture is done once every 8 events
2747:lib//src/stm32f10x_tim.c **** * Output         : None
2748:lib//src/stm32f10x_tim.c **** * Return         : None
2749:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2750:lib//src/stm32f10x_tim.c **** void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, u16 TIM_ICPSC)
2751:lib//src/stm32f10x_tim.c **** {  
 2577              		.loc 1 2751 0
 2578              		@ args = 0, pretend = 0, frame = 0
 2579              		@ frame_needed = 0, uses_anonymous_args = 0
 2580              		@ link register save eliminated.
 2581              	.LVL309:
2752:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2753:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2754:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2755:lib//src/stm32f10x_tim.c **** 
2756:lib//src/stm32f10x_tim.c ****   /* Reset the IC4PSC Bits */
2757:lib//src/stm32f10x_tim.c ****   TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 2582              		.loc 1 2757 0
 2583 083c 838B     		ldrh	r3, [r0, #28]
 2584 083e 23F44063 		bic	r3, r3, #3072
 2585 0842 1B04     		lsls	r3, r3, #16
 2586 0844 1B0C     		lsrs	r3, r3, #16
 2587 0846 8383     		strh	r3, [r0, #28]	@ movhi
2758:lib//src/stm32f10x_tim.c **** 
2759:lib//src/stm32f10x_tim.c ****   /* Set the IC4PSC value */
2760:lib//src/stm32f10x_tim.c ****   TIMx->CCMR2 |= (u16)(TIM_ICPSC << 8);
 2588              		.loc 1 2760 0
 2589 0848 838B     		ldrh	r3, [r0, #28]
 2590 084a 9BB2     		uxth	r3, r3
 2591 084c 43EA0123 		orr	r3, r3, r1, lsl #8
 2592 0850 9BB2     		uxth	r3, r3
 2593 0852 8383     		strh	r3, [r0, #28]	@ movhi
2761:lib//src/stm32f10x_tim.c **** }
 2594              		.loc 1 2761 0
 2595 0854 7047     		bx	lr
 2596              	.LFE75:
 2598 0856 00BF     		.align	2
 2599              		.global	TIM_SetClockDivision
 2600              		.thumb
 2601              		.thumb_func
 2603              	TIM_SetClockDivision:
 2604              	.LFB76:
2762:lib//src/stm32f10x_tim.c **** 
2763:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2764:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_SetClockDivision
2765:lib//src/stm32f10x_tim.c **** * Description    : Sets the TIMx Clock Division value.
2766:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2767:lib//src/stm32f10x_tim.c **** *                    peripheral.
2768:lib//src/stm32f10x_tim.c **** *                  - TIM_CKD: specifies the clock division value.
2769:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following value:
2770:lib//src/stm32f10x_tim.c **** *                       - TIM_CKD_DIV1: TDTS = Tck_tim
2771:lib//src/stm32f10x_tim.c **** *                       - TIM_CKD_DIV2: TDTS = 2*Tck_tim
2772:lib//src/stm32f10x_tim.c **** *                       - TIM_CKD_DIV4: TDTS = 4*Tck_tim
2773:lib//src/stm32f10x_tim.c **** * Output         : None
2774:lib//src/stm32f10x_tim.c **** * Return         : None
2775:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2776:lib//src/stm32f10x_tim.c **** void TIM_SetClockDivision(TIM_TypeDef* TIMx, u16 TIM_CKD)
2777:lib//src/stm32f10x_tim.c **** {
 2605              		.loc 1 2777 0
 2606              		@ args = 0, pretend = 0, frame = 0
 2607              		@ frame_needed = 0, uses_anonymous_args = 0
 2608              		@ link register save eliminated.
 2609              	.LVL310:
2778:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2779:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2780:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_CKD));
2781:lib//src/stm32f10x_tim.c **** 
2782:lib//src/stm32f10x_tim.c ****   /* Reset the CKD Bits */
2783:lib//src/stm32f10x_tim.c ****   TIMx->CR1 &= CR1_CKD_Mask;
 2610              		.loc 1 2783 0
 2611 0858 0388     		ldrh	r3, [r0, #0]
 2612 085a DBB2     		uxtb	r3, r3
 2613 085c 0380     		strh	r3, [r0, #0]	@ movhi
2784:lib//src/stm32f10x_tim.c **** 
2785:lib//src/stm32f10x_tim.c ****   /* Set the CKD value */
2786:lib//src/stm32f10x_tim.c ****   TIMx->CR1 |= TIM_CKD;
 2614              		.loc 1 2786 0
 2615 085e 0388     		ldrh	r3, [r0, #0]
 2616 0860 9BB2     		uxth	r3, r3
 2617 0862 41EA0303 		orr	r3, r1, r3
 2618 0866 0380     		strh	r3, [r0, #0]	@ movhi
2787:lib//src/stm32f10x_tim.c **** }
 2619              		.loc 1 2787 0
 2620 0868 7047     		bx	lr
 2621              	.LFE76:
 2623 086a 00BF     		.align	2
 2624              		.global	TIM_GetCapture1
 2625              		.thumb
 2626              		.thumb_func
 2628              	TIM_GetCapture1:
 2629              	.LFB77:
2788:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2789:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_GetCapture1
2790:lib//src/stm32f10x_tim.c **** * Description    : Gets the TIMx Input Capture 1 value.
2791:lib//src/stm32f10x_tim.c **** * Input          :  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2792:lib//src/stm32f10x_tim.c **** *                   peripheral.
2793:lib//src/stm32f10x_tim.c **** * Output         : None
2794:lib//src/stm32f10x_tim.c **** * Return         : Capture Compare 1 Register value.
2795:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2796:lib//src/stm32f10x_tim.c **** u16 TIM_GetCapture1(TIM_TypeDef* TIMx)
2797:lib//src/stm32f10x_tim.c **** {
 2630              		.loc 1 2797 0
 2631              		@ args = 0, pretend = 0, frame = 0
 2632              		@ frame_needed = 0, uses_anonymous_args = 0
 2633              		@ link register save eliminated.
 2634              	.LVL311:
2798:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2799:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2800:lib//src/stm32f10x_tim.c **** 
2801:lib//src/stm32f10x_tim.c ****   /* Get the Capture 1 Register value */
2802:lib//src/stm32f10x_tim.c ****   return TIMx->CCR1;
 2635              		.loc 1 2802 0
 2636 086c 808E     		ldrh	r0, [r0, #52]
 2637              	.LVL312:
2803:lib//src/stm32f10x_tim.c **** }
 2638              		.loc 1 2803 0
 2639 086e 80B2     		uxth	r0, r0
 2640 0870 7047     		bx	lr
 2641              	.LFE77:
 2643 0872 00BF     		.align	2
 2644              		.global	TIM_GetCapture2
 2645              		.thumb
 2646              		.thumb_func
 2648              	TIM_GetCapture2:
 2649              	.LFB78:
2804:lib//src/stm32f10x_tim.c **** 
2805:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2806:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_GetCapture2
2807:lib//src/stm32f10x_tim.c **** * Description    : Gets the TIMx Input Capture 2 value.
2808:lib//src/stm32f10x_tim.c **** * Input          :  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2809:lib//src/stm32f10x_tim.c **** *                   peripheral.
2810:lib//src/stm32f10x_tim.c **** * Output         : None
2811:lib//src/stm32f10x_tim.c **** * Return         : Capture Compare 2 Register value.
2812:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2813:lib//src/stm32f10x_tim.c **** u16 TIM_GetCapture2(TIM_TypeDef* TIMx)
2814:lib//src/stm32f10x_tim.c **** {
 2650              		.loc 1 2814 0
 2651              		@ args = 0, pretend = 0, frame = 0
 2652              		@ frame_needed = 0, uses_anonymous_args = 0
 2653              		@ link register save eliminated.
 2654              	.LVL313:
2815:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2816:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2817:lib//src/stm32f10x_tim.c **** 
2818:lib//src/stm32f10x_tim.c ****   /* Get the Capture 2 Register value */
2819:lib//src/stm32f10x_tim.c ****   return TIMx->CCR2;
 2655              		.loc 1 2819 0
 2656 0874 008F     		ldrh	r0, [r0, #56]
 2657              	.LVL314:
2820:lib//src/stm32f10x_tim.c **** }
 2658              		.loc 1 2820 0
 2659 0876 80B2     		uxth	r0, r0
 2660 0878 7047     		bx	lr
 2661              	.LFE78:
 2663 087a 00BF     		.align	2
 2664              		.global	TIM_GetCapture3
 2665              		.thumb
 2666              		.thumb_func
 2668              	TIM_GetCapture3:
 2669              	.LFB79:
2821:lib//src/stm32f10x_tim.c **** 
2822:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2823:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_GetCapture3
2824:lib//src/stm32f10x_tim.c **** * Description    : Gets the TIMx Input Capture 3 value.
2825:lib//src/stm32f10x_tim.c **** * Input          :  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2826:lib//src/stm32f10x_tim.c **** *                   peripheral.
2827:lib//src/stm32f10x_tim.c **** * Output         : None
2828:lib//src/stm32f10x_tim.c **** * Return         : Capture Compare 3 Register value.
2829:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2830:lib//src/stm32f10x_tim.c **** u16 TIM_GetCapture3(TIM_TypeDef* TIMx)
2831:lib//src/stm32f10x_tim.c **** {
 2670              		.loc 1 2831 0
 2671              		@ args = 0, pretend = 0, frame = 0
 2672              		@ frame_needed = 0, uses_anonymous_args = 0
 2673              		@ link register save eliminated.
 2674              	.LVL315:
2832:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2833:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx)); 
2834:lib//src/stm32f10x_tim.c **** 
2835:lib//src/stm32f10x_tim.c ****   /* Get the Capture 3 Register value */
2836:lib//src/stm32f10x_tim.c ****   return TIMx->CCR3;
 2675              		.loc 1 2836 0
 2676 087c 808F     		ldrh	r0, [r0, #60]
 2677              	.LVL316:
2837:lib//src/stm32f10x_tim.c **** }
 2678              		.loc 1 2837 0
 2679 087e 80B2     		uxth	r0, r0
 2680 0880 7047     		bx	lr
 2681              	.LFE79:
 2683 0882 00BF     		.align	2
 2684              		.global	TIM_GetCapture4
 2685              		.thumb
 2686              		.thumb_func
 2688              	TIM_GetCapture4:
 2689              	.LFB80:
2838:lib//src/stm32f10x_tim.c **** 
2839:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2840:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_GetCapture4
2841:lib//src/stm32f10x_tim.c **** * Description    : Gets the TIMx Input Capture 4 value.
2842:lib//src/stm32f10x_tim.c **** * Input          :  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
2843:lib//src/stm32f10x_tim.c **** *                   peripheral.
2844:lib//src/stm32f10x_tim.c **** * Output         : None
2845:lib//src/stm32f10x_tim.c **** * Return         : Capture Compare 4 Register value.
2846:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2847:lib//src/stm32f10x_tim.c **** u16 TIM_GetCapture4(TIM_TypeDef* TIMx)
2848:lib//src/stm32f10x_tim.c **** {
 2690              		.loc 1 2848 0
 2691              		@ args = 0, pretend = 0, frame = 0
 2692              		@ frame_needed = 0, uses_anonymous_args = 0
 2693              		@ link register save eliminated.
 2694              	.LVL317:
2849:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2850:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_123458_PERIPH(TIMx));
2851:lib//src/stm32f10x_tim.c **** 
2852:lib//src/stm32f10x_tim.c ****   /* Get the Capture 4 Register value */
2853:lib//src/stm32f10x_tim.c ****   return TIMx->CCR4;
 2695              		.loc 1 2853 0
 2696 0884 B0F84000 		ldrh	r0, [r0, #64]
 2697              	.LVL318:
2854:lib//src/stm32f10x_tim.c **** }
 2698              		.loc 1 2854 0
 2699 0888 80B2     		uxth	r0, r0
 2700 088a 7047     		bx	lr
 2701              	.LFE80:
 2703              		.align	2
 2704              		.global	TIM_GetCounter
 2705              		.thumb
 2706              		.thumb_func
 2708              	TIM_GetCounter:
 2709              	.LFB81:
2855:lib//src/stm32f10x_tim.c **** 
2856:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2857:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_GetCounter
2858:lib//src/stm32f10x_tim.c **** * Description    : Gets the TIMx Counter value.
2859:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
2860:lib//src/stm32f10x_tim.c **** * Output         : None
2861:lib//src/stm32f10x_tim.c **** * Return         : Counter Register value.
2862:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2863:lib//src/stm32f10x_tim.c **** u16 TIM_GetCounter(TIM_TypeDef* TIMx)
2864:lib//src/stm32f10x_tim.c **** {
 2710              		.loc 1 2864 0
 2711              		@ args = 0, pretend = 0, frame = 0
 2712              		@ frame_needed = 0, uses_anonymous_args = 0
 2713              		@ link register save eliminated.
 2714              	.LVL319:
2865:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2866:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2867:lib//src/stm32f10x_tim.c **** 
2868:lib//src/stm32f10x_tim.c ****   /* Get the Counter Register value */
2869:lib//src/stm32f10x_tim.c ****   return TIMx->CNT;
 2715              		.loc 1 2869 0
 2716 088c 808C     		ldrh	r0, [r0, #36]
 2717              	.LVL320:
2870:lib//src/stm32f10x_tim.c **** }
 2718              		.loc 1 2870 0
 2719 088e 80B2     		uxth	r0, r0
 2720 0890 7047     		bx	lr
 2721              	.LFE81:
 2723 0892 00BF     		.align	2
 2724              		.global	TIM_GetPrescaler
 2725              		.thumb
 2726              		.thumb_func
 2728              	TIM_GetPrescaler:
 2729              	.LFB82:
2871:lib//src/stm32f10x_tim.c **** 
2872:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2873:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_GetPrescaler
2874:lib//src/stm32f10x_tim.c **** * Description    : Gets the TIMx Prescaler value.
2875:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
2876:lib//src/stm32f10x_tim.c **** * Output         : None
2877:lib//src/stm32f10x_tim.c **** * Return         : Prescaler Register value.
2878:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2879:lib//src/stm32f10x_tim.c **** u16 TIM_GetPrescaler(TIM_TypeDef* TIMx)
2880:lib//src/stm32f10x_tim.c **** {
 2730              		.loc 1 2880 0
 2731              		@ args = 0, pretend = 0, frame = 0
 2732              		@ frame_needed = 0, uses_anonymous_args = 0
 2733              		@ link register save eliminated.
 2734              	.LVL321:
2881:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2882:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2883:lib//src/stm32f10x_tim.c **** 
2884:lib//src/stm32f10x_tim.c ****   /* Get the Prescaler Register value */
2885:lib//src/stm32f10x_tim.c ****   return TIMx->PSC;
 2735              		.loc 1 2885 0
 2736 0894 008D     		ldrh	r0, [r0, #40]
 2737              	.LVL322:
2886:lib//src/stm32f10x_tim.c **** }
 2738              		.loc 1 2886 0
 2739 0896 80B2     		uxth	r0, r0
 2740 0898 7047     		bx	lr
 2741              	.LFE82:
 2743 089a 00BF     		.align	2
 2744              		.global	TIM_GetFlagStatus
 2745              		.thumb
 2746              		.thumb_func
 2748              	TIM_GetFlagStatus:
 2749              	.LFB83:
2887:lib//src/stm32f10x_tim.c **** 
2888:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2889:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_GetFlagStatus
2890:lib//src/stm32f10x_tim.c **** * Description    : Checks whether the specified TIM flag is set or not.
2891:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
2892:lib//src/stm32f10x_tim.c **** *                  - TIM_FLAG: specifies the flag to check.
2893:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
2894:lib//src/stm32f10x_tim.c **** *                       - TIM_FLAG_Update: TIM update Flag
2895:lib//src/stm32f10x_tim.c **** *                       - TIM_FLAG_CC1: TIM Capture Compare 1 Flag
2896:lib//src/stm32f10x_tim.c **** *                       - TIM_FLAG_CC2: TIM Capture Compare 2 Flag
2897:lib//src/stm32f10x_tim.c **** *                       - TIM_FLAG_CC3: TIM Capture Compare 3 Flag
2898:lib//src/stm32f10x_tim.c **** *                       - TIM_FLAG_CC4: TIM Capture Compare 4 Flag
2899:lib//src/stm32f10x_tim.c **** *                       - TIM_FLAG_COM: TIM Commutation Flag
2900:lib//src/stm32f10x_tim.c **** *                       - TIM_FLAG_Trigger: TIM Trigger Flag
2901:lib//src/stm32f10x_tim.c **** *                       - TIM_FLAG_Break: TIM Break Flag
2902:lib//src/stm32f10x_tim.c **** *                       - TIM_FLAG_CC1OF: TIM Capture Compare 1 overcapture Flag
2903:lib//src/stm32f10x_tim.c **** *                       - TIM_FLAG_CC2OF: TIM Capture Compare 2 overcapture Flag
2904:lib//src/stm32f10x_tim.c **** *                       - TIM_FLAG_CC3OF: TIM Capture Compare 3 overcapture Flag
2905:lib//src/stm32f10x_tim.c **** *                       - TIM_FLAG_CC4OF: TIM Capture Compare 4 overcapture Flag
2906:lib//src/stm32f10x_tim.c **** * Output         : None
2907:lib//src/stm32f10x_tim.c **** * Return         : The new state of TIM_FLAG (SET or RESET).
2908:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2909:lib//src/stm32f10x_tim.c **** FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, u16 TIM_FLAG)
2910:lib//src/stm32f10x_tim.c **** { 
 2750              		.loc 1 2910 0
 2751              		@ args = 0, pretend = 0, frame = 0
 2752              		@ frame_needed = 0, uses_anonymous_args = 0
 2753              		@ link register save eliminated.
 2754              	.LVL323:
2911:lib//src/stm32f10x_tim.c ****   ITStatus bitstatus = RESET;  
2912:lib//src/stm32f10x_tim.c **** 
2913:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2914:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2915:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
2916:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_PERIPH_FLAG(TIMx, TIM_FLAG));
2917:lib//src/stm32f10x_tim.c ****   
2918:lib//src/stm32f10x_tim.c ****   if ((TIMx->SR & TIM_FLAG) != (u16)RESET)
 2755              		.loc 1 2918 0
 2756 089c 038A     		ldrh	r3, [r0, #16]
 2757 089e 1942     		tst	r1, r3
2919:lib//src/stm32f10x_tim.c ****   {
2920:lib//src/stm32f10x_tim.c ****     bitstatus = SET;
2921:lib//src/stm32f10x_tim.c ****   }
2922:lib//src/stm32f10x_tim.c ****   else
2923:lib//src/stm32f10x_tim.c ****   {
2924:lib//src/stm32f10x_tim.c ****     bitstatus = RESET;
2925:lib//src/stm32f10x_tim.c ****   }
2926:lib//src/stm32f10x_tim.c ****   return bitstatus;
2927:lib//src/stm32f10x_tim.c **** }
 2758              		.loc 1 2927 0
 2759 08a0 0CBF     		ite	eq
 2760 08a2 0020     		moveq	r0, #0
 2761 08a4 0120     		movne	r0, #1
 2762              	.LVL324:
 2763 08a6 7047     		bx	lr
 2764              	.LFE83:
 2766              		.align	2
 2767              		.global	TIM_ClearFlag
 2768              		.thumb
 2769              		.thumb_func
 2771              	TIM_ClearFlag:
 2772              	.LFB84:
2928:lib//src/stm32f10x_tim.c **** 
2929:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2930:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_ClearFlag
2931:lib//src/stm32f10x_tim.c **** * Description    : Clears the TIMx's pending flags.
2932:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
2933:lib//src/stm32f10x_tim.c **** *                  - TIM_FLAG: specifies the flag bit to clear.
2934:lib//src/stm32f10x_tim.c **** *                    This parameter can be any combination of the following values:
2935:lib//src/stm32f10x_tim.c **** *                       - TIM_FLAG_Update: TIM update Flag
2936:lib//src/stm32f10x_tim.c **** *                       - TIM_FLAG_CC1: TIM Capture Compare 1 Flag
2937:lib//src/stm32f10x_tim.c **** *                       - TIM_FLAG_CC2: TIM Capture Compare 2 Flag
2938:lib//src/stm32f10x_tim.c **** *                       - TIM_FLAG_CC3: TIM Capture Compare 3 Flag
2939:lib//src/stm32f10x_tim.c **** *                       - TIM_FLAG_CC4: TIM Capture Compare 4 Flag
2940:lib//src/stm32f10x_tim.c **** *                       - TIM_FLAG_COM: TIM Commutation Flag
2941:lib//src/stm32f10x_tim.c **** *                       - TIM_FLAG_Trigger: TIM Trigger Flag
2942:lib//src/stm32f10x_tim.c **** *                       - TIM_FLAG_Break: TIM Break Flag
2943:lib//src/stm32f10x_tim.c **** *                       - TIM_FLAG_CC1OF: TIM Capture Compare 1 overcapture Flag
2944:lib//src/stm32f10x_tim.c **** *                       - TIM_FLAG_CC2OF: TIM Capture Compare 2 overcapture Flag
2945:lib//src/stm32f10x_tim.c **** *                       - TIM_FLAG_CC3OF: TIM Capture Compare 3 overcapture Flag
2946:lib//src/stm32f10x_tim.c **** *                       - TIM_FLAG_CC4OF: TIM Capture Compare 4 overcapture Flag
2947:lib//src/stm32f10x_tim.c **** * Output         : None
2948:lib//src/stm32f10x_tim.c **** * Return         : None
2949:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2950:lib//src/stm32f10x_tim.c **** void TIM_ClearFlag(TIM_TypeDef* TIMx, u16 TIM_FLAG)
2951:lib//src/stm32f10x_tim.c **** {  
 2773              		.loc 1 2951 0
 2774              		@ args = 0, pretend = 0, frame = 0
 2775              		@ frame_needed = 0, uses_anonymous_args = 0
 2776              		@ link register save eliminated.
 2777              	.LVL325:
2952:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2953:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2954:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_CLEAR_FLAG(TIMx, TIM_FLAG));
2955:lib//src/stm32f10x_tim.c ****    
2956:lib//src/stm32f10x_tim.c ****   /* Clear the flags */
2957:lib//src/stm32f10x_tim.c ****   TIMx->SR = (u16)~TIM_FLAG;
 2778              		.loc 1 2957 0
 2779 08a8 C943     		mvns	r1, r1
 2780              	.LVL326:
 2781 08aa 89B2     		uxth	r1, r1
 2782 08ac 0182     		strh	r1, [r0, #16]	@ movhi
2958:lib//src/stm32f10x_tim.c **** }
 2783              		.loc 1 2958 0
 2784 08ae 7047     		bx	lr
 2785              	.LFE84:
 2787              		.align	2
 2788              		.global	TIM_GetITStatus
 2789              		.thumb
 2790              		.thumb_func
 2792              	TIM_GetITStatus:
 2793              	.LFB85:
2959:lib//src/stm32f10x_tim.c **** 
2960:lib//src/stm32f10x_tim.c **** /*******************************************************************************
2961:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_GetITStatus
2962:lib//src/stm32f10x_tim.c **** * Description    : Checks whether the TIM interrupt has occurred or not.
2963:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
2964:lib//src/stm32f10x_tim.c **** *                  - TIM_IT: specifies the TIM interrupt source to check.
2965:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
2966:lib//src/stm32f10x_tim.c **** *                       - TIM_IT_Update: TIM update Interrupt source
2967:lib//src/stm32f10x_tim.c **** *                       - TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2968:lib//src/stm32f10x_tim.c **** *                       - TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2969:lib//src/stm32f10x_tim.c **** *                       - TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2970:lib//src/stm32f10x_tim.c **** *                       - TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2971:lib//src/stm32f10x_tim.c **** *                       - TIM_IT_COM: TIM Commutation Interrupt
2972:lib//src/stm32f10x_tim.c **** *                         source
2973:lib//src/stm32f10x_tim.c **** *                       - TIM_IT_Trigger: TIM Trigger Interrupt source
2974:lib//src/stm32f10x_tim.c **** *                       - TIM_IT_Break: TIM Break Interrupt source
2975:lib//src/stm32f10x_tim.c **** * Output         : None
2976:lib//src/stm32f10x_tim.c **** * Return         : The new state of the TIM_IT(SET or RESET).
2977:lib//src/stm32f10x_tim.c **** *******************************************************************************/
2978:lib//src/stm32f10x_tim.c **** ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, u16 TIM_IT)
2979:lib//src/stm32f10x_tim.c **** {
 2794              		.loc 1 2979 0
 2795              		@ args = 0, pretend = 0, frame = 0
 2796              		@ frame_needed = 0, uses_anonymous_args = 0
 2797              		@ link register save eliminated.
 2798              	.LVL327:
2980:lib//src/stm32f10x_tim.c ****   ITStatus bitstatus = RESET;  
2981:lib//src/stm32f10x_tim.c ****   u16 itstatus = 0x0, itenable = 0x0;
2982:lib//src/stm32f10x_tim.c **** 
2983:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
2984:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2985:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_GET_IT(TIM_IT));
2986:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
2987:lib//src/stm32f10x_tim.c ****    
2988:lib//src/stm32f10x_tim.c ****   itstatus = TIMx->SR & TIM_IT;
 2799              		.loc 1 2988 0
 2800 08b0 038A     		ldrh	r3, [r0, #16]
2989:lib//src/stm32f10x_tim.c ****   
2990:lib//src/stm32f10x_tim.c ****   itenable = TIMx->DIER & TIM_IT;
 2801              		.loc 1 2990 0
 2802 08b2 8289     		ldrh	r2, [r0, #12]
2991:lib//src/stm32f10x_tim.c **** 
2992:lib//src/stm32f10x_tim.c ****   if ((itstatus != (u16)RESET) && (itenable != (u16)RESET))
 2803              		.loc 1 2992 0
 2804 08b4 11EA0300 		ands	r0, r1, r3
 2805              	.LVL328:
 2806              		.loc 1 2990 0
 2807 08b8 92B2     		uxth	r2, r2
 2808              		.loc 1 2992 0
 2809 08ba 03D0     		beq	.L223
 2810 08bc 1142     		tst	r1, r2
 2811 08be 0CBF     		ite	eq
 2812 08c0 0020     		moveq	r0, #0
 2813 08c2 0120     		movne	r0, #1
 2814              	.LVL329:
 2815              	.L223:
 2816              	.LVL330:
2993:lib//src/stm32f10x_tim.c ****   {
2994:lib//src/stm32f10x_tim.c ****     bitstatus = SET;
2995:lib//src/stm32f10x_tim.c ****   }
2996:lib//src/stm32f10x_tim.c ****   else
2997:lib//src/stm32f10x_tim.c ****   {
2998:lib//src/stm32f10x_tim.c ****     bitstatus = RESET;
2999:lib//src/stm32f10x_tim.c ****   }
3000:lib//src/stm32f10x_tim.c ****   return bitstatus;
3001:lib//src/stm32f10x_tim.c **** }
 2817              		.loc 1 3001 0
 2818 08c4 7047     		bx	lr
 2819              	.LFE85:
 2821 08c6 00BF     		.align	2
 2822              		.global	TIM_ClearITPendingBit
 2823              		.thumb
 2824              		.thumb_func
 2826              	TIM_ClearITPendingBit:
 2827              	.LFB86:
3002:lib//src/stm32f10x_tim.c **** 
3003:lib//src/stm32f10x_tim.c **** /*******************************************************************************
3004:lib//src/stm32f10x_tim.c **** * Function Name  : TIM_ClearITPendingBit
3005:lib//src/stm32f10x_tim.c **** * Description    : Clears the TIMx's interrupt pending bits.
3006:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
3007:lib//src/stm32f10x_tim.c **** *                  - TIM_IT: specifies the pending bit to clear.
3008:lib//src/stm32f10x_tim.c **** *                    This parameter can be any combination of the following values:
3009:lib//src/stm32f10x_tim.c **** *                       - TIM_IT_Update: TIM1 update Interrupt source
3010:lib//src/stm32f10x_tim.c **** *                       - TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
3011:lib//src/stm32f10x_tim.c **** *                       - TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
3012:lib//src/stm32f10x_tim.c **** *                       - TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
3013:lib//src/stm32f10x_tim.c **** *                       - TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
3014:lib//src/stm32f10x_tim.c **** *                       - TIM_IT_COM: TIM Commutation Interrupt
3015:lib//src/stm32f10x_tim.c **** *                         source
3016:lib//src/stm32f10x_tim.c **** *                       - TIM_IT_Trigger: TIM Trigger Interrupt source
3017:lib//src/stm32f10x_tim.c **** *                       - TIM_IT_Break: TIM Break Interrupt source
3018:lib//src/stm32f10x_tim.c **** * Output         : None
3019:lib//src/stm32f10x_tim.c **** * Return         : None
3020:lib//src/stm32f10x_tim.c **** *******************************************************************************/
3021:lib//src/stm32f10x_tim.c **** void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, u16 TIM_IT)
3022:lib//src/stm32f10x_tim.c **** {
 2828              		.loc 1 3022 0
 2829              		@ args = 0, pretend = 0, frame = 0
 2830              		@ frame_needed = 0, uses_anonymous_args = 0
 2831              		@ link register save eliminated.
 2832              	.LVL331:
3023:lib//src/stm32f10x_tim.c ****   /* Check the parameters */
3024:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
3025:lib//src/stm32f10x_tim.c ****   assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
3026:lib//src/stm32f10x_tim.c **** 
3027:lib//src/stm32f10x_tim.c ****   /* Clear the IT pending Bit */
3028:lib//src/stm32f10x_tim.c ****   TIMx->SR = (u16)~TIM_IT;
 2833              		.loc 1 3028 0
 2834 08c8 C943     		mvns	r1, r1
 2835              	.LVL332:
 2836 08ca 89B2     		uxth	r1, r1
 2837 08cc 0182     		strh	r1, [r0, #16]	@ movhi
3029:lib//src/stm32f10x_tim.c **** }
 2838              		.loc 1 3029 0
 2839 08ce 7047     		bx	lr
 2840              	.LFE86:
 2842              		.align	2
 2843              		.thumb
 2844              		.thumb_func
 2846              	TI1_Config:
 2847              	.LFB87:
3030:lib//src/stm32f10x_tim.c **** 
3031:lib//src/stm32f10x_tim.c **** /*******************************************************************************
3032:lib//src/stm32f10x_tim.c **** * Function Name  : TI1_Config
3033:lib//src/stm32f10x_tim.c **** * Description    : Configure the TI1 as Input.
3034:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
3035:lib//src/stm32f10x_tim.c **** *                    peripheral.
3036:lib//src/stm32f10x_tim.c **** *                  - TIM_ICPolarity : The Input Polarity.
3037:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
3038:lib//src/stm32f10x_tim.c **** *                       - TIM_ICPolarity_Rising
3039:lib//src/stm32f10x_tim.c **** *                       - TIM_ICPolarity_Falling
3040:lib//src/stm32f10x_tim.c **** *                  - TIM_ICSelection: specifies the input to be used.
3041:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
3042:lib//src/stm32f10x_tim.c **** *                       - TIM_ICSelection_DirectTI: TIM Input 1 is selected to
3043:lib//src/stm32f10x_tim.c **** *                         be connected to IC1.
3044:lib//src/stm32f10x_tim.c **** *                       - TIM_ICSelection_IndirectTI: TIM Input 1 is selected to
3045:lib//src/stm32f10x_tim.c **** *                         be connected to IC2.
3046:lib//src/stm32f10x_tim.c **** *                       - TIM_ICSelection_TRC: TIM Input 1 is selected to be
3047:lib//src/stm32f10x_tim.c **** *                         connected to TRC.
3048:lib//src/stm32f10x_tim.c **** *                  - TIM_ICFilter: Specifies the Input Capture Filter.
3049:lib//src/stm32f10x_tim.c **** *                    This parameter must be a value between 0x00 and 0x0F.
3050:lib//src/stm32f10x_tim.c **** * Output         : None
3051:lib//src/stm32f10x_tim.c **** * Return         : None
3052:lib//src/stm32f10x_tim.c **** *******************************************************************************/
3053:lib//src/stm32f10x_tim.c **** static void TI1_Config(TIM_TypeDef* TIMx, u16 TIM_ICPolarity, u16 TIM_ICSelection,
3054:lib//src/stm32f10x_tim.c ****                        u16 TIM_ICFilter)
3055:lib//src/stm32f10x_tim.c **** {
 2848              		.loc 1 3055 0
 2849              		@ args = 0, pretend = 0, frame = 0
 2850              		@ frame_needed = 0, uses_anonymous_args = 0
 2851              	.LVL333:
3056:lib//src/stm32f10x_tim.c ****   u16 tmpccmr1 = 0, tmpccer = 0;
3057:lib//src/stm32f10x_tim.c **** 
3058:lib//src/stm32f10x_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
3059:lib//src/stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC1E_Reset;
 2852              		.loc 1 3059 0
 2853 08d0 B0F820C0 		ldrh	ip, [r0, #32]
 2854              		.loc 1 3055 0
 2855 08d4 10B5     		push	{r4, lr}
 2856              	.LCFI9:
 2857              		.loc 1 3059 0
 2858 08d6 2CF0010C 		bic	ip, ip, #1
 2859 08da 4FEA0C4C 		lsl	ip, ip, #16
 2860 08de 4FEA1C4C 		lsr	ip, ip, #16
 2861 08e2 A0F820C0 		strh	ip, [r0, #32]	@ movhi
3060:lib//src/stm32f10x_tim.c **** 
3061:lib//src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2862              		.loc 1 3061 0
 2863 08e6 048B     		ldrh	r4, [r0, #24]
3062:lib//src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 2864              		.loc 1 3062 0
 2865 08e8 B0F820C0 		ldrh	ip, [r0, #32]
 2866              		.loc 1 3061 0
 2867 08ec A4B2     		uxth	r4, r4
 2868              	.LVL334:
 2869              		.loc 1 3062 0
 2870 08ee 1FFA8CFC 		uxth	ip, ip
 2871              	.LVL335:
3063:lib//src/stm32f10x_tim.c **** 
3064:lib//src/stm32f10x_tim.c ****   /* Select the Input and set the filter */
3065:lib//src/stm32f10x_tim.c ****   tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
3066:lib//src/stm32f10x_tim.c ****   tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 2872              		.loc 1 3066 0
 2873 08f2 24F0F304 		bic	r4, r4, #243
 2874              	.LVL336:
 2875 08f6 42EA0404 		orr	r4, r2, r4
3067:lib//src/stm32f10x_tim.c **** 
3068:lib//src/stm32f10x_tim.c ****   /* Select the Polarity and set the CC1E Bit */
3069:lib//src/stm32f10x_tim.c ****   tmpccer &= CCER_CC1P_Reset;
3070:lib//src/stm32f10x_tim.c ****   tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 2876              		.loc 1 3070 0
 2877 08fa 2CF0020C 		bic	ip, ip, #2
 2878              	.LVL337:
 2879              		.loc 1 3066 0
 2880 08fe 44EA0314 		orr	r4, r4, r3, lsl #4
 2881              		.loc 1 3070 0
 2882 0902 4CF0010C 		orr	ip, ip, #1
 2883 0906 4CEA010C 		orr	ip, ip, r1
 2884              	.LVL338:
 2885              		.loc 1 3066 0
 2886 090a A4B2     		uxth	r4, r4
 2887              	.LVL339:
3071:lib//src/stm32f10x_tim.c **** 
3072:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
3073:lib//src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 2888              		.loc 1 3073 0
 2889 090c 0483     		strh	r4, [r0, #24]	@ movhi
3074:lib//src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 2890              		.loc 1 3074 0
 2891 090e A0F820C0 		strh	ip, [r0, #32]	@ movhi
3075:lib//src/stm32f10x_tim.c **** }
 2892              		.loc 1 3075 0
 2893 0912 10BD     		pop	{r4, pc}
 2894              	.LFE87:
 2896              		.align	2
 2897              		.thumb
 2898              		.thumb_func
 2900              	TI2_Config:
 2901              	.LFB88:
3076:lib//src/stm32f10x_tim.c **** 
3077:lib//src/stm32f10x_tim.c **** /*******************************************************************************
3078:lib//src/stm32f10x_tim.c **** * Function Name  : TI2_Config
3079:lib//src/stm32f10x_tim.c **** * Description    : Configure the TI2 as Input.
3080:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
3081:lib//src/stm32f10x_tim.c **** *                    peripheral.
3082:lib//src/stm32f10x_tim.c **** *                  - TIM_ICPolarity : The Input Polarity.
3083:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
3084:lib//src/stm32f10x_tim.c **** *                       - TIM_ICPolarity_Rising
3085:lib//src/stm32f10x_tim.c **** *                       - TIM_ICPolarity_Falling
3086:lib//src/stm32f10x_tim.c **** *                  - TIM_ICSelection: specifies the input to be used.
3087:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
3088:lib//src/stm32f10x_tim.c **** *                       - TIM_ICSelection_DirectTI: TIM Input 2 is selected to
3089:lib//src/stm32f10x_tim.c **** *                         be connected to IC2.
3090:lib//src/stm32f10x_tim.c **** *                       - TIM_ICSelection_IndirectTI: TIM Input 2 is selected to
3091:lib//src/stm32f10x_tim.c **** *                         be connected to IC1.
3092:lib//src/stm32f10x_tim.c **** *                       - TIM_ICSelection_TRC: TIM Input 2 is selected to be
3093:lib//src/stm32f10x_tim.c **** *                         connected to TRC.
3094:lib//src/stm32f10x_tim.c **** *                  - TIM_ICFilter: Specifies the Input Capture Filter.
3095:lib//src/stm32f10x_tim.c **** *                    This parameter must be a value between 0x00 and 0x0F.
3096:lib//src/stm32f10x_tim.c **** * Output         : None
3097:lib//src/stm32f10x_tim.c **** * Return         : None
3098:lib//src/stm32f10x_tim.c **** *******************************************************************************/
3099:lib//src/stm32f10x_tim.c **** static void TI2_Config(TIM_TypeDef* TIMx, u16 TIM_ICPolarity, u16 TIM_ICSelection,
3100:lib//src/stm32f10x_tim.c ****                        u16 TIM_ICFilter)
3101:lib//src/stm32f10x_tim.c **** {
 2902              		.loc 1 3101 0
 2903              		@ args = 0, pretend = 0, frame = 0
 2904              		@ frame_needed = 0, uses_anonymous_args = 0
 2905              	.LVL340:
3102:lib//src/stm32f10x_tim.c ****   u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;
3103:lib//src/stm32f10x_tim.c **** 
3104:lib//src/stm32f10x_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
3105:lib//src/stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC2E_Reset;
 2906              		.loc 1 3105 0
 2907 0914 B0F820C0 		ldrh	ip, [r0, #32]
 2908              		.loc 1 3101 0
 2909 0918 10B5     		push	{r4, lr}
 2910              	.LCFI10:
 2911              		.loc 1 3105 0
 2912 091a 2CF0100C 		bic	ip, ip, #16
 2913 091e 4FEA0C4C 		lsl	ip, ip, #16
 2914 0922 4FEA1C4C 		lsr	ip, ip, #16
 2915 0926 A0F820C0 		strh	ip, [r0, #32]	@ movhi
3106:lib//src/stm32f10x_tim.c **** 
3107:lib//src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2916              		.loc 1 3107 0
 2917 092a B0F818C0 		ldrh	ip, [r0, #24]
3108:lib//src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 2918              		.loc 1 3108 0
 2919 092e 048C     		ldrh	r4, [r0, #32]
3109:lib//src/stm32f10x_tim.c ****   tmp = (u16)(TIM_ICPolarity << 4);
3110:lib//src/stm32f10x_tim.c **** 
3111:lib//src/stm32f10x_tim.c ****   /* Select the Input and set the filter */
3112:lib//src/stm32f10x_tim.c ****   tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 2920              		.loc 1 3112 0
 2921 0930 2CF4407C 		bic	ip, ip, #768
 2922              	.LVL341:
 2923              		.loc 1 3108 0
 2924 0934 A4B2     		uxth	r4, r4
 2925              	.LVL342:
 2926              		.loc 1 3112 0
 2927 0936 4FEA0C5C 		lsl	ip, ip, #20
 2928              	.LVL343:
 2929 093a 4FEA1C5C 		lsr	ip, ip, #20
 2930              	.LVL344:
3113:lib//src/stm32f10x_tim.c ****   tmpccmr1 |= (u16)(TIM_ICFilter << 12);
3114:lib//src/stm32f10x_tim.c ****   tmpccmr1 |= (u16)(TIM_ICSelection << 8);
3115:lib//src/stm32f10x_tim.c **** 
3116:lib//src/stm32f10x_tim.c ****   /* Select the Polarity and set the CC2E Bit */
3117:lib//src/stm32f10x_tim.c ****   tmpccer &= CCER_CC2P_Reset;
3118:lib//src/stm32f10x_tim.c ****   tmpccer |=  tmp | CCER_CC2E_Set;
 2931              		.loc 1 3118 0
 2932 093e 24F02004 		bic	r4, r4, #32
 2933              	.LVL345:
 2934              		.loc 1 3113 0
 2935 0942 4CEA022C 		orr	ip, ip, r2, lsl #8
 2936              	.LVL346:
 2937              		.loc 1 3118 0
 2938 0946 44F01004 		orr	r4, r4, #16
 2939              		.loc 1 3114 0
 2940 094a 4CEA033C 		orr	ip, ip, r3, lsl #12
 2941              	.LVL347:
 2942              		.loc 1 3118 0
 2943 094e 44EA0114 		orr	r4, r4, r1, lsl #4
 2944              		.loc 1 3114 0
 2945 0952 1FFA8CFC 		uxth	ip, ip
 2946              	.LVL348:
 2947              		.loc 1 3118 0
 2948 0956 A4B2     		uxth	r4, r4
 2949              	.LVL349:
3119:lib//src/stm32f10x_tim.c **** 
3120:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
3121:lib//src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1 ;
 2950              		.loc 1 3121 0
 2951 0958 A0F818C0 		strh	ip, [r0, #24]	@ movhi
3122:lib//src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 2952              		.loc 1 3122 0
 2953 095c 0484     		strh	r4, [r0, #32]	@ movhi
3123:lib//src/stm32f10x_tim.c **** }
 2954              		.loc 1 3123 0
 2955 095e 10BD     		pop	{r4, pc}
 2956              	.LFE88:
 2958              		.align	2
 2959              		.global	TIM_TIxExternalClockConfig
 2960              		.thumb
 2961              		.thumb_func
 2963              	TIM_TIxExternalClockConfig:
 2964              	.LFB21:
 2965              		.loc 1 1071 0
 2966              		@ args = 0, pretend = 0, frame = 0
 2967              		@ frame_needed = 0, uses_anonymous_args = 0
 2968              	.LVL350:
 2969 0960 38B5     		push	{r3, r4, r5, lr}
 2970              	.LCFI11:
 2971              	.LVL351:
 2972              		.loc 1 1071 0
 2973 0962 0D46     		mov	r5, r1
 2974              		.loc 1 1079 0
 2975 0964 602D     		cmp	r5, #96
 2976              		.loc 1 1071 0
 2977 0966 1146     		mov	r1, r2
 2978              	.LVL352:
 2979 0968 0446     		mov	r4, r0
 2980              		.loc 1 1079 0
 2981 096a 03D1     		bne	.L232
 2982              	.LVL353:
 2983              		.loc 1 1081 0
 2984 096c 0122     		movs	r2, #1
 2985 096e FFF7D1FF 		bl	TI2_Config
 2986              	.LVL354:
 2987 0972 02E0     		b	.L233
 2988              	.LVL355:
 2989              	.L232:
 2990              		.loc 1 1085 0
 2991 0974 0122     		movs	r2, #1
 2992 0976 FFF7ABFF 		bl	TI1_Config
 2993              	.LVL356:
 2994              	.L233:
 2995              		.loc 1 1089 0
 2996 097a 2946     		mov	r1, r5
 2997 097c 2046     		mov	r0, r4
 2998 097e FFF7FEFF 		bl	TIM_SelectInputTrigger
 2999              		.loc 1 1092 0
 3000 0982 2389     		ldrh	r3, [r4, #8]
 3001 0984 9BB2     		uxth	r3, r3
 3002 0986 43F00703 		orr	r3, r3, #7
 3003 098a 2381     		strh	r3, [r4, #8]	@ movhi
 3004              		.loc 1 1093 0
 3005 098c 38BD     		pop	{r3, r4, r5, pc}
 3006              	.LFE21:
 3008 098e 00BF     		.align	2
 3009              		.global	TIM_PWMIConfig
 3010              		.thumb
 3011              		.thumb_func
 3013              	TIM_PWMIConfig:
 3014              	.LFB7:
 3015              		.loc 1 651 0
 3016              		@ args = 0, pretend = 0, frame = 0
 3017              		@ frame_needed = 0, uses_anonymous_args = 0
 3018              	.LVL357:
 3019 0990 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 3020              	.LCFI12:
 3021              		.loc 1 651 0
 3022 0992 0C46     		mov	r4, r1
 3023              		.loc 1 669 0
 3024 0994 A288     		ldrh	r2, [r4, #4]
 3025              		.loc 1 659 0
 3026 0996 4988     		ldrh	r1, [r1, #2]
 3027              	.LVL358:
 3028              		.loc 1 678 0
 3029 0998 B4F800C0 		ldrh	ip, [r4, #0]
 3030              		.loc 1 651 0
 3031 099c 0546     		mov	r5, r0
 3032              		.loc 1 659 0
 3033 099e 0029     		cmp	r1, #0
 3034 09a0 0CBF     		ite	eq
 3035 09a2 0227     		moveq	r7, #2
 3036 09a4 0027     		movne	r7, #0
 3037              	.LVL359:
 3038              		.loc 1 669 0
 3039 09a6 012A     		cmp	r2, #1
 3040 09a8 0CBF     		ite	eq
 3041 09aa 0226     		moveq	r6, #2
 3042 09ac 0126     		movne	r6, #1
 3043              	.LVL360:
 3044 09ae 2389     		ldrh	r3, [r4, #8]
 3045              		.loc 1 678 0
 3046 09b0 BCF1000F 		cmp	ip, #0
 3047 09b4 10D1     		bne	.L240
 3048              	.LVL361:
 3049              		.loc 1 681 0
 3050 09b6 FFF78BFF 		bl	TI1_Config
 3051              		.loc 1 685 0
 3052 09ba 2846     		mov	r0, r5
 3053 09bc E188     		ldrh	r1, [r4, #6]
 3054 09be FFF7FEFF 		bl	TIM_SetIC1Prescaler
 3055              		.loc 1 688 0
 3056 09c2 2846     		mov	r0, r5
 3057 09c4 3946     		mov	r1, r7
 3058 09c6 3246     		mov	r2, r6
 3059 09c8 2389     		ldrh	r3, [r4, #8]
 3060 09ca FFF7A3FF 		bl	TI2_Config
 3061              		.loc 1 691 0
 3062 09ce 2846     		mov	r0, r5
 3063 09d0 E188     		ldrh	r1, [r4, #6]
 3064 09d2 FFF7FEFF 		bl	TIM_SetIC2Prescaler
 3065 09d6 0FE0     		b	.L242
 3066              	.LVL362:
 3067              	.L240:
 3068              		.loc 1 696 0
 3069 09d8 FFF79CFF 		bl	TI2_Config
 3070              		.loc 1 700 0
 3071 09dc 2846     		mov	r0, r5
 3072 09de E188     		ldrh	r1, [r4, #6]
 3073 09e0 FFF7FEFF 		bl	TIM_SetIC2Prescaler
 3074              		.loc 1 703 0
 3075 09e4 2846     		mov	r0, r5
 3076 09e6 3946     		mov	r1, r7
 3077 09e8 3246     		mov	r2, r6
 3078 09ea 2389     		ldrh	r3, [r4, #8]
 3079 09ec FFF770FF 		bl	TI1_Config
 3080              		.loc 1 706 0
 3081 09f0 2846     		mov	r0, r5
 3082 09f2 E188     		ldrh	r1, [r4, #6]
 3083 09f4 FFF7FEFF 		bl	TIM_SetIC1Prescaler
 3084              	.L242:
 3085              		.loc 1 708 0
 3086 09f8 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 3087              	.LFE7:
 3089 09fa 00BF     		.align	2
 3090              		.global	TIM_ICInit
 3091              		.thumb
 3092              		.thumb_func
 3094              	TIM_ICInit:
 3095              	.LFB6:
 3096              		.loc 1 586 0
 3097              		@ args = 0, pretend = 0, frame = 0
 3098              		@ frame_needed = 0, uses_anonymous_args = 0
 3099              	.LVL363:
 3100 09fc 38B5     		push	{r3, r4, r5, lr}
 3101              	.LCFI13:
 3102              		.loc 1 595 0
 3103 09fe 0B88     		ldrh	r3, [r1, #0]
 3104              		.loc 1 586 0
 3105 0a00 0C46     		mov	r4, r1
 3106 0a02 0546     		mov	r5, r0
 3107              		.loc 1 595 0
 3108 0a04 4BB9     		cbnz	r3, .L244
 3109              	.LVL364:
 3110              		.loc 1 598 0
 3111 0a06 4988     		ldrh	r1, [r1, #2]
 3112 0a08 A288     		ldrh	r2, [r4, #4]
 3113 0a0a 2389     		ldrh	r3, [r4, #8]
 3114 0a0c FFF760FF 		bl	TI1_Config
 3115              		.loc 1 603 0
 3116 0a10 2846     		mov	r0, r5
 3117 0a12 E188     		ldrh	r1, [r4, #6]
 3118 0a14 FFF7FEFF 		bl	TIM_SetIC1Prescaler
 3119 0a18 53E0     		b	.L248
 3120              	.LVL365:
 3121              	.L244:
 3122              		.loc 1 605 0
 3123 0a1a 042B     		cmp	r3, #4
 3124 0a1c 09D1     		bne	.L246
 3125              		.loc 1 608 0
 3126 0a1e 4988     		ldrh	r1, [r1, #2]
 3127 0a20 A288     		ldrh	r2, [r4, #4]
 3128 0a22 2389     		ldrh	r3, [r4, #8]
 3129 0a24 FFF776FF 		bl	TI2_Config
 3130              		.loc 1 613 0
 3131 0a28 2846     		mov	r0, r5
 3132 0a2a E188     		ldrh	r1, [r4, #6]
 3133 0a2c FFF7FEFF 		bl	TIM_SetIC2Prescaler
 3134 0a30 47E0     		b	.L248
 3135              	.LVL366:
 3136              	.L246:
 3137              		.loc 1 615 0
 3138 0a32 082B     		cmp	r3, #8
 3139 0a34 B1F802C0 		ldrh	ip, [r1, #2]
 3140 0a38 B1F804E0 		ldrh	lr, [r1, #4]
 3141 0a3c 0989     		ldrh	r1, [r1, #8]
 3142 0a3e 20D1     		bne	.L247
 3143              	.LBB6:
 3144              	.LBB7:
3124:lib//src/stm32f10x_tim.c **** 
3125:lib//src/stm32f10x_tim.c **** /*******************************************************************************
3126:lib//src/stm32f10x_tim.c **** * Function Name  : TI3_Config
3127:lib//src/stm32f10x_tim.c **** * Description    : Configure the TI3 as Input.
3128:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
3129:lib//src/stm32f10x_tim.c **** *                    peripheral.
3130:lib//src/stm32f10x_tim.c **** *                  - TIM_ICPolarity : The Input Polarity.
3131:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
3132:lib//src/stm32f10x_tim.c **** *                       - TIM_ICPolarity_Rising
3133:lib//src/stm32f10x_tim.c **** *                       - TIM_ICPolarity_Falling
3134:lib//src/stm32f10x_tim.c **** *                  - TIM_ICSelection: specifies the input to be used.
3135:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
3136:lib//src/stm32f10x_tim.c **** *                       - TIM_ICSelection_DirectTI: TIM Input 3 is selected to
3137:lib//src/stm32f10x_tim.c **** *                         be connected to IC3.
3138:lib//src/stm32f10x_tim.c **** *                       - TIM_ICSelection_IndirectTI: TIM Input 3 is selected to
3139:lib//src/stm32f10x_tim.c **** *                         be connected to IC4.
3140:lib//src/stm32f10x_tim.c **** *                       - TIM_ICSelection_TRC: TIM Input 3 is selected to be
3141:lib//src/stm32f10x_tim.c **** *                         connected to TRC.
3142:lib//src/stm32f10x_tim.c **** *                  - TIM_ICFilter: Specifies the Input Capture Filter.
3143:lib//src/stm32f10x_tim.c **** *                    This parameter must be a value between 0x00 and 0x0F.
3144:lib//src/stm32f10x_tim.c **** * Output         : None
3145:lib//src/stm32f10x_tim.c **** * Return         : None
3146:lib//src/stm32f10x_tim.c **** *******************************************************************************/
3147:lib//src/stm32f10x_tim.c **** static void TI3_Config(TIM_TypeDef* TIMx, u16 TIM_ICPolarity, u16 TIM_ICSelection,
3148:lib//src/stm32f10x_tim.c ****                        u16 TIM_ICFilter)
3149:lib//src/stm32f10x_tim.c **** {
3150:lib//src/stm32f10x_tim.c ****   u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;
3151:lib//src/stm32f10x_tim.c **** 
3152:lib//src/stm32f10x_tim.c ****   /* Disable the Channel 3: Reset the CC3E Bit */
3153:lib//src/stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC3E_Reset;
 3145              		.loc 1 3153 0
 3146 0a40 028C     		ldrh	r2, [r0, #32]
 3147 0a42 22F48072 		bic	r2, r2, #256
 3148 0a46 1204     		lsls	r2, r2, #16
 3149 0a48 120C     		lsrs	r2, r2, #16
 3150 0a4a 0284     		strh	r2, [r0, #32]	@ movhi
3154:lib//src/stm32f10x_tim.c **** 
3155:lib//src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 3151              		.loc 1 3155 0
 3152 0a4c 838B     		ldrh	r3, [r0, #28]
3156:lib//src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 3153              		.loc 1 3156 0
 3154 0a4e 028C     		ldrh	r2, [r0, #32]
 3155              		.loc 1 3155 0
 3156 0a50 9BB2     		uxth	r3, r3
 3157              	.LVL367:
 3158              		.loc 1 3156 0
 3159 0a52 92B2     		uxth	r2, r2
 3160              	.LVL368:
3157:lib//src/stm32f10x_tim.c ****   tmp = (u16)(TIM_ICPolarity << 8);
3158:lib//src/stm32f10x_tim.c **** 
3159:lib//src/stm32f10x_tim.c ****   /* Select the Input and set the filter */
3160:lib//src/stm32f10x_tim.c ****   tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
3161:lib//src/stm32f10x_tim.c ****   tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 3161              		.loc 1 3161 0
 3162 0a54 23F0F303 		bic	r3, r3, #243
 3163              	.LVL369:
3162:lib//src/stm32f10x_tim.c **** 
3163:lib//src/stm32f10x_tim.c ****   /* Select the Polarity and set the CC3E Bit */
3164:lib//src/stm32f10x_tim.c ****   tmpccer &= CCER_CC3P_Reset;
3165:lib//src/stm32f10x_tim.c ****   tmpccer |= tmp | CCER_CC3E_Set;
 3164              		.loc 1 3165 0
 3165 0a58 22F40072 		bic	r2, r2, #512
 3166              	.LVL370:
 3167              		.loc 1 3161 0
 3168 0a5c 43EA0111 		orr	r1, r3, r1, lsl #4
 3169              		.loc 1 3165 0
 3170 0a60 42EA0C2C 		orr	ip, r2, ip, lsl #8
 3171              		.loc 1 3161 0
 3172 0a64 89B2     		uxth	r1, r1
 3173              		.loc 1 3165 0
 3174 0a66 1FFA8CFC 		uxth	ip, ip
 3175              		.loc 1 3161 0
 3176 0a6a 41EA0E0E 		orr	lr, r1, lr
 3177              	.LVL371:
 3178              		.loc 1 3165 0
 3179 0a6e 4CF4807C 		orr	ip, ip, #256
 3180              	.LVL372:
3166:lib//src/stm32f10x_tim.c **** 
3167:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
3168:lib//src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 3181              		.loc 1 3168 0
 3182 0a72 A0F81CE0 		strh	lr, [r0, #28]	@ movhi
3169:lib//src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 3183              		.loc 1 3169 0
 3184 0a76 A0F820C0 		strh	ip, [r0, #32]	@ movhi
 3185              	.LBE7:
 3186              	.LBE6:
 3187              		.loc 1 623 0
 3188 0a7a E188     		ldrh	r1, [r4, #6]
 3189 0a7c FFF7FEFF 		bl	TIM_SetIC3Prescaler
 3190              	.LVL373:
 3191 0a80 1FE0     		b	.L248
 3192              	.LVL374:
 3193              	.L247:
 3194              	.LBB8:
 3195              	.LBB9:
3170:lib//src/stm32f10x_tim.c **** }
3171:lib//src/stm32f10x_tim.c **** 
3172:lib//src/stm32f10x_tim.c **** /*******************************************************************************
3173:lib//src/stm32f10x_tim.c **** * Function Name  : TI4_Config
3174:lib//src/stm32f10x_tim.c **** * Description    : Configure the TI1 as Input.
3175:lib//src/stm32f10x_tim.c **** * Input          : - TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM 
3176:lib//src/stm32f10x_tim.c **** *                    peripheral.
3177:lib//src/stm32f10x_tim.c **** *                  - TIM_ICPolarity : The Input Polarity.
3178:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
3179:lib//src/stm32f10x_tim.c **** *                       - TIM_ICPolarity_Rising
3180:lib//src/stm32f10x_tim.c **** *                       - TIM_ICPolarity_Falling
3181:lib//src/stm32f10x_tim.c **** *                  - TIM_ICSelection: specifies the input to be used.
3182:lib//src/stm32f10x_tim.c **** *                    This parameter can be one of the following values:
3183:lib//src/stm32f10x_tim.c **** *                       - TIM_ICSelection_DirectTI: TIM Input 4 is selected to
3184:lib//src/stm32f10x_tim.c **** *                         be connected to IC4.
3185:lib//src/stm32f10x_tim.c **** *                       - TIM_ICSelection_IndirectTI: TIM Input 4 is selected to
3186:lib//src/stm32f10x_tim.c **** *                         be connected to IC3.
3187:lib//src/stm32f10x_tim.c **** *                       - TIM_ICSelection_TRC: TIM Input 4 is selected to be
3188:lib//src/stm32f10x_tim.c **** *                         connected to TRC.
3189:lib//src/stm32f10x_tim.c **** *                  - TIM_ICFilter: Specifies the Input Capture Filter.
3190:lib//src/stm32f10x_tim.c **** *                    This parameter must be a value between 0x00 and 0x0F.
3191:lib//src/stm32f10x_tim.c **** * Output         : None
3192:lib//src/stm32f10x_tim.c **** * Return         : None
3193:lib//src/stm32f10x_tim.c **** *******************************************************************************/
3194:lib//src/stm32f10x_tim.c **** static void TI4_Config(TIM_TypeDef* TIMx, u16 TIM_ICPolarity, u16 TIM_ICSelection,
3195:lib//src/stm32f10x_tim.c ****                        u16 TIM_ICFilter)
3196:lib//src/stm32f10x_tim.c **** {
3197:lib//src/stm32f10x_tim.c ****   u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;
3198:lib//src/stm32f10x_tim.c **** 
3199:lib//src/stm32f10x_tim.c ****   /* Disable the Channel 4: Reset the CC4E Bit */
3200:lib//src/stm32f10x_tim.c ****   TIMx->CCER &= CCER_CC4E_Reset;
 3196              		.loc 1 3200 0
 3197 0a82 028C     		ldrh	r2, [r0, #32]
 3198 0a84 22F48052 		bic	r2, r2, #4096
 3199 0a88 1204     		lsls	r2, r2, #16
 3200 0a8a 120C     		lsrs	r2, r2, #16
 3201 0a8c 0284     		strh	r2, [r0, #32]	@ movhi
3201:lib//src/stm32f10x_tim.c **** 
3202:lib//src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 3202              		.loc 1 3202 0
 3203 0a8e 838B     		ldrh	r3, [r0, #28]
3203:lib//src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 3204              		.loc 1 3203 0
 3205 0a90 028C     		ldrh	r2, [r0, #32]
3204:lib//src/stm32f10x_tim.c ****   tmp = (u16)(TIM_ICPolarity << 12);
3205:lib//src/stm32f10x_tim.c **** 
3206:lib//src/stm32f10x_tim.c ****   /* Select the Input and set the filter */
3207:lib//src/stm32f10x_tim.c ****   tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
3208:lib//src/stm32f10x_tim.c ****   tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 3206              		.loc 1 3208 0
 3207 0a92 23F44073 		bic	r3, r3, #768
 3208              		.loc 1 3203 0
 3209 0a96 92B2     		uxth	r2, r2
 3210              	.LVL375:
 3211              		.loc 1 3208 0
 3212 0a98 1B05     		lsls	r3, r3, #20
 3213 0a9a 1B0D     		lsrs	r3, r3, #20
3209:lib//src/stm32f10x_tim.c **** 
3210:lib//src/stm32f10x_tim.c ****   /* Select the Polarity and set the CC4E Bit */
3211:lib//src/stm32f10x_tim.c ****   tmpccer &= CCER_CC4P_Reset;
3212:lib//src/stm32f10x_tim.c ****   tmpccer |= tmp | CCER_CC4E_Set;
 3214              		.loc 1 3212 0
 3215 0a9c 22F40052 		bic	r2, r2, #8192
 3216              	.LVL376:
 3217              		.loc 1 3208 0
 3218 0aa0 43EA0E23 		orr	r3, r3, lr, lsl #8
 3219              		.loc 1 3212 0
 3220 0aa4 42EA0C3C 		orr	ip, r2, ip, lsl #12
 3221              		.loc 1 3208 0
 3222 0aa8 43EA0133 		orr	r3, r3, r1, lsl #12
 3223              	.LVL377:
 3224              		.loc 1 3212 0
 3225 0aac 1FFA8CFC 		uxth	ip, ip
 3226              		.loc 1 3208 0
 3227 0ab0 9BB2     		uxth	r3, r3
 3228              	.LVL378:
 3229              		.loc 1 3212 0
 3230 0ab2 4CF4805C 		orr	ip, ip, #4096
 3231              	.LVL379:
3213:lib//src/stm32f10x_tim.c **** 
3214:lib//src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
3215:lib//src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 3232              		.loc 1 3215 0
 3233 0ab6 8383     		strh	r3, [r0, #28]	@ movhi
3216:lib//src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer ;
 3234              		.loc 1 3216 0
 3235 0ab8 A0F820C0 		strh	ip, [r0, #32]	@ movhi
 3236              	.LBE9:
 3237              	.LBE8:
 3238              		.loc 1 633 0
 3239 0abc E188     		ldrh	r1, [r4, #6]
 3240 0abe FFF7FEFF 		bl	TIM_SetIC4Prescaler
 3241              	.LVL380:
 3242              	.L248:
 3243              		.loc 1 635 0
 3244 0ac2 38BD     		pop	{r3, r4, r5, pc}
 3245              	.LFE6:
 3247              		.align	2
 3248              		.global	TIM_DeInit
 3249              		.thumb
 3250              		.thumb_func
 3252              	TIM_DeInit:
 3253              	.LFB0:
 3254              		.loc 1 135 0
 3255              		@ args = 0, pretend = 0, frame = 0
 3256              		@ frame_needed = 0, uses_anonymous_args = 0
 3257              	.LVL381:
 3258 0ac4 08B5     		push	{r3, lr}
 3259              	.LCFI14:
 3260              		.loc 1 139 0
 3261 0ac6 2D4B     		ldr	r3, .L270
 3262 0ac8 9842     		cmp	r0, r3
 3263 0aca 37D0     		beq	.L254
 3264 0acc 0BD8     		bhi	.L259
 3265 0ace A3F50063 		sub	r3, r3, #2048
 3266 0ad2 9842     		cmp	r0, r3
 3267 0ad4 26D0     		beq	.L252
 3268 0ad6 03F58063 		add	r3, r3, #1024
 3269 0ada 9842     		cmp	r0, r3
 3270 0adc 28D0     		beq	.L253
 3271 0ade B0F1804F 		cmp	r0, #1073741824
 3272 0ae2 4AD1     		bne	.L261
 3273 0ae4 18E0     		b	.L267
 3274              	.L259:
 3275 0ae6 264B     		ldr	r3, .L270+4
 3276 0ae8 9842     		cmp	r0, r3
 3277 0aea 33D0     		beq	.L256
 3278 0aec 04D8     		bhi	.L260
 3279 0aee A3F58063 		sub	r3, r3, #1024
 3280 0af2 9842     		cmp	r0, r3
 3281 0af4 41D1     		bne	.L261
 3282 0af6 27E0     		b	.L268
 3283              	.L260:
 3284 0af8 224B     		ldr	r3, .L270+8
 3285 0afa 9842     		cmp	r0, r3
 3286 0afc 04D0     		beq	.L257
 3287 0afe 03F50063 		add	r3, r3, #2048
 3288 0b02 9842     		cmp	r0, r3
 3289 0b04 39D1     		bne	.L261
 3290 0b06 2EE0     		b	.L269
 3291              	.L257:
 3292              		.loc 1 142 0
 3293 0b08 4FF40060 		mov	r0, #2048
 3294              	.LVL382:
 3295 0b0c 0121     		movs	r1, #1
 3296 0b0e FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 3297              		.loc 1 143 0
 3298 0b12 4FF40060 		mov	r0, #2048
 3299 0b16 2DE0     		b	.L263
 3300              	.LVL383:
 3301              	.L267:
 3302              		.loc 1 147 0
 3303 0b18 0120     		movs	r0, #1
 3304              	.LVL384:
 3305 0b1a 0146     		mov	r1, r0
 3306 0b1c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 3307              		.loc 1 148 0
 3308 0b20 0120     		movs	r0, #1
 3309 0b22 1CE0     		b	.L262
 3310              	.LVL385:
 3311              	.L252:
 3312              		.loc 1 152 0
 3313 0b24 0220     		movs	r0, #2
 3314              	.LVL386:
 3315 0b26 0121     		movs	r1, #1
 3316 0b28 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 3317              		.loc 1 153 0
 3318 0b2c 0220     		movs	r0, #2
 3319 0b2e 16E0     		b	.L262
 3320              	.LVL387:
 3321              	.L253:
 3322              		.loc 1 157 0
 3323 0b30 0420     		movs	r0, #4
 3324              	.LVL388:
 3325 0b32 0121     		movs	r1, #1
 3326 0b34 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 3327              		.loc 1 158 0
 3328 0b38 0420     		movs	r0, #4
 3329 0b3a 10E0     		b	.L262
 3330              	.LVL389:
 3331              	.L254:
 3332              		.loc 1 162 0
 3333 0b3c 0820     		movs	r0, #8
 3334              	.LVL390:
 3335 0b3e 0121     		movs	r1, #1
 3336 0b40 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 3337              		.loc 1 163 0
 3338 0b44 0820     		movs	r0, #8
 3339 0b46 0AE0     		b	.L262
 3340              	.LVL391:
 3341              	.L268:
 3342              		.loc 1 167 0
 3343 0b48 1020     		movs	r0, #16
 3344              	.LVL392:
 3345 0b4a 0121     		movs	r1, #1
 3346 0b4c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 3347              		.loc 1 168 0
 3348 0b50 1020     		movs	r0, #16
 3349 0b52 04E0     		b	.L262
 3350              	.LVL393:
 3351              	.L256:
 3352              		.loc 1 172 0
 3353 0b54 2020     		movs	r0, #32
 3354              	.LVL394:
 3355 0b56 0121     		movs	r1, #1
 3356 0b58 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 3357              		.loc 1 173 0
 3358 0b5c 2020     		movs	r0, #32
 3359              	.L262:
 3360 0b5e 0021     		movs	r1, #0
 3361 0b60 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 3362              		.loc 1 174 0
 3363 0b64 09E0     		b	.L261
 3364              	.LVL395:
 3365              	.L269:
 3366              		.loc 1 177 0
 3367 0b66 4FF40050 		mov	r0, #8192
 3368              	.LVL396:
 3369 0b6a 0121     		movs	r1, #1
 3370 0b6c FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 3371              		.loc 1 178 0
 3372 0b70 4FF40050 		mov	r0, #8192
 3373              	.L263:
 3374 0b74 0021     		movs	r1, #0
 3375 0b76 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 3376              	.LVL397:
 3377              	.L261:
 3378              		.loc 1 184 0
 3379 0b7a 08BD     		pop	{r3, pc}
 3380              	.L271:
 3381              		.align	2
 3382              	.L270:
 3383 0b7c 000C0040 		.word	1073744896
 3384 0b80 00140040 		.word	1073746944
 3385 0b84 002C0140 		.word	1073818624
 3386              	.LFE0:
 4338              	.Letext0:
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_tim.c
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:22     .text:00000000 $t
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:27     .text:00000000 TIM_TimeBaseInit
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:74     .text:00000040 $d
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:77     .text:00000044 $t
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:82     .text:00000044 TIM_OC1Init
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:205    .text:000000d0 $d
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:208    .text:000000d4 $t
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:213    .text:000000d4 TIM_OC2Init
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:346    .text:00000170 $d
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:349    .text:00000174 $t
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:354    .text:00000174 TIM_OC3Init
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:485    .text:0000020c $d
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:488    .text:00000210 $t
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:493    .text:00000210 TIM_OC4Init
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:595    .text:0000027c $d
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:598    .text:00000280 $t
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:603    .text:00000280 TIM_BDTRConfig
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:635    .text:000002b0 TIM_TimeBaseStructInit
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:665    .text:000002c4 TIM_OCStructInit
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:699    .text:000002d8 TIM_ICStructInit
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:729    .text:000002ec TIM_BDTRStructInit
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:761    .text:00000300 TIM_Cmd
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:792    .text:0000031c TIM_CtrlPWMOutputs
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:823    .text:0000033c TIM_ITConfig
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:856    .text:00000354 TIM_GenerateEvent
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:874    .text:00000358 TIM_DMAConfig
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:894    .text:00000360 TIM_DMACmd
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:927    .text:00000378 TIM_InternalClockConfig
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:949    .text:00000388 TIM_ETRConfig
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:976    .text:000003a8 TIM_ETRClockMode2Config
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:1003   .text:000003bc TIM_ETRClockMode1Config
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:1039   .text:000003d8 TIM_PrescalerConfig
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:1059   .text:000003e0 TIM_CounterModeConfig
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:1089   .text:000003f4 TIM_SelectInputTrigger
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:1119   .text:00000408 TIM_ITRxExternalClockConfig
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:1146   .text:0000041c TIM_EncoderInterfaceConfig
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:1217   .text:00000464 TIM_ForcedOC1Config
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:1247   .text:00000478 TIM_ForcedOC2Config
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:1279   .text:0000048c TIM_ForcedOC3Config
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:1309   .text:000004a0 TIM_ForcedOC4Config
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:1341   .text:000004b4 TIM_ARRPreloadConfig
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:1372   .text:000004d0 TIM_SelectCOM
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:1403   .text:000004ec TIM_SelectCCDMA
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:1434   .text:00000508 TIM_CCPreloadControl
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:1465   .text:00000524 TIM_OC1PreloadConfig
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:1495   .text:00000538 TIM_OC2PreloadConfig
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:1527   .text:0000054c TIM_OC3PreloadConfig
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:1557   .text:00000560 TIM_OC4PreloadConfig
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:1589   .text:00000574 TIM_OC1FastConfig
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:1619   .text:00000588 TIM_OC2FastConfig
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:1651   .text:0000059c TIM_OC3FastConfig
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:1681   .text:000005b0 TIM_OC4FastConfig
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:1713   .text:000005c4 TIM_ClearOC1Ref
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:1743   .text:000005d8 TIM_ClearOC2Ref
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:1773   .text:000005e8 TIM_ClearOC3Ref
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:1803   .text:000005fc TIM_ClearOC4Ref
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:1833   .text:0000060c TIM_OC1PolarityConfig
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:1863   .text:00000620 TIM_OC1NPolarityConfig
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:1893   .text:00000634 TIM_OC2PolarityConfig
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:1925   .text:00000648 TIM_OC2NPolarityConfig
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:1957   .text:0000065c TIM_OC3PolarityConfig
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:1989   .text:00000670 TIM_OC3NPolarityConfig
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:2021   .text:00000684 TIM_OC4PolarityConfig
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:2053   .text:00000698 TIM_CCxCmd
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:2086   .text:000006b4 TIM_CCxNCmd
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:2119   .text:000006d0 TIM_SelectOCxM
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:2184   .text:00000720 TIM_UpdateDisableConfig
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:2215   .text:0000073c TIM_UpdateRequestConfig
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:2246   .text:00000758 TIM_SelectHallSensor
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:2277   .text:00000774 TIM_SelectOnePulseMode
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:2304   .text:0000078c TIM_SelectOutputTrigger
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:2331   .text:000007a4 TIM_SelectSlaveMode
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:2358   .text:000007bc TIM_SelectMasterSlaveMode
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:2385   .text:000007d4 TIM_SetCounter
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:2403   .text:000007d8 TIM_SetAutoreload
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:2421   .text:000007dc TIM_SetCompare1
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:2439   .text:000007e0 TIM_SetCompare2
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:2457   .text:000007e4 TIM_SetCompare3
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:2475   .text:000007e8 TIM_SetCompare4
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:2493   .text:000007f0 TIM_SetIC1Prescaler
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:2520   .text:00000808 TIM_SetIC2Prescaler
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:2548   .text:00000824 TIM_SetIC3Prescaler
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:2575   .text:0000083c TIM_SetIC4Prescaler
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:2603   .text:00000858 TIM_SetClockDivision
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:2628   .text:0000086c TIM_GetCapture1
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:2648   .text:00000874 TIM_GetCapture2
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:2668   .text:0000087c TIM_GetCapture3
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:2688   .text:00000884 TIM_GetCapture4
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:2708   .text:0000088c TIM_GetCounter
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:2728   .text:00000894 TIM_GetPrescaler
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:2748   .text:0000089c TIM_GetFlagStatus
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:2771   .text:000008a8 TIM_ClearFlag
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:2792   .text:000008b0 TIM_GetITStatus
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:2826   .text:000008c8 TIM_ClearITPendingBit
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:2846   .text:000008d0 TI1_Config
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:2900   .text:00000914 TI2_Config
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:2963   .text:00000960 TIM_TIxExternalClockConfig
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:3013   .text:00000990 TIM_PWMIConfig
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:3094   .text:000009fc TIM_ICInit
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:3252   .text:00000ac4 TIM_DeInit
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:3383   .text:00000b7c $d
C:\DOKUME~1\Kahlbaum\LOKALE~1\Temp\ccBA6xxM.s:3401   .debug_frame:00000010 $d

UNDEFINED SYMBOLS
RCC_APB2PeriphResetCmd
RCC_APB1PeriphResetCmd
