
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Dec  4 20:16:30 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source D:/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'Phat' on host 'desktop-lhbmr94' (Windows NT_amd64 version 10.0) on Wed Dec 04 20:16:30 +0700 2024
INFO: [HLS 200-10] In directory 'D:/UTE/Advanced_Topic/HW/resize'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
[2Kvitis_hls> [11C[2Kvitis_hls> s[12C[2Kvitis_hls> so[13C[2Kvitis_hls> sou[14C[2Kvitis_hls> sour[15C[2Kvitis_hls> sourc[16C[2Kvitis_hls> source[17C[2Kvitis_hls> source [18C[2Kvitis_hls> source r[19C[2Kvitis_hls> source ru[20C[2Kvitis_hls> source run[21C[2Kvitis_hls> source run_hls.tcl[29C
INFO: [HLS 200-1510] Running: open_project -reset resize.prj 
INFO: [HLS 200-10] Opening and resetting project 'D:/UTE/Advanced_Topic/HW/resize/resize.prj'.
INFO: [HLS 200-1510] Running: add_files D:/UTE/Advanced_Topic/HW/resize/xf_resize_accel.cpp -cflags  -I D:/UTE/Advanced_Topic/HW/resize/config -IC:/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++0x -csimflags  -I D:/UTE/Advanced_Topic/HW/resize/config -IC:/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++0x 
INFO: [HLS 200-10] Adding design file 'D:/UTE/Advanced_Topic/HW/resize/xf_resize_accel.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb D:/UTE/Advanced_Topic/HW/resize/xf_resize_tb.cpp -cflags  -I D:/UTE/Advanced_Topic/HW/resize/config -IC:/OpenCV-4.4.0/opencv/build/install/include -IC:/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++0x -csimflags  -I D:/UTE/Advanced_Topic/HW/resize/config -IC:/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'D:/UTE/Advanced_Topic/HW/resize/xf_resize_tb.cpp' to the project
INFO: [HLS 200-1510] Running: set_top resize_accel 
INFO: [HLS 200-1510] Running: open_solution -reset sol1 
INFO: [HLS 200-10] Creating and opening solution 'D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -ldflags -L C:/OpenCV-4.4.0/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440 -argv  D:/UTE/Advanced_Topic/HW/img/29_gray.jpg  
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../xf_resize_tb.cpp in debug mode
   Compiling ../../../../xf_resize_accel.cpp in debug mode
   Generating csim.exe
In file included from ../../../../xf_resize_tb.cpp:17:
In file included from C:/Vitis_Libraries/vision/L1/include/common/xf_headers.hpp:29:
In file included from C:/Vitis_Libraries/vision/L1/include/common/xf_sw_utils.hpp:21:
In file included from C:/Vitis_Libraries/vision/L1/include/common/xf_common.hpp:20:
In file included from C:/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:27:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/ap_axi_sdata.h:15:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/ap_int.h:10:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_common.h:658:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_private.h:68:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/hls_half.h:26:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:19:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/hls_fpo.h:140:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:150:
D:/Xilinx/Vitis_HLS/2024.1/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
D:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
In file included from ../../../../xf_resize_tb.cpp:17:
In file included from C:/Vitis_Libraries/vision/L1/include/common/xf_headers.hpp:29:
In file included from C:/Vitis_Libraries/vision/L1/include/common/xf_sw_utils.hpp:21:
In file included from C:/Vitis_Libraries/vision/L1/include/common/xf_common.hpp:20:
In file included from C:/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:27:
D:/Xilinx/Vitis_HLS/2024.1/include/ap_axi_sdata.h:34:45: warning: variable templates are a C++14 extension [-Wc++14-extensions]
template <typename T> constexpr std::size_t bitwidth = sizeof(T) * CHAR_BIT;
                                            ^
D:/Xilinx/Vitis_HLS/2024.1/include/ap_axi_sdata.h:51:23: warning: variable templates are a C++14 extension [-Wc++14-extensions]
constexpr std::size_t bytewidth = (bitwidth<T> + CHAR_BIT - 1) / CHAR_BIT;
                      ^
In file included from ../../../../xf_resize_tb.cpp:18:
In file included from ../../../.././xf_resize_tb_config.h:17:
In file included from D:/UTE/Advanced_Topic/HW/resize/config/xf_config_params.h:23:
In file included from C:/Vitis_Libraries/vision/L1/include/imgproc/xf_resize.hpp:20:
In file included from C:/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_headers.h:28:
In file included from C:/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:23:
C:/Vitis_Libraries/vision/L1/include/core/xf_math.h:3076:9: warning: variable 'M1' is used uninitialized whenever 'if' condition is false [-Wsometimes-uninitialized]
    if (N == 0) {
        ^~~~~~
C:/Vitis_Libraries/vision/L1/include/core/xf_math.h:3086:39: note: uninitialized use occurs here
    unsigned int inv_xs = Inverse(xs, M1, &Nout); // find inverse to the MSBits
                                      ^~
C:/Vitis_Libraries/vision/L1/include/core/xf_math.h:3076:5: note: remove the 'if' if its condition is always true
    if (N == 0) {
    ^~~~~~~~~~~~
C:/Vitis_Libraries/vision/L1/include/core/xf_math.h:3075:11: note: initialize the variable 'M1' to silence this warning
    int M1, N1, leftover_bits = 0;
          ^
           = 0
4 warnings generated.
In file included from ../../../../xf_resize_accel.cpp:17:
In file included from C:/Vitis_Libraries/vision/L1/include/imgproc/xf_resize.hpp:20:
In file included from C:/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_headers.h:20:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/ap_int.h:10:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_common.h:658:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_private.h:68:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/hls_half.h:26:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:19:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/hls_fpo.h:140:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:150:
D:/Xilinx/Vitis_HLS/2024.1/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
D:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
In file included from ../../../../xf_resize_accel.cpp:17:
In file included from C:/Vitis_Libraries/vision/L1/include/imgproc/xf_resize.hpp:20:
In file included from C:/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_headers.h:21:
In file included from C:/Vitis_Libraries/vision/L1/include/common/xf_common.hpp:20:
In file included from C:/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:27:
D:/Xilinx/Vitis_HLS/2024.1/include/ap_axi_sdata.h:34:45: warning: variable templates are a C++14 extension [-Wc++14-extensions]
template <typename T> constexpr std::size_t bitwidth = sizeof(T) * CHAR_BIT;
                                            ^
D:/Xilinx/Vitis_HLS/2024.1/include/ap_axi_sdata.h:51:23: warning: variable templates are a C++14 extension [-Wc++14-extensions]
constexpr std::size_t bytewidth = (bitwidth<T> + CHAR_BIT - 1) / CHAR_BIT;
                      ^
In file included from ../../../../xf_resize_accel.cpp:17:
In file included from C:/Vitis_Libraries/vision/L1/include/imgproc/xf_resize.hpp:20:
In file included from C:/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_headers.h:28:
In file included from C:/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:23:
C:/Vitis_Libraries/vision/L1/include/core/xf_math.h:3076:9: warning: variable 'M1' is used uninitialized whenever 'if' condition is false [-Wsometimes-uninitialized]
    if (N == 0) {
        ^~~~~~
C:/Vitis_Libraries/vision/L1/include/core/xf_math.h:3086:39: note: uninitialized use occurs here
    unsigned int inv_xs = Inverse(xs, M1, &Nout); // find inverse to the MSBits
                                      ^~
C:/Vitis_Libraries/vision/L1/include/core/xf_math.h:3076:5: note: remove the 'if' if its condition is always true
    if (N == 0) {
    ^~~~~~~~~~~~
C:/Vitis_Libraries/vision/L1/include/core/xf_math.h:3075:11: note: initialize the variable 'M1' to silence this warning
    int M1, N1, leftover_bits = 0;
          ^
           = 0
4 warnings generated.
	Minimum error in intensity = 0
	Maximum error in intensity = 1
	Percentage of pixels above error threshold = 0
Test Passed 
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 691200
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:12; Allocated memory: 0.738 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 228.492 MB.
INFO: [HLS 200-10] Analyzing design file 'xf_resize_accel.cpp' ... 
WARNING: [HLS 207-5541] 'factor' in '#pragma HLS array_reshape' is ignored (C:/Vitis_Libraries/vision/L1/include\common/xf_video_mem.hpp:759:47)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1141:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1411:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file xf_resize_accel.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-471.html
WARNING: [HLS 207-4074] variable templates are a C++14 extension (D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\ap_axi_sdata.h:34:45)
WARNING: [HLS 207-4074] variable templates are a C++14 extension (D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\ap_axi_sdata.h:51:23)
WARNING: [HLS 207-5292] unused parameter 'src' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:517:30)
WARNING: [HLS 207-5292] unused parameter '_data' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:528:30)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:541:14)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:552:20)
WARNING: [HLS 207-5292] unused parameter 'stride' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1036:41)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1224:102)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1530:34)
WARNING: [HLS 207-5292] unused parameter 'j' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:215:31)
WARNING: [HLS 207-5292] unused parameter 'output_rows_count' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:216:31)
WARNING: [HLS 207-5292] unused parameter 'scalex' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:217:65)
WARNING: [HLS 207-5292] unused parameter 'skip_count' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_down_area.hpp:43:47)
WARNING: [HLS 207-5292] unused parameter 'in_width' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_down_area.hpp:54:49)
WARNING: [HLS 207-5292] unused parameter 'write_index' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_down_area.hpp:417:46)
WARNING: [HLS 207-5292] unused parameter 'out_width' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_down_area.hpp:419:49)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.641 seconds; current allocated memory: 237.723 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 16,182 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,764 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 988 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 950 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 885 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 820 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 718 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 718 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 718 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 729 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 729 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 717 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 702 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 696 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 704 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 735 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-273] In function 'xf::cv::Mat<0, 1080, 1080, 1, 2>::Mat(int, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:670:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<0, 1080, 1080, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:605:0)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 1080, 1080, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<0, 1080, 1080, 1, 2>::Mat(int, int)' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:675:2)
INFO: [HLS 214-131] Inlining function 'void interpolatePixel<0, 1, 1>(PixelType<DataType<0, 1>::pixeldepth>::name, PixelType<DataType<0, 1>::pixeldepth>::name, PixelType<DataType<0, 1>::pixeldepth>::name, PixelType<DataType<0, 1>::pixeldepth>::name, ap_ufixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, PixelType<DataType<0, 1>::pixeldepth>::name&)' into 'void computeOutputPixel<0, 1, 1, 17, 3, 48, 16>(DataType<0, 1>::name*, DataType<0, 1>::name*, ap_uint<17>, ap_uint<17>*, ap_ufixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, DataType<0, 1>::name&)' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:146:13)
INFO: [HLS 214-131] Inlining function 'void computeOutputPixel<0, 1, 1, 17, 3, 48, 16>(DataType<0, 1>::name*, DataType<0, 1>::name*, ap_uint<17>, ap_uint<17>*, ap_ufixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, DataType<0, 1>::name&)' into 'void resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>(xf::cv::Mat<0, 1080, 1080, 1, 2>&, xf::cv::Mat<0, 1080, 1080, 1, 2>&)' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:521:21)
INFO: [HLS 214-131] Inlining function 'void scaleMult<1, 48, 16, 42, 20>(ap_ufixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<42, 20, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>(xf::cv::Mat<0, 1080, 1080, 1, 2>&, xf::cv::Mat<0, 1080, 1080, 1, 2>&)' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:332:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 1080, 1080, 1, 2>::Mat(int, int)' into 'resize_accel(ap_uint<8>*, ap_uint<8>*, int, int, int, int)' (xf_resize_accel.cpp:40:48)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 1080, 1080, 1, 2>::Mat(int, int)' into 'resize_accel(ap_uint<8>*, ap_uint<8>*, int, int, int, int)' (xf_resize_accel.cpp:42:51)
INFO: [HLS 214-377] Adding 'out_mat' into disaggregation list because there's stream pragma applied on the struct field (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:468:5)
INFO: [HLS 214-377] Adding 'in_mat' into disaggregation list because there's stream pragma applied on the struct field (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:468:5)
INFO: [HLS 214-210] Disaggregating variable 'out_mat' (xf_resize_accel.cpp:42:51)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'in_mat' (xf_resize_accel.cpp:40:48)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-291] Loop 'VITIS_LOOP_487_10' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:487:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_500_11' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:500:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_466_8' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:466:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_479_9' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:479:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_445_6' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:445:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_458_7' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:458:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_513_12' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:513:44)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_1' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:103:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_107_2' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:107:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_119_3' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:119:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_124_4' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:124:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_136_5' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:136:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_154_6' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:154:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_365_3' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:365:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_254_1' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:254:23)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 2 for loop 'VITIS_LOOP_354_1' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:354:23) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>'. (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:286:0)
WARNING: [HLS 214-398] Updating loop upper bound from 1080 to 1 for loop 'MMIterInLoop1' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1017:9) in function 'xf::cv::MMIterIn<8, 0, 1080, 1080, 1, 2>::Axi2AxiStream'. (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1011:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_487_10' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:487:36) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>' completely with a factor of 2 (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_500_11' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:500:40) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>' completely with a factor of 2 (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_466_8' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:466:35) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>' completely with a factor of 2 (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_479_9' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:479:39) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>' completely with a factor of 2 (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_445_6' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:445:35) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>' completely with a factor of 2 (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_458_7' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:458:39) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>' completely with a factor of 2 (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_513_12' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:513:44) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>' completely with a factor of 3 (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_1' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:103:20) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>' completely with a factor of 3 (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_2' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:107:20) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>' completely with a factor of 1 (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_3' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:119:23) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>' completely with a factor of 1 (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_4' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:124:20) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>' completely with a factor of 1 (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_136_5' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:136:20) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>' completely with a factor of 3 (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_154_6' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:154:23) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>' completely with a factor of 1 (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_365_3' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:365:31) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>' completely with a factor of 2 (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_254_1' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:254:23) in function 'computeInterpolation<1, 42, 20, 17, 48, 16, 48, 16, 1>' completely with a factor of 1 (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:226:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIter<8, 0, 1080, 1080, 1, 2>::addrbound(int, int)' into 'xf::cv::MMIterIn<8, 0, 1080, 1080, 1, 2>::Axi2AxiStream(ap_uint<8>*, hls::stream<ap_uint<8>, 0>&, int, int, int, int)' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1011:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIterIn<8, 0, 1080, 1080, 1, 2>::Array2xfMat(ap_uint<8>*, xf::cv::Mat<0, 1080, 1080, 1, 2>&, int)' into 'void xf::cv::Array2xfMat<8, 0, 1080, 1080, 1, 2>(ap_uint<8>*, xf::cv::Mat<0, 1080, 1080, 1, 2>&, int)' (C:/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:834:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8> xf::cv::Mat<0, 1080, 1080, 1, 2>::read<2, (void*)0>(int)' into 'void resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>(xf::cv::Mat<0, 1080, 1080, 1, 2>&, xf::cv::Mat<0, 1080, 1080, 1, 2>&)' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-178] Inlining function 'void computeInterpolation<1, 42, 20, 17, 48, 16, 48, 16, 1>(int, int, int, int, ap_ufixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<42, 20, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<17>*, ap_uint<17>&, ap_uint<17>&, ap_ufixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<42, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<42, 20, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>(xf::cv::Mat<0, 1080, 1080, 1, 2>&, xf::cv::Mat<0, 1080, 1080, 1, 2>&)' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<0, 1080, 1080, 1, 2>::write<2, (void*)0>(int, ap_uint<8>)' into 'void resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>(xf::cv::Mat<0, 1080, 1080, 1, 2>&, xf::cv::Mat<0, 1080, 1080, 1, 2>&)' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIterOut<8, 0, 1080, 1080, 1, 1, 2>::xfMat2Array(xf::cv::Mat<0, 1080, 1080, 1, 2>&, ap_uint<8>*, int)' into 'void xf::cv::xfMat2Array<8, 0, 1080, 1080, 1, 2, 1>(xf::cv::Mat<0, 1080, 1080, 1, 2>&, ap_uint<8>*, int)' (C:/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:824:0)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:334:45)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_1021_1'(C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021:21) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021:21)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'MMIterOutLoop2'(C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379:9) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.154 seconds; current allocated memory: 239.531 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 239.539 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 247.621 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 253.207 MB.
WARNING: [HLS 200-805] An internal stream 'ldata' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1143) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'ldata' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1420) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterIn<8, 0, 1080, 1080, 1, 2>::AxiStream2Mat' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1115:5), detected/extracted 3 process function(s): 
	 'entry_proc5'
	 'xf::cv::MMIter<8, 0, 1080, 1080, 1, 2>::last_blk_pxl_width'
	 'xf::cv::MMIterIn<8, 0, 1080, 1080, 1, 2>::AxiStream2MatStream<2>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterIn<8, 0, 1080, 1080, 1, 2>::Axi2Mat' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1143:5), detected/extracted 2 process function(s): 
	 'xf::cv::MMIterIn<8, 0, 1080, 1080, 1, 2>::Axi2AxiStream'
	 'xf::cv::MMIterIn<8, 0, 1080, 1080, 1, 2>::AxiStream2Mat'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterOut<8, 0, 1080, 1080, 1, 1, 2>::Mat2AxiStream' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1353:5), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'xf::cv::MMIter<8, 0, 1080, 1080, 1, 2>::last_blk_pxl_width.1'
	 'xf::cv::MMIterOut<8, 0, 1080, 1080, 1, 1, 2>::MatStream2AxiStream<2>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterOut<8, 0, 1080, 1080, 1, 1, 2>::Mat2Axi' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1420:5), detected/extracted 5 process function(s): 
	 'entry_proc6'
	 'xf::cv::MMIter<8, 0, 1080, 1080, 1, 2>::addrbound'
	 'xf::cv::MMIterOut<8, 0, 1080, 1080, 1, 1, 2>::Mat2Axi_Block_entry.split.split.split_proc'
	 'xf::cv::MMIterOut<8, 0, 1080, 1080, 1, 1, 2>::Mat2AxiStream'
	 'xf::cv::MMIterOut<8, 0, 1080, 1080, 1, 1, 2>::AxiStream2Axi'.
INFO: [XFORM 203-712] Applying dataflow to function 'resize_accel' (xf_resize_accel.cpp:24:1), detected/extracted 5 process function(s): 
	 'entry_proc7'
	 'Block_entry.split_proc'
	 'xf::cv::Array2xfMat<8, 0, 1080, 1080, 1, 2>'
	 'xf::cv::resize<1, 0, 1080, 1080, 1080, 1080, 1, false, 2, 2, 2>'
	 'xf::cv::xfMat2Array<8, 0, 1080, 1080, 1, 2, 1>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1066:25) to (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1073:13) in function 'xf::cv::MMIterIn<8, 0, 1080, 1080, 1, 2>::AxiStream2MatStream<2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1064:40) to (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1084:17) in function 'xf::cv::MMIterIn<8, 0, 1080, 1080, 1, 2>::AxiStream2MatStream<2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:413:9) to (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:427:17) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:74:46) to (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:527:17) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:385:21) to (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:404:23) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Block_entry.split_proc' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:45:171)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.655 seconds; current allocated memory: 281.020 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'MMIterOutRow'(C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1301:9) and 'MMIterOutCol'(C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1306:13) in function 'xf::cv::MMIterOut<8, 0, 1080, 1080, 1, 1, 2>::MatStream2AxiStream<2>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_354_1'(C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:354:23) and 'VITIS_LOOP_359_2'(C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:359:20) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_404_4'(C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:404:23) and 'VITIS_LOOP_411_5'(C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:411:27) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'MMIterOutRow' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1301:9) in function 'xf::cv::MMIterOut<8, 0, 1080, 1080, 1, 1, 2>::MatStream2AxiStream<2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_354_1' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:354:23) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_404_4' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:404:23) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
WARNING: [XFORM 203-631] Renaming function 'scaleCompute<17, 42, 20, 48, 16, 1>' to 'scaleCompute_17_42_20_48_16_1_s' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:190:1)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process AxiStream2MatStream<2> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process MatStream2AxiStream<2> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process Array2xfMat<8, 0, 1080, 1080, 1, 2> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.697 seconds; current allocated memory: 528.355 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resize_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_entry.split_proc' to 'Block_entry_split_proc'.
WARNING: [SYN 201-103] Legalizing function name 'AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow' to 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow'.
WARNING: [SYN 201-103] Legalizing function name 'AxiStream2MatStream<2>' to 'AxiStream2MatStream_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'Array2xfMat<8, 0, 1080, 1080, 1, 2>' to 'Array2xfMat_8_0_1080_1080_1_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>' to 'resizeNNBilinear_0_1080_1080_1_false_2_2_1080_1080_1_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'resize<1, 0, 1080, 1080, 1080, 1080, 1, false, 2, 2, 2>' to 'resize_1_0_1080_1080_1080_1080_1_false_2_2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'Mat2Axi_Block_entry.split.split.split_proc' to 'Mat2Axi_Block_entry_split_split_split_proc'.
WARNING: [SYN 201-103] Legalizing function name 'last_blk_pxl_width.1' to 'last_blk_pxl_width_1'.
WARNING: [SYN 201-103] Legalizing function name 'MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol' to 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol'.
WARNING: [SYN 201-103] Legalizing function name 'MatStream2AxiStream<2>' to 'MatStream2AxiStream_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'xfMat2Array<8, 0, 1080, 1080, 1, 2, 1>' to 'xfMat2Array_8_0_1080_1080_1_2_1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.567 seconds; current allocated memory: 531.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 532.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_split_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 532.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 532.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1021_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1021_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 534.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 534.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 534.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 534.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 534.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 534.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'last_blk_pxl_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 534.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 534.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterInLoopRow'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'MMIterInLoopRow'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 536.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 537.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2MatStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 537.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 537.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 537.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 537.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 537.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 537.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2xfMat_8_0_1080_1080_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 537.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 537.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_354_1_VITIS_LOOP_359_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_354_1_VITIS_LOOP_359_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 538.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 538.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfUDivResize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 538.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 538.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaleCompute_17_42_20_48_16_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'scaleCompute_17_42_20_48_16_1_s'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, function 'scaleCompute_17_42_20_48_16_1_s'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 538.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 538.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resizeNNBilinear_Pipeline_VITIS_LOOP_411_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln61_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_411_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_411_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 541.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 541.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resizeNNBilinear_0_1080_1080_1_false_2_2_1080_1080_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 541.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 542.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize_1_0_1080_1080_1080_1080_1_false_2_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 542.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 542.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 542.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 542.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addrbound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 542.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 542.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Axi_Block_entry_split_split_split_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 542.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 542.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 543.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 543.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'last_blk_pxl_width_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 543.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 543.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterOutRow_MMIterOutCol'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'MMIterOutRow_MMIterOutCol'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 543.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 543.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatStream2AxiStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 544.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 544.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 544.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 544.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Axi_Pipeline_MMIterOutLoop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterOutLoop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'MMIterOutLoop2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 544.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 544.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 544.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 544.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO ldata (from Mat2AxiStream_U0 to AxiStream2Axi_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 544.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 544.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2Array_8_0_1080_1080_1_2_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 544.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 545.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_xfMat2Array_8_0_1080_1080_1_2_1_U0 (from entry_proc7_U0 to xfMat2Array_8_0_1080_1080_1_2_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_mat_rows_c7_channel (from Block_entry_split_proc_U0 to resize_1_0_1080_1080_1080_1080_1_false_2_2_2_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_mat_cols_c8_channel (from Block_entry_split_proc_U0 to resize_1_0_1080_1080_1080_1080_1_false_2_2_2_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 545.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 545.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 547.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_split_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_split_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 548.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1' pipeline 'VITIS_LOOP_1021_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.464 seconds; current allocated memory: 549.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2AxiStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 550.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 551.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'last_blk_pxl_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'last_blk_pxl_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 552.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow' pipeline 'MMIterInLoopRow' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 553.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2MatStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2MatStream_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 555.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Mat'.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(resize_accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(resize_accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'last_blk_width_channel_U(resize_accel_fifo_w4_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 556.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2Mat'.
INFO: [RTMG 210-285] Implementing FIFO 'ldata_U(resize_accel_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(resize_accel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(resize_accel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AxiStream2Mat_U0_U(resize_accel_start_for_AxiStream2Mat_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.803 seconds; current allocated memory: 557.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2xfMat_8_0_1080_1080_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2xfMat_8_0_1080_1080_1_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 558.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2' pipeline 'VITIS_LOOP_354_1_VITIS_LOOP_359_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 559.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfUDivResize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'udiv_64ns_16ns_64_68_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfUDivResize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 561.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaleCompute_17_42_20_48_16_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_48ns_42s_74_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaleCompute_17_42_20_48_16_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 561.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resizeNNBilinear_Pipeline_VITIS_LOOP_411_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resizeNNBilinear_Pipeline_VITIS_LOOP_411_5' pipeline 'VITIS_LOOP_411_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12ns_10s_22s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12ns_9s_21s_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_12ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_9s_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resizeNNBilinear_Pipeline_VITIS_LOOP_411_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 564.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resizeNNBilinear_0_1080_1080_1_false_2_2_1080_1080_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'resizeNNBilinear_0_1080_1080_1_false_2_2_1080_1080_1_2_s_line_buffer_RAM_T2P_BRAM_1R1W' to 'resizeNNBilinear_0_1080_1080_1_false_2_2_1080_1080_1_2_s_line_buffer_RAM_T2P_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'resizeNNBilinear_0_1080_1080_1_false_2_2_1080_1080_1_2_s_line_buffer_1_RAM_T2P_BRAM_1R1W' to 'resizeNNBilinear_0_1080_1080_1_false_2_2_1080_1080_1_2_s_line_buffer_1_RAM_T2cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'resizeNNBilinear_0_1080_1080_1_false_2_2_1080_1080_1_2_s_line_buffer_2_RAM_T2P_BRAM_1R1W' to 'resizeNNBilinear_0_1080_1080_1_false_2_2_1080_1080_1_2_s_line_buffer_2_RAM_T2dEe' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resizeNNBilinear_0_1080_1080_1_false_2_2_1080_1080_1_2_s'.
INFO: [RTMG 210-278] Implementing memory 'resize_accel_resizeNNBilinear_0_1080_1080_1_false_2_2_1080_1080_1_2_s_line_buffer_RAM_T2P_bkb' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.594 seconds; current allocated memory: 569.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize_1_0_1080_1080_1080_1080_1_false_2_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize_1_0_1080_1080_1080_1080_1_false_2_2_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 571.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 572.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addrbound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'addrbound'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 572.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Axi_Block_entry_split_split_split_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Axi_Block_entry_split_split_split_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 572.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 572.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'last_blk_pxl_width_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'last_blk_pxl_width_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 573.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol' pipeline 'MMIterOutRow_MMIterOutCol' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 574.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatStream2AxiStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatStream2AxiStream_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 575.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d3_S' is changed to 'fifo_w32_d3_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w4_d2_S' is changed to 'fifo_w4_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AxiStream'.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(resize_accel_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(resize_accel_fifo_w32_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'last_blk_width_channel_U(resize_accel_fifo_w4_d2_S_x)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 576.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Axi_Pipeline_MMIterOutLoop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AxiStream2Axi_Pipeline_MMIterOutLoop2' pipeline 'MMIterOutLoop2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Axi_Pipeline_MMIterOutLoop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.604 seconds; current allocated memory: 577.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 578.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Axi'.
INFO: [RTMG 210-285] Implementing FIFO 'dout_c_U(resize_accel_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_channel_U(resize_accel_fifo_w22_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'axibound_U(resize_accel_fifo_w22_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ldata_U(resize_accel_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.729 seconds; current allocated memory: 579.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2Array_8_0_1080_1080_1_2_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2Array_8_0_1080_1080_1_2_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 580.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/img_inp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/img_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/rows_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/cols_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/rows_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/cols_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resize_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_inp', 'img_out', 'rows_in', 'cols_in', 'rows_out', 'cols_out' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d3_S' is changed to 'fifo_w32_d3_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize_accel'.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_c_U(resize_accel_fifo_w64_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_mat_rows_c5_channel_U(resize_accel_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_mat_cols_c6_channel_U(resize_accel_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_mat_rows_c7_channel_U(resize_accel_fifo_w32_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_mat_cols_c8_channel_U(resize_accel_fifo_w32_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_mat_data_U(resize_accel_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_mat_rows_c_U(resize_accel_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_mat_cols_c_U(resize_accel_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_mat_data_U(resize_accel_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_mat_rows_c_U(resize_accel_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_mat_cols_c_U(resize_accel_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xfMat2Array_8_0_1080_1080_1_2_1_U0_U(resize_accel_start_for_xfMat2Array_8_0_1080_1080_1_2_1_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.029 seconds; current allocated memory: 583.273 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.565 seconds; current allocated memory: 587.832 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.719 seconds; current allocated memory: 602.195 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for resize_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for resize_accel.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:45; Allocated memory: 374.449 MB.
INFO: [HLS 200-1510] Running: cosim_design -ldflags -L C:/OpenCV-4.4.0/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440 -argv   D:/UTE/Advanced_Topic/HW/img/29_gray.jpg  
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "D:/Xilinx/Vitis_HLS/2024.1/vcxx/libexec/clang++"
   Compiling xf_resize_accel.cpp_pre.cpp.tb.cpp
   Compiling xf_resize_tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_resize_accel.cpp
   Compiling apatb_resize_accel_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: System received a signal named SIGSEGV and the program has to stop immediately!
This signal was generated when a program tries to read or write outside the memory that is allocated for it, or to write memory that can only be read.
Possible cause of this problem may be:
  1) Missing depth information for one or more pointers to arrays in the interface;
  2) Insufficient depth setting for array argument(s);
  3) Excessive depth setting for array argument(s), that exceeds the maximum virtual memory size for the process;
  4) Null pointer etc.
Current execution stopped during CodeState = ENTER_WRAPC.
You can search CodeState variable name in apatb*.cpp file under ./sim/wrapc dir to locate the position.

ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:00:18; Allocated memory: 15.867 MB.
command 'ap_source' returned error code
[2Kvitis_hls> [11C[2Kvitis_hls> sourc[16C[2Kvitis_hls> sour[15C[2Kvitis_hls> sou[14C[2Kvitis_hls> so[13C[2Kvitis_hls> s[12C[2Kvitis_hls> [11C[2Kvitis_hls> [11C[2Kvitis_hls> s[12C[2Kvitis_hls> so[13C[2Kvitis_hls> sou[14C[2Kvitis_hls> sour[15C[2Kvitis_hls> sourc[16C[2Kvitis_hls> source[17C[2Kvitis_hls> source [18C[2Kvitis_hls> source r[19C[2Kvitis_hls> source ru[20C[2Kvitis_hls> source run[21C[2Kvitis_hls> source run_hls.tcl[29C
INFO: [HLS 200-1510] Running: source run_hls.tcl
INFO: [HLS 200-1510] Running: open_project -reset resize.prj 
INFO: [HLS 200-10] Opening and resetting project 'D:/UTE/Advanced_Topic/HW/resize/resize.prj'.
INFO: [HLS 200-1510] Running: add_files D:/UTE/Advanced_Topic/HW/resize/xf_resize_accel.cpp -cflags  -I D:/UTE/Advanced_Topic/HW/resize/config -IC:/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++0x -csimflags  -I D:/UTE/Advanced_Topic/HW/resize/config -IC:/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++0x 
INFO: [HLS 200-10] Adding design file 'D:/UTE/Advanced_Topic/HW/resize/xf_resize_accel.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb D:/UTE/Advanced_Topic/HW/resize/xf_resize_tb.cpp -cflags  -I D:/UTE/Advanced_Topic/HW/resize/config -IC:/OpenCV-4.4.0/opencv/build/install/include -IC:/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++0x -csimflags  -I D:/UTE/Advanced_Topic/HW/resize/config -IC:/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'D:/UTE/Advanced_Topic/HW/resize/xf_resize_tb.cpp' to the project
INFO: [HLS 200-1510] Running: set_top resize_accel 
INFO: [HLS 200-1510] Running: open_solution -reset sol1 
INFO: [HLS 200-10] Creating and opening solution 'D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -ldflags -L C:/OpenCV-4.4.0/opencv/build/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440 -argv  D:/UTE/Advanced_Topic/HW/img/29_gray.jpg  
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../xf_resize_tb.cpp in debug mode
   Compiling ../../../../xf_resize_accel.cpp in debug mode
   Generating csim.exe
In file included from ../../../../xf_resize_tb.cpp:17:
In file included from C:/Vitis_Libraries/vision/L1/include/common/xf_headers.hpp:29:
In file included from C:/Vitis_Libraries/vision/L1/include/common/xf_sw_utils.hpp:21:
In file included from C:/Vitis_Libraries/vision/L1/include/common/xf_common.hpp:20:
In file included from C:/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:27:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/ap_axi_sdata.h:15:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/ap_int.h:10:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_common.h:658:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_private.h:68:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/hls_half.h:26:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:19:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/hls_fpo.h:140:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:150:
D:/Xilinx/Vitis_HLS/2024.1/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
D:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
In file included from ../../../../xf_resize_tb.cpp:17:
In file included from C:/Vitis_Libraries/vision/L1/include/common/xf_headers.hpp:29:
In file included from C:/Vitis_Libraries/vision/L1/include/common/xf_sw_utils.hpp:21:
In file included from C:/Vitis_Libraries/vision/L1/include/common/xf_common.hpp:20:
In file included from C:/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:27:
D:/Xilinx/Vitis_HLS/2024.1/include/ap_axi_sdata.h:34:45: warning: variable templates are a C++14 extension [-Wc++14-extensions]
template <typename T> constexpr std::size_t bitwidth = sizeof(T) * CHAR_BIT;
                                            ^
D:/Xilinx/Vitis_HLS/2024.1/include/ap_axi_sdata.h:51:23: warning: variable templates are a C++14 extension [-Wc++14-extensions]
constexpr std::size_t bytewidth = (bitwidth<T> + CHAR_BIT - 1) / CHAR_BIT;
                      ^
In file included from ../../../../xf_resize_tb.cpp:18:
In file included from ../../../.././xf_resize_tb_config.h:17:
In file included from D:/UTE/Advanced_Topic/HW/resize/config/xf_config_params.h:23:
In file included from C:/Vitis_Libraries/vision/L1/include/imgproc/xf_resize.hpp:20:
In file included from C:/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_headers.h:28:
In file included from C:/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:23:
C:/Vitis_Libraries/vision/L1/include/core/xf_math.h:3076:9: warning: variable 'M1' is used uninitialized whenever 'if' condition is false [-Wsometimes-uninitialized]
    if (N == 0) {
        ^~~~~~
C:/Vitis_Libraries/vision/L1/include/core/xf_math.h:3086:39: note: uninitialized use occurs here
    unsigned int inv_xs = Inverse(xs, M1, &Nout); // find inverse to the MSBits
                                      ^~
C:/Vitis_Libraries/vision/L1/include/core/xf_math.h:3076:5: note: remove the 'if' if its condition is always true
    if (N == 0) {
    ^~~~~~~~~~~~
C:/Vitis_Libraries/vision/L1/include/core/xf_math.h:3075:11: note: initialize the variable 'M1' to silence this warning
    int M1, N1, leftover_bits = 0;
          ^
           = 0
4 warnings generated.
In file included from ../../../../xf_resize_accel.cpp:17:
In file included from C:/Vitis_Libraries/vision/L1/include/imgproc/xf_resize.hpp:20:
In file included from C:/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_headers.h:20:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/ap_int.h:10:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_common.h:658:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_private.h:68:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/hls_half.h:26:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:19:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/hls_fpo.h:140:
In file included from D:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:150:
D:/Xilinx/Vitis_HLS/2024.1/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
D:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
In file included from ../../../../xf_resize_accel.cpp:17:
In file included from C:/Vitis_Libraries/vision/L1/include/imgproc/xf_resize.hpp:20:
In file included from C:/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_headers.h:21:
In file included from C:/Vitis_Libraries/vision/L1/include/common/xf_common.hpp:20:
In file included from C:/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:27:
D:/Xilinx/Vitis_HLS/2024.1/include/ap_axi_sdata.h:34:45: warning: variable templates are a C++14 extension [-Wc++14-extensions]
template <typename T> constexpr std::size_t bitwidth = sizeof(T) * CHAR_BIT;
                                            ^
D:/Xilinx/Vitis_HLS/2024.1/include/ap_axi_sdata.h:51:23: warning: variable templates are a C++14 extension [-Wc++14-extensions]
constexpr std::size_t bytewidth = (bitwidth<T> + CHAR_BIT - 1) / CHAR_BIT;
                      ^
In file included from ../../../../xf_resize_accel.cpp:17:
In file included from C:/Vitis_Libraries/vision/L1/include/imgproc/xf_resize.hpp:20:
In file included from C:/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_headers.h:28:
In file included from C:/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:23:
C:/Vitis_Libraries/vision/L1/include/core/xf_math.h:3076:9: warning: variable 'M1' is used uninitialized whenever 'if' condition is false [-Wsometimes-uninitialized]
    if (N == 0) {
        ^~~~~~
C:/Vitis_Libraries/vision/L1/include/core/xf_math.h:3086:39: note: uninitialized use occurs here
    unsigned int inv_xs = Inverse(xs, M1, &Nout); // find inverse to the MSBits
                                      ^~
C:/Vitis_Libraries/vision/L1/include/core/xf_math.h:3076:5: note: remove the 'if' if its condition is always true
    if (N == 0) {
    ^~~~~~~~~~~~
C:/Vitis_Libraries/vision/L1/include/core/xf_math.h:3075:11: note: initialize the variable 'M1' to silence this warning
    int M1, N1, leftover_bits = 0;
          ^
           = 0
4 warnings generated.
	Minimum error in intensity = 0
	Maximum error in intensity = 1
	Percentage of pixels above error threshold = 0
Test Passed 
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 691200
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:10; Allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 618.531 MB.
INFO: [HLS 200-10] Analyzing design file 'xf_resize_accel.cpp' ... 
WARNING: [HLS 207-5541] 'factor' in '#pragma HLS array_reshape' is ignored (C:/Vitis_Libraries/vision/L1/include\common/xf_video_mem.hpp:759:47)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1141:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1411:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file xf_resize_accel.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-471.html
WARNING: [HLS 207-4074] variable templates are a C++14 extension (D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\ap_axi_sdata.h:34:45)
WARNING: [HLS 207-4074] variable templates are a C++14 extension (D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot\ap_axi_sdata.h:51:23)
WARNING: [HLS 207-5292] unused parameter 'src' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:517:30)
WARNING: [HLS 207-5292] unused parameter '_data' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:528:30)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:541:14)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:552:20)
WARNING: [HLS 207-5292] unused parameter 'stride' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1036:41)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1224:102)
WARNING: [HLS 207-5292] unused parameter 'index' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1530:34)
WARNING: [HLS 207-5292] unused parameter 'j' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:215:31)
WARNING: [HLS 207-5292] unused parameter 'output_rows_count' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:216:31)
WARNING: [HLS 207-5292] unused parameter 'scalex' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:217:65)
WARNING: [HLS 207-5292] unused parameter 'skip_count' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_down_area.hpp:43:47)
WARNING: [HLS 207-5292] unused parameter 'in_width' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_down_area.hpp:54:49)
WARNING: [HLS 207-5292] unused parameter 'write_index' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_down_area.hpp:417:46)
WARNING: [HLS 207-5292] unused parameter 'out_width' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_down_area.hpp:419:49)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.201 seconds; current allocated memory: 618.531 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 16,182 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,764 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 988 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 950 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 885 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 820 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 718 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 718 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 718 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 729 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 729 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 717 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 702 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 696 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 704 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 735 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-273] In function 'xf::cv::Mat<0, 1080, 1080, 1, 2>::Mat(int, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:670:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<0, 1080, 1080, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:605:0)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 1080, 1080, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<0, 1080, 1080, 1, 2>::Mat(int, int)' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:675:2)
INFO: [HLS 214-131] Inlining function 'void interpolatePixel<0, 1, 1>(PixelType<DataType<0, 1>::pixeldepth>::name, PixelType<DataType<0, 1>::pixeldepth>::name, PixelType<DataType<0, 1>::pixeldepth>::name, PixelType<DataType<0, 1>::pixeldepth>::name, ap_ufixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, PixelType<DataType<0, 1>::pixeldepth>::name&)' into 'void computeOutputPixel<0, 1, 1, 17, 3, 48, 16>(DataType<0, 1>::name*, DataType<0, 1>::name*, ap_uint<17>, ap_uint<17>*, ap_ufixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, DataType<0, 1>::name&)' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:146:13)
INFO: [HLS 214-131] Inlining function 'void computeOutputPixel<0, 1, 1, 17, 3, 48, 16>(DataType<0, 1>::name*, DataType<0, 1>::name*, ap_uint<17>, ap_uint<17>*, ap_ufixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, DataType<0, 1>::name&)' into 'void resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>(xf::cv::Mat<0, 1080, 1080, 1, 2>&, xf::cv::Mat<0, 1080, 1080, 1, 2>&)' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:521:21)
INFO: [HLS 214-131] Inlining function 'void scaleMult<1, 48, 16, 42, 20>(ap_ufixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<42, 20, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>(xf::cv::Mat<0, 1080, 1080, 1, 2>&, xf::cv::Mat<0, 1080, 1080, 1, 2>&)' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:332:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 1080, 1080, 1, 2>::Mat(int, int)' into 'resize_accel(ap_uint<8>*, ap_uint<8>*, int, int, int, int)' (xf_resize_accel.cpp:40:48)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<0, 1080, 1080, 1, 2>::Mat(int, int)' into 'resize_accel(ap_uint<8>*, ap_uint<8>*, int, int, int, int)' (xf_resize_accel.cpp:42:51)
INFO: [HLS 214-377] Adding 'out_mat' into disaggregation list because there's stream pragma applied on the struct field (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:468:5)
INFO: [HLS 214-377] Adding 'in_mat' into disaggregation list because there's stream pragma applied on the struct field (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:468:5)
INFO: [HLS 214-210] Disaggregating variable 'out_mat' (xf_resize_accel.cpp:42:51)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'in_mat' (xf_resize_accel.cpp:40:48)
Resolution: For help on HLS 214-210 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=214-210.html
INFO: [HLS 214-291] Loop 'VITIS_LOOP_487_10' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:487:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_500_11' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:500:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_466_8' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:466:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_479_9' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:479:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_445_6' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:445:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_458_7' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:458:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_513_12' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:513:44)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_1' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:103:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_107_2' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:107:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_119_3' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:119:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_124_4' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:124:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_136_5' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:136:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_154_6' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:154:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_365_3' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:365:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_254_1' is marked as complete unroll implied by the pipeline pragma (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:254:23)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 2 for loop 'VITIS_LOOP_354_1' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:354:23) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>'. (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:286:0)
WARNING: [HLS 214-398] Updating loop upper bound from 1080 to 1 for loop 'MMIterInLoop1' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1017:9) in function 'xf::cv::MMIterIn<8, 0, 1080, 1080, 1, 2>::Axi2AxiStream'. (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1011:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_487_10' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:487:36) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>' completely with a factor of 2 (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_500_11' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:500:40) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>' completely with a factor of 2 (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_466_8' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:466:35) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>' completely with a factor of 2 (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_479_9' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:479:39) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>' completely with a factor of 2 (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_445_6' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:445:35) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>' completely with a factor of 2 (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_458_7' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:458:39) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>' completely with a factor of 2 (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_513_12' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:513:44) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>' completely with a factor of 3 (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_1' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:103:20) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>' completely with a factor of 3 (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_2' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:107:20) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>' completely with a factor of 1 (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_3' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:119:23) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>' completely with a factor of 1 (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_4' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:124:20) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>' completely with a factor of 1 (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_136_5' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:136:20) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>' completely with a factor of 3 (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_154_6' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:154:23) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>' completely with a factor of 1 (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_365_3' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:365:31) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>' completely with a factor of 2 (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_254_1' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:254:23) in function 'computeInterpolation<1, 42, 20, 17, 48, 16, 48, 16, 1>' completely with a factor of 1 (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:226:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIter<8, 0, 1080, 1080, 1, 2>::addrbound(int, int)' into 'xf::cv::MMIterIn<8, 0, 1080, 1080, 1, 2>::Axi2AxiStream(ap_uint<8>*, hls::stream<ap_uint<8>, 0>&, int, int, int, int)' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1011:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIterIn<8, 0, 1080, 1080, 1, 2>::Array2xfMat(ap_uint<8>*, xf::cv::Mat<0, 1080, 1080, 1, 2>&, int)' into 'void xf::cv::Array2xfMat<8, 0, 1080, 1080, 1, 2>(ap_uint<8>*, xf::cv::Mat<0, 1080, 1080, 1, 2>&, int)' (C:/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:834:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<8> xf::cv::Mat<0, 1080, 1080, 1, 2>::read<2, (void*)0>(int)' into 'void resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>(xf::cv::Mat<0, 1080, 1080, 1, 2>&, xf::cv::Mat<0, 1080, 1080, 1, 2>&)' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-178] Inlining function 'void computeInterpolation<1, 42, 20, 17, 48, 16, 48, 16, 1>(int, int, int, int, ap_ufixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<42, 20, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<17>*, ap_uint<17>&, ap_uint<17>&, ap_ufixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<42, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<42, 20, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>(xf::cv::Mat<0, 1080, 1080, 1, 2>&, xf::cv::Mat<0, 1080, 1080, 1, 2>&)' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<0, 1080, 1080, 1, 2>::write<2, (void*)0>(int, ap_uint<8>)' into 'void resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>(xf::cv::Mat<0, 1080, 1080, 1, 2>&, xf::cv::Mat<0, 1080, 1080, 1, 2>&)' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:286:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIterOut<8, 0, 1080, 1080, 1, 1, 2>::xfMat2Array(xf::cv::Mat<0, 1080, 1080, 1, 2>&, ap_uint<8>*, int)' into 'void xf::cv::xfMat2Array<8, 0, 1080, 1080, 1, 2, 1>(xf::cv::Mat<0, 1080, 1080, 1, 2>&, ap_uint<8>*, int)' (C:/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:824:0)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:334:45)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_1021_1'(C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021:21) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021:21)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'MMIterOutLoop2'(C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379:9) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.779 seconds; current allocated memory: 618.531 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 618.531 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 618.531 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 618.531 MB.
WARNING: [HLS 200-805] An internal stream 'ldata' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1143) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'ldata' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1420) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterIn<8, 0, 1080, 1080, 1, 2>::AxiStream2Mat' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1115:5), detected/extracted 3 process function(s): 
	 'entry_proc5'
	 'xf::cv::MMIter<8, 0, 1080, 1080, 1, 2>::last_blk_pxl_width'
	 'xf::cv::MMIterIn<8, 0, 1080, 1080, 1, 2>::AxiStream2MatStream<2>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterIn<8, 0, 1080, 1080, 1, 2>::Axi2Mat' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1143:5), detected/extracted 2 process function(s): 
	 'xf::cv::MMIterIn<8, 0, 1080, 1080, 1, 2>::Axi2AxiStream'
	 'xf::cv::MMIterIn<8, 0, 1080, 1080, 1, 2>::AxiStream2Mat'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterOut<8, 0, 1080, 1080, 1, 1, 2>::Mat2AxiStream' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1353:5), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'xf::cv::MMIter<8, 0, 1080, 1080, 1, 2>::last_blk_pxl_width.1'
	 'xf::cv::MMIterOut<8, 0, 1080, 1080, 1, 1, 2>::MatStream2AxiStream<2>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterOut<8, 0, 1080, 1080, 1, 1, 2>::Mat2Axi' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1420:5), detected/extracted 5 process function(s): 
	 'entry_proc6'
	 'xf::cv::MMIter<8, 0, 1080, 1080, 1, 2>::addrbound'
	 'xf::cv::MMIterOut<8, 0, 1080, 1080, 1, 1, 2>::Mat2Axi_Block_entry.split.split.split_proc'
	 'xf::cv::MMIterOut<8, 0, 1080, 1080, 1, 1, 2>::Mat2AxiStream'
	 'xf::cv::MMIterOut<8, 0, 1080, 1080, 1, 1, 2>::AxiStream2Axi'.
INFO: [XFORM 203-712] Applying dataflow to function 'resize_accel' (xf_resize_accel.cpp:24:1), detected/extracted 5 process function(s): 
	 'entry_proc7'
	 'Block_entry.split_proc'
	 'xf::cv::Array2xfMat<8, 0, 1080, 1080, 1, 2>'
	 'xf::cv::resize<1, 0, 1080, 1080, 1080, 1080, 1, false, 2, 2, 2>'
	 'xf::cv::xfMat2Array<8, 0, 1080, 1080, 1, 2, 1>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1066:25) to (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1073:13) in function 'xf::cv::MMIterIn<8, 0, 1080, 1080, 1, 2>::AxiStream2MatStream<2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1064:40) to (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1084:17) in function 'xf::cv::MMIterIn<8, 0, 1080, 1080, 1, 2>::AxiStream2MatStream<2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:413:9) to (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:427:17) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:74:46) to (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:527:17) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:385:21) to (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:404:23) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>'... converting 6 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Block_entry.split_proc' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:45:171)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 618.531 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'MMIterOutRow'(C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1301:9) and 'MMIterOutCol'(C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1306:13) in function 'xf::cv::MMIterOut<8, 0, 1080, 1080, 1, 1, 2>::MatStream2AxiStream<2>' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_354_1'(C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:354:23) and 'VITIS_LOOP_359_2'(C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:359:20) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_404_4'(C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:404:23) and 'VITIS_LOOP_411_5'(C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:411:27) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'MMIterOutRow' (C:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1301:9) in function 'xf::cv::MMIterOut<8, 0, 1080, 1080, 1, 1, 2>::MatStream2AxiStream<2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_354_1' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:354:23) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_404_4' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:404:23) in function 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
WARNING: [XFORM 203-631] Renaming function 'scaleCompute<17, 42, 20, 48, 16, 1>' to 'scaleCompute_17_42_20_48_16_1_s' (C:/Vitis_Libraries/vision/L1/include\imgproc/xf_resize_nn_bilinear.hpp:190:1)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process AxiStream2MatStream<2> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process MatStream2AxiStream<2> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process Array2xfMat<8, 0, 1080, 1080, 1, 2> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 660.570 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resize_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_entry.split_proc' to 'Block_entry_split_proc'.
WARNING: [SYN 201-103] Legalizing function name 'AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow' to 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow'.
WARNING: [SYN 201-103] Legalizing function name 'AxiStream2MatStream<2>' to 'AxiStream2MatStream_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'Array2xfMat<8, 0, 1080, 1080, 1, 2>' to 'Array2xfMat_8_0_1080_1080_1_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'resizeNNBilinear<0, 1080, 1080, 1, false, 2, 2, 1080, 1080, 1, 2>' to 'resizeNNBilinear_0_1080_1080_1_false_2_2_1080_1080_1_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'resize<1, 0, 1080, 1080, 1080, 1080, 1, false, 2, 2, 2>' to 'resize_1_0_1080_1080_1080_1080_1_false_2_2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'Mat2Axi_Block_entry.split.split.split_proc' to 'Mat2Axi_Block_entry_split_split_split_proc'.
WARNING: [SYN 201-103] Legalizing function name 'last_blk_pxl_width.1' to 'last_blk_pxl_width_1'.
WARNING: [SYN 201-103] Legalizing function name 'MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol' to 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol'.
WARNING: [SYN 201-103] Legalizing function name 'MatStream2AxiStream<2>' to 'MatStream2AxiStream_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'xfMat2Array<8, 0, 1080, 1080, 1, 2, 1>' to 'xfMat2Array_8_0_1080_1080_1_2_1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 660.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 660.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_split_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 660.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 660.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1021_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1021_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 660.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 660.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 660.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 660.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 660.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 660.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'last_blk_pxl_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 660.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 660.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterInLoopRow'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'MMIterInLoopRow'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 661.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 661.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2MatStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 661.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 661.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 661.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 661.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 661.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 661.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2xfMat_8_0_1080_1080_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 661.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 661.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_354_1_VITIS_LOOP_359_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_354_1_VITIS_LOOP_359_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 661.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 661.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfUDivResize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 661.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 661.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaleCompute_17_42_20_48_16_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'scaleCompute_17_42_20_48_16_1_s'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, function 'scaleCompute_17_42_20_48_16_1_s'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 661.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 661.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resizeNNBilinear_Pipeline_VITIS_LOOP_411_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln61_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln61) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_411_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_411_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 662.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 662.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resizeNNBilinear_0_1080_1080_1_false_2_2_1080_1080_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 662.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 662.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize_1_0_1080_1080_1080_1080_1_false_2_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 662.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 662.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 662.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 662.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addrbound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 662.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 662.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Axi_Block_entry_split_split_split_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 662.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 662.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 662.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 662.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'last_blk_pxl_width_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 662.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 662.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterOutRow_MMIterOutCol'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'MMIterOutRow_MMIterOutCol'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 663.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 663.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatStream2AxiStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 663.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 663.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 663.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 663.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Axi_Pipeline_MMIterOutLoop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterOutLoop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'MMIterOutLoop2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 663.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 663.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 663.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 663.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO ldata (from Mat2AxiStream_U0 to AxiStream2Axi_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 663.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 663.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2Array_8_0_1080_1080_1_2_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 663.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 663.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_xfMat2Array_8_0_1080_1080_1_2_1_U0 (from entry_proc7_U0 to xfMat2Array_8_0_1080_1080_1_2_1_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_mat_rows_c7_channel (from Block_entry_split_proc_U0 to resize_1_0_1080_1080_1080_1080_1_false_2_2_2_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_mat_cols_c8_channel (from Block_entry_split_proc_U0 to resize_1_0_1080_1080_1080_1080_1_false_2_2_2_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 663.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 664.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 664.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_split_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_split_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 664.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1' pipeline 'VITIS_LOOP_1021_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 664.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2AxiStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 664.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 665.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'last_blk_pxl_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'last_blk_pxl_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 665.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow' pipeline 'MMIterInLoopRow' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 665.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2MatStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2MatStream_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 667.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Mat'.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(resize_accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(resize_accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'last_blk_width_channel_U(resize_accel_fifo_w4_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 668.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2Mat'.
INFO: [RTMG 210-285] Implementing FIFO 'ldata_U(resize_accel_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(resize_accel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(resize_accel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AxiStream2Mat_U0_U(resize_accel_start_for_AxiStream2Mat_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.698 seconds; current allocated memory: 668.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2xfMat_8_0_1080_1080_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2xfMat_8_0_1080_1080_1_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 669.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2' pipeline 'VITIS_LOOP_354_1_VITIS_LOOP_359_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 669.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfUDivResize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'udiv_64ns_16ns_64_68_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfUDivResize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 671.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaleCompute_17_42_20_48_16_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_48ns_42s_74_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaleCompute_17_42_20_48_16_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 671.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resizeNNBilinear_Pipeline_VITIS_LOOP_411_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resizeNNBilinear_Pipeline_VITIS_LOOP_411_5' pipeline 'VITIS_LOOP_411_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12ns_10s_22s_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12ns_9s_21s_22_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_12ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12ns_9s_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resizeNNBilinear_Pipeline_VITIS_LOOP_411_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 674.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resizeNNBilinear_0_1080_1080_1_false_2_2_1080_1080_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'resizeNNBilinear_0_1080_1080_1_false_2_2_1080_1080_1_2_s_line_buffer_RAM_T2P_BRAM_1R1W' to 'resizeNNBilinear_0_1080_1080_1_false_2_2_1080_1080_1_2_s_line_buffer_RAM_T2P_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'resizeNNBilinear_0_1080_1080_1_false_2_2_1080_1080_1_2_s_line_buffer_1_RAM_T2P_BRAM_1R1W' to 'resizeNNBilinear_0_1080_1080_1_false_2_2_1080_1080_1_2_s_line_buffer_1_RAM_T2cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'resizeNNBilinear_0_1080_1080_1_false_2_2_1080_1080_1_2_s_line_buffer_2_RAM_T2P_BRAM_1R1W' to 'resizeNNBilinear_0_1080_1080_1_false_2_2_1080_1080_1_2_s_line_buffer_2_RAM_T2dEe' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resizeNNBilinear_0_1080_1080_1_false_2_2_1080_1080_1_2_s'.
INFO: [RTMG 210-278] Implementing memory 'resize_accel_resizeNNBilinear_0_1080_1080_1_false_2_2_1080_1080_1_2_s_line_buffer_RAM_T2P_bkb' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 677.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize_1_0_1080_1080_1080_1080_1_false_2_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize_1_0_1080_1080_1080_1080_1_false_2_2_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 680.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 680.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addrbound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'addrbound'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 680.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Axi_Block_entry_split_split_split_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Axi_Block_entry_split_split_split_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 681.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 681.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'last_blk_pxl_width_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'last_blk_pxl_width_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 682.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol' pipeline 'MMIterOutRow_MMIterOutCol' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 682.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatStream2AxiStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatStream2AxiStream_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 684.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d3_S' is changed to 'fifo_w32_d3_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w4_d2_S' is changed to 'fifo_w4_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AxiStream'.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(resize_accel_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(resize_accel_fifo_w32_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'last_blk_width_channel_U(resize_accel_fifo_w4_d2_S_x)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 684.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Axi_Pipeline_MMIterOutLoop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AxiStream2Axi_Pipeline_MMIterOutLoop2' pipeline 'MMIterOutLoop2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Axi_Pipeline_MMIterOutLoop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 685.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 686.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Axi'.
INFO: [RTMG 210-285] Implementing FIFO 'dout_c_U(resize_accel_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_channel_U(resize_accel_fifo_w22_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'axibound_U(resize_accel_fifo_w22_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ldata_U(resize_accel_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.612 seconds; current allocated memory: 687.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2Array_8_0_1080_1080_1_2_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2Array_8_0_1080_1080_1_2_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 688.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/img_inp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/img_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/rows_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/cols_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/rows_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/cols_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resize_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_inp', 'img_out', 'rows_in', 'cols_in', 'rows_out', 'cols_out' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d3_S' is changed to 'fifo_w32_d3_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize_accel'.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_c_U(resize_accel_fifo_w64_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_mat_rows_c5_channel_U(resize_accel_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_mat_cols_c6_channel_U(resize_accel_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_mat_rows_c7_channel_U(resize_accel_fifo_w32_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_mat_cols_c8_channel_U(resize_accel_fifo_w32_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_mat_data_U(resize_accel_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_mat_rows_c_U(resize_accel_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_mat_cols_c_U(resize_accel_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_mat_data_U(resize_accel_fifo_w8_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_mat_rows_c_U(resize_accel_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_mat_cols_c_U(resize_accel_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xfMat2Array_8_0_1080_1080_1_2_1_U0_U(resize_accel_start_for_xfMat2Array_8_0_1080_1080_1_2_1_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.899 seconds; current allocated memory: 690.879 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.26 seconds; current allocated memory: 694.805 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.342 seconds; current allocated memory: 707.887 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for resize_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for resize_accel.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:42; Allocated memory: 89.555 MB.
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Dec  4 20:20:33 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/sol1_data.json outdir=D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/ip srcdir=D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1 sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/ip/misc
INFO: Copied 65 verilog file(s) to D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/ip/hdl/verilog
INFO: Copied 62 vhdl file(s) to D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/ip/drivers
ipx::create_core: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 637.531 ; gain = 195.488
INFO: Import ports from HDL: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/ip/hdl/vhdl/resize_accel.vhd (resize_accel)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.1/data/ip'.
INFO: Add axi4full interface m_axi_gmem1
INFO: Add axi4full interface m_axi_gmem2
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/ip/component.xml
INFO: Created IP archive D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/ip/xilinx_com_hls_resize_accel_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Wed Dec  4 20:20:46 2024...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

D:\UTE\Advanced_Topic\HW\resize\resize.prj\sol1\impl\verilog>D:/Xilinx/Vivado/2024.1/bin/vivado  -mode batch -source run_vivadosyn.tcl   || exit $? 

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Dec  4 20:20:49 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivadosyn.tcl
# source ./settings.tcl
## set top_module resize_accel
## set language verilog
## set family zynq
## set device xc7z020
## set package -clg400
## set speed -1
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:resize_accel:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl false
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project resize.prj
# dict set report_options hls_solution sol1
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "resize_accel"
# dict set report_options funcmodules {resize_accel_entry_proc7 resize_accel_Block_entry_split_proc resize_accel_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 resize_accel_Axi2AxiStream resize_accel_entry_proc5 resize_accel_last_blk_pxl_width resize_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow resize_accel_AxiStream2MatStream_2_s resize_accel_AxiStream2Mat resize_accel_Axi2Mat resize_accel_Array2xfMat_8_0_1080_1080_1_2_s resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 resize_accel_xfUDivResize resize_accel_scaleCompute_17_42_20_48_16_1_s resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 resize_accel_resizeNNBilinear_0_1080_1080_1_false_2_2_1080_1080_1_2_s resize_accel_resize_1_0_1080_1080_1080_1080_1_false_2_2_2_s resize_accel_entry_proc6 resize_accel_addrbound resize_accel_Mat2Axi_Block_entry_split_split_split_proc resize_accel_entry_proc resize_accel_last_blk_pxl_width_1 resize_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol resize_accel_MatStream2AxiStream_2_s resize_accel_Mat2AxiStream resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 resize_accel_AxiStream2Axi resize_accel_Mat2Axi resize_accel_xfMat2Array_8_0_1080_1080_1_2_1_s}
# dict set report_options bindmodules {resize_accel_flow_control_loop_pipe_sequential_init resize_accel_mul_16ns_16ns_32_3_1 resize_accel_mul_16ns_16ns_22_1_1 resize_accel_mul_32s_32s_32_2_1 resize_accel_fifo_w32_d3_S resize_accel_fifo_w4_d2_S resize_accel_fifo_w8_d2_S resize_accel_fifo_w32_d2_S resize_accel_start_for_AxiStream2Mat_U0 resize_accel_udiv_64ns_16ns_64_68_seq_1 resize_accel_mul_48ns_42s_74_5_0 resize_accel_mul_12ns_12ns_24_1_1 resize_accel_mul_12ns_9s_21_1_1 resize_accel_mac_muladd_12ns_9s_21s_22_4_1 resize_accel_mac_muladd_12ns_10s_22s_23_4_1 resize_accel_sparsemux_7_2_32_1_1 resize_accel_resizeNNBilinear_0_1080_1080_1_false_2_2_1080_1080_1_2_s_line_buffer_RAM_T2P_bkb resize_accel_mul_16ns_16ns_32_1_1 resize_accel_fifo_w16_d3_S resize_accel_fifo_w32_d3_S_x resize_accel_fifo_w4_d2_S_x resize_accel_fifo_w64_d4_S resize_accel_fifo_w22_d2_S resize_accel_fifo_w8_d2_S_x resize_accel_fifo_w64_d5_S resize_accel_fifo_w32_d2_S_x resize_accel_fifo_w32_d3_S_x0 resize_accel_fifo_w8_d2_S_x0 resize_accel_start_for_xfMat2Array_8_0_1080_1080_1_2_1_U0 resize_accel_gmem1_m_axi resize_accel_gmem2_m_axi resize_accel_control_s_axi}
# dict set report_options max_module_depth 10
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 631.312 ; gain = 202.516
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.1/data/ip'.
# create_bd_design bd_0
Wrote  : <D:\UTE\Advanced_Topic\HW\resize\resize.prj\sol1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.
Slave segment '/m_axi_gmem1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem1' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem2/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem2' at <0x44A0_0000 [ 64K ]>.
Wrote  : <D:\UTE\Advanced_Topic\HW\resize\resize.prj\sol1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
Verilog Output written to : D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2024-12-04 20:21:07 +0700
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Dec  4 20:21:08 2024] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Wed Dec  4 20:21:08 2024] Launched synth_1...
Run output will be captured here: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.runs/synth_1/runme.log
[Wed Dec  4 20:21:08 2024] Waiting for synth_1 to finish...


*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Dec  4 20:23:07 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 630.957 ; gain = 202.461
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32824
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1517.551 ; gain = 446.539
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [d:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [d:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.runs/synth_1/.Xil/Vivado-7240-DESKTOP-LHBMR94/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.runs/synth_1/.Xil/Vivado-7240-DESKTOP-LHBMR94/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [d:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [d:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1634.516 ; gain = 563.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1634.516 ; gain = 563.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1634.516 ; gain = 563.504
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1634.516 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [d:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/resize_accel.xdc]
Finished Parsing XDC File [D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/resize_accel.xdc]
Parsing XDC File [D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1634.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1634.516 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1634.516 ; gain = 563.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1634.516 ; gain = 563.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1634.516 ; gain = 563.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1634.516 ; gain = 563.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1634.516 ; gain = 563.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1634.516 ; gain = 563.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1634.516 ; gain = 563.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1634.516 ; gain = 563.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1634.516 ; gain = 563.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1634.516 ; gain = 563.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1634.516 ; gain = 563.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1634.516 ; gain = 563.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1634.516 ; gain = 563.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1634.516 ; gain = 563.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1634.516 ; gain = 563.504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 1634.516 ; gain = 563.504
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 1634.516 ; gain = 563.504
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1634.516 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1634.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 14917468
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 1634.516 ; gain = 996.453
INFO: [Common 17-1381] The checkpoint 'D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  4 20:23:53 2024...
[Wed Dec  4 20:23:55 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:02:47 . Memory (MB): peak = 945.730 ; gain = 0.000
TIMESTAMP: HLS-REPORT: synthesis open_run: 2024-12-04 20:23:55 +0700
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint 'd:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 1146.012 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 477 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/resize_accel.xdc]
Finished Parsing XDC File [D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/resize_accel.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1287.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2024-12-04 20:23:59 +0700
INFO: HLS-REPORT: Running report: report_utilization -file ./report/resize_accel_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 10 -file ./report/resize_accel_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/resize_accel_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1869.902 ; gain = 582.738
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/resize_accel_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/resize_accel_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/resize_accel_failfast_synth.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 1 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 0 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 1 seconds
 -I- average fanout metrics completed in 1 seconds (0 modules)
 -I- non-FD high fanout nets completed in 0 seconds
 -I- path budgeting metrics completed in 1 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xc7z020clg400-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 8.87%  | OK     |
#  | FD                                                        | 50%       | 5.55%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 3.79%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 7.73%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 1.79%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 4.76%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 998       | 170    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.79   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/report/resize_accel_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 4 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2024-12-04 20:24:09 +0700
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2024-12-04 20:24:09 +0700
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2024-12-04 20:24:09 +0700
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2024-12-04 20:24:09 +0700
TIMESTAMP: HLS-REPORT: synth process timing paths: 2024-12-04 20:24:09 +0700
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2024-12-04 20:24:09 +0700
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2024-12-04 20:24:09 +0700
HLS EXTRACTION: synth area_totals:  0 53200 106400 220 280 0 0
HLS EXTRACTION: synth area_current: 0 4719 5909 17 5 0 660 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 53200 LUT 4719 AVAIL_FF 106400 FF 5909 AVAIL_DSP 220 DSP 17 AVAIL_BRAM 280 BRAM 5 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 660 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/report/verilog/resize_accel_export.rpt


Implementation tool: Xilinx Vivado v.2024.1
Project:             resize.prj
Solution:            sol1
Device target:       xc7z020-clg400-1
Report date:         Wed Dec 04 20:24:11 +0700 2024

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           4719
FF:            5909
DSP:             17
BRAM:             5
URAM:             0
LATCH:            0
SRL:            660
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      7.404
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2024-12-04 20:24:11 +0700
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2024-12-04 20:24:11 +0700
INFO: [Common 17-206] Exiting Vivado at Wed Dec  4 20:24:11 2024...
INFO: [HLS 200-802] Generated output file resize.prj/sol1/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:03:48; Allocated memory: 4.648 MB.
INFO: [HLS 200-1510] Running: export_design -flow impl -rtl verilog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Dec  4 20:24:23 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/sol1_data.json outdir=D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/ip srcdir=D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1 sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/ip/misc
INFO: Copied 66 verilog file(s) to D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/ip/hdl/verilog
INFO: Copied 62 vhdl file(s) to D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/ip/drivers
ipx::create_core: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 635.770 ; gain = 193.652
INFO: Import ports from HDL: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/ip/hdl/vhdl/resize_accel.vhd (resize_accel)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.1/data/ip'.
INFO: Add axi4full interface m_axi_gmem1
INFO: Add axi4full interface m_axi_gmem2
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/ip/component.xml
INFO: Created IP archive D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/ip/xilinx_com_hls_resize_accel_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Wed Dec  4 20:24:36 2024...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

D:\UTE\Advanced_Topic\HW\resize\resize.prj\sol1\impl\verilog>D:/Xilinx/Vivado/2024.1/bin/vivado  -mode batch -source run_vivado.tcl   || exit $? 

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Dec  4 20:24:38 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module resize_accel
## set language verilog
## set family zynq
## set device xc7z020
## set package -clg400
## set speed -1
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:resize_accel:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project resize.prj
# dict set report_options hls_solution sol1
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "resize_accel"
# dict set report_options funcmodules {resize_accel_entry_proc7 resize_accel_Block_entry_split_proc resize_accel_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 resize_accel_Axi2AxiStream resize_accel_entry_proc5 resize_accel_last_blk_pxl_width resize_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow resize_accel_AxiStream2MatStream_2_s resize_accel_AxiStream2Mat resize_accel_Axi2Mat resize_accel_Array2xfMat_8_0_1080_1080_1_2_s resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_354_1_VITIS_LOOP_359_2 resize_accel_xfUDivResize resize_accel_scaleCompute_17_42_20_48_16_1_s resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_411_5 resize_accel_resizeNNBilinear_0_1080_1080_1_false_2_2_1080_1080_1_2_s resize_accel_resize_1_0_1080_1080_1080_1080_1_false_2_2_2_s resize_accel_entry_proc6 resize_accel_addrbound resize_accel_Mat2Axi_Block_entry_split_split_split_proc resize_accel_entry_proc resize_accel_last_blk_pxl_width_1 resize_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol resize_accel_MatStream2AxiStream_2_s resize_accel_Mat2AxiStream resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2 resize_accel_AxiStream2Axi resize_accel_Mat2Axi resize_accel_xfMat2Array_8_0_1080_1080_1_2_1_s}
# dict set report_options bindmodules {resize_accel_flow_control_loop_pipe_sequential_init resize_accel_mul_16ns_16ns_32_3_1 resize_accel_mul_16ns_16ns_22_1_1 resize_accel_mul_32s_32s_32_2_1 resize_accel_fifo_w32_d3_S resize_accel_fifo_w4_d2_S resize_accel_fifo_w8_d2_S resize_accel_fifo_w32_d2_S resize_accel_start_for_AxiStream2Mat_U0 resize_accel_udiv_64ns_16ns_64_68_seq_1 resize_accel_mul_48ns_42s_74_5_0 resize_accel_mul_12ns_12ns_24_1_1 resize_accel_mul_12ns_9s_21_1_1 resize_accel_mac_muladd_12ns_9s_21s_22_4_1 resize_accel_mac_muladd_12ns_10s_22s_23_4_1 resize_accel_sparsemux_7_2_32_1_1 resize_accel_resizeNNBilinear_0_1080_1080_1_false_2_2_1080_1080_1_2_s_line_buffer_RAM_T2P_bkb resize_accel_mul_16ns_16ns_32_1_1 resize_accel_fifo_w16_d3_S resize_accel_fifo_w32_d3_S_x resize_accel_fifo_w4_d2_S_x resize_accel_fifo_w64_d4_S resize_accel_fifo_w22_d2_S resize_accel_fifo_w8_d2_S_x resize_accel_fifo_w64_d5_S resize_accel_fifo_w32_d2_S_x resize_accel_fifo_w32_d3_S_x0 resize_accel_fifo_w8_d2_S_x0 resize_accel_start_for_xfMat2Array_8_0_1080_1080_1_2_1_U0 resize_accel_gmem1_m_axi resize_accel_gmem2_m_axi resize_accel_control_s_axi}
# dict set report_options max_module_depth 10
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 629.332 ; gain = 199.000
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.1/data/ip'.
# create_bd_design bd_0
Wrote  : <D:\UTE\Advanced_Topic\HW\resize\resize.prj\sol1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.
Slave segment '/m_axi_gmem1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem1' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem2/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem2' at <0x44A0_0000 [ 64K ]>.
Wrote  : <D:\UTE\Advanced_Topic\HW\resize\resize.prj\sol1\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
Verilog Output written to : D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2024-12-04 20:24:56 +0700
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Dec  4 20:24:56 2024] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Wed Dec  4 20:24:56 2024] Launched synth_1...
Run output will be captured here: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.runs/synth_1/runme.log
[Wed Dec  4 20:24:56 2024] Waiting for synth_1 to finish...


*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Dec  4 20:26:52 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 630.758 ; gain = 200.688
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8028
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1518.871 ; gain = 448.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [d:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [d:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.runs/synth_1/.Xil/Vivado-15832-DESKTOP-LHBMR94/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.runs/synth_1/.Xil/Vivado-15832-DESKTOP-LHBMR94/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [d:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [d:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1634.371 ; gain = 563.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1634.371 ; gain = 563.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1634.371 ; gain = 563.570
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1634.371 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [d:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/resize_accel.xdc]
Finished Parsing XDC File [D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/resize_accel.xdc]
Parsing XDC File [D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1643.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1643.406 ; gain = 0.051
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1643.406 ; gain = 572.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1643.406 ; gain = 572.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1643.406 ; gain = 572.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1643.406 ; gain = 572.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1643.406 ; gain = 572.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 1643.406 ; gain = 572.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 1643.406 ; gain = 572.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 1643.406 ; gain = 572.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 1643.406 ; gain = 572.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 1643.406 ; gain = 572.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 1643.406 ; gain = 572.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 1643.406 ; gain = 572.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 1643.406 ; gain = 572.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 1643.406 ; gain = 572.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 1643.406 ; gain = 572.605
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:30 . Memory (MB): peak = 1643.406 ; gain = 563.570
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 1643.406 ; gain = 572.605
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1643.406 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1643.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 14917468
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:39 . Memory (MB): peak = 1643.406 ; gain = 1003.867
INFO: [Common 17-1381] The checkpoint 'D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  4 20:27:40 2024...
[Wed Dec  4 20:27:42 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:02:46 . Memory (MB): peak = 942.340 ; gain = 0.000
TIMESTAMP: HLS-REPORT: synthesis open_run: 2024-12-04 20:27:42 +0700
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint 'd:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 1144.969 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 477 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/resize_accel.xdc]
Finished Parsing XDC File [D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/resize_accel.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1287.695 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1287.695 ; gain = 345.355
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2024-12-04 20:27:49 +0700
INFO: HLS-REPORT: Running report: report_utilization -file ./report/resize_accel_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 10 -file ./report/resize_accel_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/resize_accel_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1869.887 ; gain = 582.191
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/resize_accel_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/resize_accel_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/resize_accel_failfast_synth.rpt
 -I- design metrics completed in 1 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 1 seconds
 -I- average fanout metrics completed in 2 seconds (0 modules)
 -I- non-FD high fanout nets completed in 1 seconds
 -I- path budgeting metrics completed in 0 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xc7z020clg400-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 8.87%  | OK     |
#  | FD                                                        | 50%       | 5.55%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 3.79%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 7.73%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 1.79%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 4.76%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 998       | 170    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.79   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/report/resize_accel_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 6 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2024-12-04 20:28:05 +0700
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2024-12-04 20:28:05 +0700
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2024-12-04 20:28:05 +0700
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2024-12-04 20:28:05 +0700
TIMESTAMP: HLS-REPORT: synth process timing paths: 2024-12-04 20:28:05 +0700
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2024-12-04 20:28:05 +0700
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2024-12-04 20:28:05 +0700
HLS EXTRACTION: synth area_totals:  0 53200 106400 220 280 0 0
HLS EXTRACTION: synth area_current: 0 4719 5909 17 5 0 660 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 53200 LUT 4719 AVAIL_FF 106400 FF 5909 AVAIL_DSP 220 DSP 17 AVAIL_BRAM 280 BRAM 5 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 660 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/report/verilog/resize_accel_export.rpt


Implementation tool: Xilinx Vivado v.2024.1
Project:             resize.prj
Solution:            sol1
Device target:       xc7z020-clg400-1
Report date:         Wed Dec 04 20:28:07 +0700 2024

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           4719
FF:            5909
DSP:             17
BRAM:             5
URAM:             0
LATCH:            0
SRL:            660
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      7.404
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2024-12-04 20:28:07 +0700
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1985.637 ; gain = 0.000
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Wed Dec  4 20:28:09 2024] Launched impl_1...
Run output will be captured here: D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.runs/impl_1/runme.log
[Wed Dec  4 20:28:09 2024] Waiting for impl_1 to finish...


*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Dec  4 20:28:16 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 1069.348 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 477 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1184.895 ; gain = 2.090
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1771.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1 (64-bit) build 5076996
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1771.602 ; gain = 1343.418
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.697 . Memory (MB): peak = 1810.648 ; gain = 28.070

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 18e39af0f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1810.648 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 18e39af0f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2163.844 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 18e39af0f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2163.844 ; gain = 0.000
Phase 1 Initialization | Checksum: 18e39af0f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2163.844 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 18e39af0f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.193 . Memory (MB): peak = 2163.844 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 18e39af0f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 2163.844 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 18e39af0f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 2163.844 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 71 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 9b292a38

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.365 . Memory (MB): peak = 2163.844 ; gain = 0.000
Retarget | Checksum: 9b292a38
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 11cac84d4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.420 . Memory (MB): peak = 2163.844 ; gain = 0.000
Constant propagation | Checksum: 11cac84d4
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 90120b6a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.543 . Memory (MB): peak = 2163.844 ; gain = 0.000
Sweep | Checksum: 90120b6a
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 90120b6a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.625 . Memory (MB): peak = 2163.844 ; gain = 0.000
BUFG optimization | Checksum: 90120b6a
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 90120b6a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.645 . Memory (MB): peak = 2163.844 ; gain = 0.000
Shift Register Optimization | Checksum: 90120b6a
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 90120b6a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.675 . Memory (MB): peak = 2163.844 ; gain = 0.000
Post Processing Netlist | Checksum: 90120b6a
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 11cfc1cf5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.856 . Memory (MB): peak = 2163.844 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2163.844 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 11cfc1cf5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.869 . Memory (MB): peak = 2163.844 ; gain = 0.000
Phase 9 Finalization | Checksum: 11cfc1cf5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.870 . Memory (MB): peak = 2163.844 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 11cfc1cf5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.872 . Memory (MB): peak = 2163.844 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: 18c5e02ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2271.688 ; gain = 0.000
Ending Power Optimization Task | Checksum: 18c5e02ef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2271.688 ; gain = 107.844

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18c5e02ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2271.688 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2271.688 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 132a80424

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2271.688 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2271.688 ; gain = 492.148
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2271.688 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2271.688 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bfba95fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2271.688 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2271.688 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 47c22034

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.845 . Memory (MB): peak = 2271.688 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 143ffe529

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2271.688 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 143ffe529

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2271.688 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 143ffe529

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2271.688 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e3b31f05

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2271.688 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: c2409451

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2271.688 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: c2409451

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2271.688 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 134f88c01

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2271.688 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 186 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 84 nets or LUTs. Breaked 0 LUT, combined 84 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2271.688 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             84  |                    84  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             84  |                    84  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 23ccbd250

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2271.688 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 2478f5d8b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2271.688 ; gain = 0.000
Phase 2 Global Placement | Checksum: 2478f5d8b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2271.688 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 242abe61a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2271.688 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b9d3e6c8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2271.688 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20606b3ea

Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2271.688 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b5794f1e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2271.688 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1135802f3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 2271.688 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1525d8727

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 2271.688 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 181c9179a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 2271.688 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 181c9179a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 2271.688 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 23f94b0f9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.697 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1fabf4dd6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.433 . Memory (MB): peak = 2271.688 ; gain = 0.000
INFO: [Place 46-33] Processed net bd_0_i/hls_inst/inst/gmem2_m_axi_U/bus_write/wreq_burst_conv/rs_req/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1bb35e98e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.651 . Memory (MB): peak = 2271.688 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 23f94b0f9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 2271.688 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.697. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1a1b47542

Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 2271.688 ; gain = 0.000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 2271.688 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1a1b47542

Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 2271.688 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1a1b47542

Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 2271.688 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1a1b47542

Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 2271.688 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1a1b47542

Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 2271.688 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2271.688 ; gain = 0.000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 2271.688 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13a3482c5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 2271.688 ; gain = 0.000
Ending Placer Task | Checksum: e0c888e7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 2271.688 ; gain = 0.000
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 2271.688 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2271.688 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2271.688 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2271.688 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.658 . Memory (MB): peak = 2271.688 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2271.688 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 2271.688 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2271.688 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2271.688 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.855 . Memory (MB): peak = 2271.688 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2271.688 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.697 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2271.688 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.729 . Memory (MB): peak = 2271.688 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2271.688 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2271.688 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2271.688 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2271.688 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.819 . Memory (MB): peak = 2271.688 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a1c95e5d ConstDB: 0 ShapeSum: 2905b79a RouteDB: 15f972f0
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem2_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem2_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: d02d4212 | NumContArr: ed433550 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 342c26c9c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 2406.695 ; gain = 132.293

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 342c26c9c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 2406.695 ; gain = 132.293

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 342c26c9c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 2406.695 ; gain = 132.293
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1e7ed54bd

Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 2454.348 ; gain = 179.945
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.942  | TNS=0.000  | WHS=0.007  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8920
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8920
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 20e00d64c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.738 ; gain = 214.336

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 20e00d64c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 2488.738 ; gain = 214.336

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 21f3cdce1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2488.738 ; gain = 214.336
Phase 4 Initial Routing | Checksum: 21f3cdce1

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2488.738 ; gain = 214.336

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 595
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.872  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1f866f6ed

Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 2488.738 ; gain = 214.336
Phase 5 Rip-up And Reroute | Checksum: 1f866f6ed

Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 2488.738 ; gain = 214.336

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1f866f6ed

Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 2488.738 ; gain = 214.336

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1f866f6ed

Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 2488.738 ; gain = 214.336
Phase 6 Delay and Skew Optimization | Checksum: 1f866f6ed

Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 2488.738 ; gain = 214.336

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.872  | TNS=0.000  | WHS=0.052  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2d1f5c1d8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 2488.738 ; gain = 214.336
Phase 7 Post Hold Fix | Checksum: 2d1f5c1d8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 2488.738 ; gain = 214.336

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.20633 %
  Global Horizontal Routing Utilization  = 1.6883 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2d1f5c1d8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 2488.738 ; gain = 214.336

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2d1f5c1d8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 2488.738 ; gain = 214.336

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2d110f237

Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 2488.738 ; gain = 214.336

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2d110f237

Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 2488.738 ; gain = 214.336

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.872  | TNS=0.000  | WHS=0.052  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2d110f237

Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 2488.738 ; gain = 214.336
Total Elapsed time in route_design: 31.029 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 17d89b84b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 2488.738 ; gain = 214.336
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 17d89b84b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 2488.738 ; gain = 214.336

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 2488.738 ; gain = 217.051
INFO: [Vivado 12-24828] Executing command : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
116 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2488.738 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2488.738 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.758 . Memory (MB): peak = 2488.738 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2488.738 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 2488.738 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2488.738 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2488.738 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.921 . Memory (MB): peak = 2488.738 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Dec  4 20:29:59 2024...
[Wed Dec  4 20:30:01 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:01:52 . Memory (MB): peak = 1985.637 ; gain = 0.000
TIMESTAMP: HLS-REPORT: implementation open_run: 2024-12-04 20:30:01 +0700
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 1985.637 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 477 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 2080.668 ; gain = 4.004
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2201.547 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2201.547 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.416 . Memory (MB): peak = 2201.980 ; gain = 0.434
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2201.980 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 2208.441 ; gain = 6.461
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.574 . Memory (MB): peak = 2208.441 ; gain = 6.895
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.575 . Memory (MB): peak = 2208.441 ; gain = 6.895
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2208.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2024-12-04 20:30:04 +0700
INFO: HLS-REPORT: Running report: report_utilization -file ./report/resize_accel_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 10 -file ./report/resize_accel_utilization_hierarchical_routed.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/resize_accel_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: HLS-REPORT: Running report: report_route_status -file ./report/resize_accel_status_routed.rpt
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/resize_accel_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/resize_accel_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/resize_accel_failfast_routed.rpt
 -I- design metrics completed in 1 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 2 seconds
 -I- average fanout metrics completed in 1 seconds (0 modules)
 -I- non-FD high fanout nets completed in 1 seconds
 -I- path budgeting metrics completed in 0 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xc7z020clg400-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 8.13%  | OK     |
#  | FD                                                        | 50%       | 5.55%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 2.03%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 7.73%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 1.79%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 4.76%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 998       | 170    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.79   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/report/resize_accel_failfast_routed.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 6 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2024-12-04 20:30:14 +0700
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2024-12-04 20:30:14 +0700
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2024-12-04 20:30:15 +0700
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2024-12-04 20:30:15 +0700
TIMESTAMP: HLS-REPORT: impl process timing paths: 2024-12-04 20:30:15 +0700
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2024-12-04 20:30:15 +0700
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2024-12-04 20:30:15 +0700
HLS EXTRACTION: impl area_totals:  13300 53200 106400 220 280 0 0
HLS EXTRACTION: impl area_current: 1772 4324 5909 17 5 0 353 0 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_SLICE 13300 SLICE 1772 AVAIL_LUT 53200 LUT 4324 AVAIL_FF 106400 FF 5909 AVAIL_DSP 220 DSP 17 AVAIL_BRAM 280 BRAM 5 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 353 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated D:/UTE/Advanced_Topic/HW/resize/resize.prj/sol1/impl/report/verilog/resize_accel_export.rpt


Implementation tool: Xilinx Vivado v.2024.1
Project:             resize.prj
Solution:            sol1
Device target:       xc7z020-clg400-1
Report date:         Wed Dec 04 20:30:15 +0700 2024

#=== Post-Implementation Resource usage ===
SLICE:         1772
LUT:           4324
FF:            5909
DSP:             17
BRAM:             5
URAM:             0
LATCH:            0
SRL:            353
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      7.404
CP achieved post-implementation: 8.092
Timing met

TIMESTAMP: HLS-REPORT: implementation end: 2024-12-04 20:30:15 +0700
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=1.907797, worst hold slack (WHS)=0.052580, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2024-12-04 20:30:15 +0700
INFO: [Common 17-206] Exiting Vivado at Wed Dec  4 20:30:15 2024...
INFO: [HLS 200-802] Generated output file resize.prj/sol1/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:06:06; Allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 19 seconds. Total CPU system time: 2 seconds. Total elapsed time: 830.884 seconds; peak allocated memory: 712.734 MB.
