5 18 1fd81 6 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (race6.vcd) 2 -o (race6.cdd) 2 -v (race6.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 race6.v 12 41 1 
2 1 19 19 19 110015 4 1 100c 0 0 1 1 clock
2 2 19 19 19 90015 7 27 100a 1 0 1 18 0 1 0 0 0 0
2 3 20 20 20 20004 2 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 clock 1 14 7000a 1 0 0 0 1 17 0 1 0 1 1 0
1 a 2 15 7000a 1 0 3 0 4 17 0 f 0 9 0 0
1 b 3 16 7000a 1 0 7 0 8 17 0 ff 0 69 0 0
1 i 4 17 107000a 1 0 31 0 32 49 0 ffffffff 0 7 7 0
4 2 1 3 0 2
4 3 6 2 0 2
3 1 main.u$0 "main.u$0" 0 race6.v 20 21 1 
2 4 20 20 20 90009 1 0 1004 0 0 32 48 0 0
2 5 20 20 20 70007 0 1 1410 0 0 32 33 i
2 6 20 20 20 70009 2 37 400016 4 5
2 7 20 20 20 e000e 1 0 1008 0 0 32 48 4 0
2 8 20 20 20 c000c a 1 100c 0 0 32 33 i
2 9 20 20 20 c000e a d 80100e 7 8 1 18 0 1 1 1 0 0
2 10 21 21 21 e000e 8 1 101c 0 0 32 33 i
2 11 21 21 21 c000f 8 23 101c 0 10 1 18 0 1 0 0 0 0 b
2 12 21 21 21 60006 8 1 141c 0 0 32 33 i
2 13 21 21 21 40007 0 23 1410 0 12 1 18 0 1 0 0 0 0 a
2 14 21 21 21 4000f 8 38 2e 11 13
2 15 20 20 20 150015 1 0 1008 0 0 32 48 1 0
2 16 20 20 20 130013 8 1 101c 0 0 32 33 i
2 17 20 20 20 130015 8 6 1298 15 16 32 50 0 ffffffff fffffffe 1 2 1
2 18 20 20 20 110011 0 1 1410 0 0 32 33 i
2 19 20 20 20 110015 8 37 c0003a 17 18
4 6 11 9 9 6
4 9 0 14 0 6
4 19 6 9 9 6
4 14 0 19 19 6
3 1 main.u$1 "main.u$1" 0 race6.v 23 39 1 
