#Build: Fabric Compiler 2020.2-Lite, Build 59895, Jul 24 10:52 2020
#Install: D:\pango\PDS_2020.2-Lite\bin
#Application name: pds_shell
#OS: Windows 10 10.0.22000
#Hostname: LAPTOP-3DR578RQ
Generated by Fabric Compiler (version 2020.2-Lite build 59895) at Mon Jul 17 17:32:55 2023
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.2-Lite <build 59895>)
| Date         : Mon Jul 17 17:33:00 2023
| Design       : smart_car
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               179           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     226.603 MHz       1000.000          4.413        995.587
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.587       0.000              0            467
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.177       0.000              0            467
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.000       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.328       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.291       0.000              0            179
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.343       0.000              0            467
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.217       0.000              0            467
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.943       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.205       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.609       0.000              0            179
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[13]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.753
  Launch Clock Delay      :  4.383
  Clock Pessimism Removal :  0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.819       4.383         ntclkbufg_0      
 CLMA_54_212/CLK                                                           r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_212/Q0                    tco                   0.261       4.644 r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.606       5.250         counter_rgb_t[3] 
 CLMS_54_209/Y3                    td                    0.276       5.526 r       N22_mux5_4/gateop_perm/Z
                                   net (fanout=2)        0.263       5.789         _N1374           
 CLMA_54_208/Y0                    td                    0.282       6.071 r       N22_mux6/gateop_perm/Z
                                   net (fanout=1)        0.260       6.331         _N958            
 CLMA_54_208/Y2                    td                    0.165       6.496 r       N22_mux10/gateop_perm/Z
                                   net (fanout=1)        0.588       7.084         _N960            
 CLMA_50_228/Y0                    td                    0.164       7.248 r       N380_14/gateop_perm/Z
                                   net (fanout=25)       0.266       7.514         _N1390           
 CLMA_50_228/Y3                    td                    0.276       7.790 r       N380/gateop/F    
                                   net (fanout=16)       0.534       8.324         N380             
 CLMS_54_225/CECO                  td                    0.118       8.442 r       counter_rgb_t[15]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       8.442         _N34             
 CLMS_54_229/CECI                                                          r       counter_rgb_t[13]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.442         Logic Levels: 6  
                                                                                   Logic: 1.542ns(37.990%), Route: 2.517ns(62.010%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.561    1003.753         ntclkbufg_0      
 CLMS_54_229/CLK                                                           r       counter_rgb_t[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.617    1004.370                          
 clock uncertainty                                      -0.050    1004.320                          

 Setup time                                             -0.291    1004.029                          

 Data required time                                               1004.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.029                          
 Data arrival time                                                  -8.442                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.587                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[4]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.733
  Launch Clock Delay      :  4.383
  Clock Pessimism Removal :  0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.819       4.383         ntclkbufg_0      
 CLMA_54_212/CLK                                                           r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_212/Q0                    tco                   0.261       4.644 r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.606       5.250         counter_rgb_t[3] 
 CLMS_54_209/Y3                    td                    0.276       5.526 r       N22_mux5_4/gateop_perm/Z
                                   net (fanout=2)        0.263       5.789         _N1374           
 CLMA_54_208/Y0                    td                    0.282       6.071 r       N22_mux6/gateop_perm/Z
                                   net (fanout=1)        0.260       6.331         _N958            
 CLMA_54_208/Y2                    td                    0.165       6.496 r       N22_mux10/gateop_perm/Z
                                   net (fanout=1)        0.588       7.084         _N960            
 CLMA_50_228/Y0                    td                    0.164       7.248 r       N380_14/gateop_perm/Z
                                   net (fanout=25)       0.266       7.514         _N1390           
 CLMA_50_228/Y3                    td                    0.276       7.790 r       N380/gateop/F    
                                   net (fanout=16)       0.573       8.363         N380             
 CLMA_54_212/CE                                                            r       counter_rgb_t[4]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.363         Logic Levels: 5  
                                                                                   Logic: 1.424ns(35.779%), Route: 2.556ns(64.221%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.541    1003.733         ntclkbufg_0      
 CLMA_54_212/CLK                                                           r       counter_rgb_t[4]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.650    1004.383                          
 clock uncertainty                                      -0.050    1004.333                          

 Setup time                                             -0.277    1004.056                          

 Data required time                                               1004.056                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.056                          
 Data arrival time                                                  -8.363                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.693                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[3]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.733
  Launch Clock Delay      :  4.383
  Clock Pessimism Removal :  0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.819       4.383         ntclkbufg_0      
 CLMA_54_212/CLK                                                           r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_212/Q0                    tco                   0.261       4.644 r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.606       5.250         counter_rgb_t[3] 
 CLMS_54_209/Y3                    td                    0.276       5.526 r       N22_mux5_4/gateop_perm/Z
                                   net (fanout=2)        0.263       5.789         _N1374           
 CLMA_54_208/Y0                    td                    0.282       6.071 r       N22_mux6/gateop_perm/Z
                                   net (fanout=1)        0.260       6.331         _N958            
 CLMA_54_208/Y2                    td                    0.165       6.496 r       N22_mux10/gateop_perm/Z
                                   net (fanout=1)        0.588       7.084         _N960            
 CLMA_50_228/Y0                    td                    0.164       7.248 r       N380_14/gateop_perm/Z
                                   net (fanout=25)       0.266       7.514         _N1390           
 CLMA_50_228/Y3                    td                    0.276       7.790 r       N380/gateop/F    
                                   net (fanout=16)       0.573       8.363         N380             
 CLMA_54_212/CE                                                            r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   8.363         Logic Levels: 5  
                                                                                   Logic: 1.424ns(35.779%), Route: 2.556ns(64.221%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.541    1003.733         ntclkbufg_0      
 CLMA_54_212/CLK                                                           r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.650    1004.383                          
 clock uncertainty                                      -0.050    1004.333                          

 Setup time                                             -0.277    1004.056                          

 Data required time                                               1004.056                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.056                          
 Data arrival time                                                  -8.363                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.693                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[13]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.442
  Launch Clock Delay      :  3.773
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.581       3.773         ntclkbufg_0      
 CLMA_30_245/CLK                                                           r       counter_e_b[13]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_245/Q2                    tco                   0.223       3.996 f       counter_e_b[13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.235       4.231         counter_e_b[13]  
 CLMA_30_248/M2                                                            f       dis_reg_b[13]/opit_0_inv/D

 Data arrival time                                                   4.231         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.690%), Route: 0.235ns(51.310%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.878       4.442         ntclkbufg_0      
 CLMA_30_248/CLK                                                           r       dis_reg_b[13]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.070                          
 clock uncertainty                                       0.000       4.070                          

 Hold time                                              -0.016       4.054                          

 Data required time                                                  4.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.054                          
 Data arrival time                                                  -4.231                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.177                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[14]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.442
  Launch Clock Delay      :  3.773
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.581       3.773         ntclkbufg_0      
 CLMA_30_245/CLK                                                           r       counter_e_b[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_245/Q0                    tco                   0.223       3.996 f       counter_e_b[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.256       4.252         counter_e_b[14]  
 CLMA_30_248/M0                                                            f       dis_reg_b[14]/opit_0_inv/D

 Data arrival time                                                   4.252         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.555%), Route: 0.256ns(53.445%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.878       4.442         ntclkbufg_0      
 CLMA_30_248/CLK                                                           r       dis_reg_b[14]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.070                          
 clock uncertainty                                       0.000       4.070                          

 Hold time                                              -0.016       4.054                          

 Data required time                                                  4.054                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.054                          
 Data arrival time                                                  -4.252                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.198                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[12]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[12]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.423
  Launch Clock Delay      :  3.789
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.597       3.789         ntclkbufg_0      
 CLMA_30_249/CLK                                                           r       counter_e_b[12]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_249/Q3                    tco                   0.223       4.012 f       counter_e_b[12]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.236       4.248         counter_e_b[12]  
 CLMA_30_244/M2                                                            f       dis_reg_b[12]/opit_0_inv/D

 Data arrival time                                                   4.248         Logic Levels: 0  
                                                                                   Logic: 0.223ns(48.584%), Route: 0.236ns(51.416%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.859       4.423         ntclkbufg_0      
 CLMA_30_244/CLK                                                           r       dis_reg_b[12]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.051                          
 clock uncertainty                                       0.000       4.051                          

 Hold time                                              -0.016       4.035                          

 Data required time                                                  4.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.035                          
 Data arrival time                                                  -4.248                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.213                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.053  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.715
  Launch Clock Delay      :  4.366
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.802       4.366         ntclkbufg_0      
 CLMA_58_172/CLK                                                           r       counter_p[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_172/Q0                    tco                   0.261       4.627 r       counter_p[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.442       5.069         counter_p[2]     
 CLMS_54_177/Y1                    td                    0.377       5.446 r       N134_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.460       5.906         _N880            
 CLMA_58_180/Y0                    td                    0.282       6.188 r       N182_mux8/gateop_perm/Z
                                   net (fanout=1)        0.482       6.670         _N840            
 CLMA_66_176/Y0                    td                    0.387       7.057 r       N182_mux12/gateop_perm/Z
                                   net (fanout=1)        0.591       7.648         _N921            
 CLMA_70_188/Y2                    td                    0.284       7.932 r       N182_mux18_4/gateop_perm/Z
                                   net (fanout=2)        0.263       8.195         _N1560           
 CLMA_70_189/Y0                    td                    0.383       8.578 r       N393/gateop_perm/Z
                                   net (fanout=2)        0.408       8.986         N393             
 CLMA_70_181/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   8.986         Logic Levels: 5  
                                                                                   Logic: 1.974ns(42.727%), Route: 2.646ns(57.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.523    1003.715         ntclkbufg_0      
 CLMA_70_181/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.598    1004.313                          
 clock uncertainty                                      -0.050    1004.263                          

 Recovery time                                          -0.277    1003.986                          

 Data required time                                               1003.986                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.986                          
 Data arrival time                                                  -8.986                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.000                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.365
  Launch Clock Delay      :  3.716
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.524       3.716         ntclkbufg_0      
 CLMA_58_196/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_196/Q0                    tco                   0.223       3.939 f       counter_p[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.357       4.296         counter_p[19]    
 CLMA_70_189/Y0                    td                    0.314       4.610 f       N393/gateop_perm/Z
                                   net (fanout=2)        0.274       4.884         N393             
 CLMA_70_181/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.884         Logic Levels: 1  
                                                                                   Logic: 0.537ns(45.976%), Route: 0.631ns(54.024%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.801       4.365         ntclkbufg_0      
 CLMA_70_181/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.598       3.767                          
 clock uncertainty                                       0.000       3.767                          

 Removal time                                           -0.211       3.556                          

 Data required time                                                  3.556                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.556                          
 Data arrival time                                                  -4.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.328                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/opit_0_inv_L5Q/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.797       4.361         ntclkbufg_0      
 CLMA_58_193/CLK                                                           r       counter_p[7]/opit_0_inv_L5Q/CLK

 CLMA_58_193/Q3                    tco                   0.261       4.622 r       counter_p[7]/opit_0_inv_L5Q/Q
                                   net (fanout=7)        0.603       5.225         counter_p[7]     
 CLMS_54_177/Y2                    td                    0.284       5.509 r       N152_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.781       6.290         _N1582           
 CLMA_66_192/Y1                    td                    0.382       6.672 r       N152_mux8/gateop_perm/Z
                                   net (fanout=1)        0.419       7.091         _N828            
 CLMA_66_196/Y0                    td                    0.387       7.478 r       N152_mux12/gateop_perm/Z
                                   net (fanout=1)        0.421       7.899         _N991            
 CLMS_66_193/Y1                    td                    0.382       8.281 r       N165_muxf6_perm/Y1
                                   net (fanout=1)        0.727       9.008         _N911            
 CLMA_70_188/Y3                    td                    0.230       9.238 f       N157/gateop_perm/Z
                                   net (fanout=1)        2.339      11.577         nt_pwm2          
 IOL_7_322/DO                      td                    0.122      11.699 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.699         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.788      14.487 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      14.584         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  14.584         Logic Levels: 7  
                                                                                   Logic: 4.836ns(47.305%), Route: 5.387ns(52.695%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.794       4.358         ntclkbufg_0      
 CLMS_54_177/CLK                                                           r       counter_p[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_177/Q0                    tco                   0.261       4.619 r       counter_p[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.577       5.196         counter_p[4]     
 CLMA_58_180/Y3                    td                    0.276       5.472 r       N142_mux3/gateop_perm/Z
                                   net (fanout=2)        0.656       6.128         _N881            
 CLMA_66_180/Y2                    td                    0.389       6.517 r       N163_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.465       6.982         _N915            
 CLMA_66_192/Y2                    td                    0.389       7.371 r       N163_mux13_4/gateop_perm/Z
                                   net (fanout=1)        0.260       7.631         _N1585           
 CLMS_66_193/Y0                    td                    0.383       8.014 r       N165_muxf6_perm/Y0
                                   net (fanout=1)        0.312       8.326         _N914            
 CLMS_66_181/Y0                    td                    0.174       8.500 f       N178_6/gateop_perm/Z
                                   net (fanout=1)        2.620      11.120         _N1107           
 IOL_7_349/DO                      td                    0.122      11.242 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.242         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.788      14.030 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      14.122         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  14.122         Logic Levels: 7  
                                                                                   Logic: 4.782ns(48.976%), Route: 4.982ns(51.024%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/opit_0_inv_L5Q/CLK
Endpoint    : pwm3 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.797       4.361         ntclkbufg_0      
 CLMA_58_193/CLK                                                           r       counter_p[7]/opit_0_inv_L5Q/CLK

 CLMA_58_193/Q3                    tco                   0.261       4.622 r       counter_p[7]/opit_0_inv_L5Q/Q
                                   net (fanout=7)        0.603       5.225         counter_p[7]     
 CLMS_54_177/Y2                    td                    0.284       5.509 r       N152_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.781       6.290         _N1582           
 CLMA_66_192/Y1                    td                    0.382       6.672 r       N152_mux8/gateop_perm/Z
                                   net (fanout=1)        0.419       7.091         _N828            
 CLMA_66_196/Y0                    td                    0.387       7.478 r       N152_mux12/gateop_perm/Z
                                   net (fanout=1)        0.421       7.899         _N991            
 CLMS_66_193/Y6AB                  td                    0.352       8.251 f       N165_muxf6_perm/Z
                                   net (fanout=1)        2.422      10.673         nt_pwm3          
 IOL_7_330/DO                      td                    0.122      10.795 f       pwm3_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.795         pwm3_obuf/ntO    
 IOBD_0_330/PAD                    td                    2.788      13.583 f       pwm3_obuf/opit_0/O
                                   net (fanout=1)        0.095      13.678         pwm3             
 B7                                                                        f       pwm3 (port)      

 Data arrival time                                                  13.678         Logic Levels: 6  
                                                                                   Logic: 4.576ns(49.115%), Route: 4.741ns(50.885%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.935       0.971 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.971         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.094       1.065 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        1.014       2.079         nt_echo_b        
 CLMS_26_245/M0                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   2.079         Logic Levels: 2  
                                                                                   Logic: 1.029ns(49.495%), Route: 1.050ns(50.505%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.935       0.990 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.094       1.084 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        1.039       2.123         nt_echo_a        
 CLMA_30_229/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   2.123         Logic Levels: 2  
                                                                                   Logic: 1.029ns(48.469%), Route: 1.094ns(51.531%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : dis_reg_b[8]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.824       1.866 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.866         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.094       1.960 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=101)      0.430       2.390         nt_sys_rst_n     
 CLMA_30_240/RS                                                            r       dis_reg_b[8]/opit_0_inv/RS

 Data arrival time                                                   2.390         Logic Levels: 2  
                                                                                   Logic: 1.918ns(80.251%), Route: 0.472ns(19.749%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_rgb_t[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[13]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.106
  Launch Clock Delay      :  3.542
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.475       3.542         ntclkbufg_0      
 CLMA_54_212/CLK                                                           r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_212/Q0                    tco                   0.209       3.751 r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.469       4.220         counter_rgb_t[3] 
 CLMS_54_209/Y3                    td                    0.221       4.441 r       N22_mux5_4/gateop_perm/Z
                                   net (fanout=2)        0.242       4.683         _N1374           
 CLMA_54_208/Y0                    td                    0.226       4.909 r       N22_mux6/gateop_perm/Z
                                   net (fanout=1)        0.239       5.148         _N958            
 CLMA_54_208/Y2                    td                    0.132       5.280 r       N22_mux10/gateop_perm/Z
                                   net (fanout=1)        0.481       5.761         _N960            
 CLMA_50_228/Y0                    td                    0.131       5.892 r       N380_14/gateop_perm/Z
                                   net (fanout=25)       0.247       6.139         _N1390           
 CLMA_50_228/Y3                    td                    0.221       6.360 r       N380/gateop/F    
                                   net (fanout=16)       0.432       6.792         N380             
 CLMS_54_225/CECO                  td                    0.094       6.886 r       counter_rgb_t[15]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       6.886         _N34             
 CLMS_54_229/CECI                                                          r       counter_rgb_t[13]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.886         Logic Levels: 6  
                                                                                   Logic: 1.234ns(36.902%), Route: 2.110ns(63.098%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.297    1003.106         ntclkbufg_0      
 CLMS_54_229/CLK                                                           r       counter_rgb_t[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.512                          
 clock uncertainty                                      -0.050    1003.462                          

 Setup time                                             -0.233    1003.229                          

 Data required time                                               1003.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.229                          
 Data arrival time                                                  -6.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.343                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[20]/opit_0_inv_L5Q/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.098
  Launch Clock Delay      :  3.542
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.475       3.542         ntclkbufg_0      
 CLMA_54_212/CLK                                                           r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_212/Q0                    tco                   0.209       3.751 r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.469       4.220         counter_rgb_t[3] 
 CLMS_54_209/Y3                    td                    0.221       4.441 r       N22_mux5_4/gateop_perm/Z
                                   net (fanout=2)        0.242       4.683         _N1374           
 CLMA_54_208/Y0                    td                    0.226       4.909 r       N22_mux6/gateop_perm/Z
                                   net (fanout=1)        0.239       5.148         _N958            
 CLMA_54_208/Y2                    td                    0.132       5.280 r       N22_mux10/gateop_perm/Z
                                   net (fanout=1)        0.481       5.761         _N960            
 CLMA_50_228/Y0                    td                    0.131       5.892 r       N380_14/gateop_perm/Z
                                   net (fanout=25)       0.247       6.139         _N1390           
 CLMA_50_228/Y3                    td                    0.221       6.360 r       N380/gateop/F    
                                   net (fanout=16)       0.331       6.691         N380             
 CLMA_50_220/CECO                  td                    0.094       6.785 r       counter_rgb_t[1]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       6.785         _N33             
 CLMA_50_224/CECI                                                          r       counter_rgb_t[20]/opit_0_inv_L5Q/CE

 Data arrival time                                                   6.785         Logic Levels: 6  
                                                                                   Logic: 1.234ns(38.051%), Route: 2.009ns(61.949%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.289    1003.098         ntclkbufg_0      
 CLMA_50_224/CLK                                                           r       counter_rgb_t[20]/opit_0_inv_L5Q/CLK
 clock pessimism                                         0.396    1003.494                          
 clock uncertainty                                      -0.050    1003.444                          

 Setup time                                             -0.233    1003.211                          

 Data required time                                               1003.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.211                          
 Data arrival time                                                  -6.785                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.426                          
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb_t[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : counter_rgb_t[5]/opit_0_inv_L5Q_perm/CE
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.040  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.096
  Launch Clock Delay      :  3.542
  Clock Pessimism Removal :  0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.475       3.542         ntclkbufg_0      
 CLMA_54_212/CLK                                                           r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_212/Q0                    tco                   0.209       3.751 r       counter_rgb_t[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.469       4.220         counter_rgb_t[3] 
 CLMS_54_209/Y3                    td                    0.221       4.441 r       N22_mux5_4/gateop_perm/Z
                                   net (fanout=2)        0.242       4.683         _N1374           
 CLMA_54_208/Y0                    td                    0.226       4.909 r       N22_mux6/gateop_perm/Z
                                   net (fanout=1)        0.239       5.148         _N958            
 CLMA_54_208/Y2                    td                    0.132       5.280 r       N22_mux10/gateop_perm/Z
                                   net (fanout=1)        0.481       5.761         _N960            
 CLMA_50_228/Y0                    td                    0.131       5.892 r       N380_14/gateop_perm/Z
                                   net (fanout=25)       0.247       6.139         _N1390           
 CLMA_50_228/Y3                    td                    0.221       6.360 r       N380/gateop/F    
                                   net (fanout=16)       0.441       6.801         N380             
 CLMA_54_220/CE                                                            r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.801         Logic Levels: 5  
                                                                                   Logic: 1.140ns(34.980%), Route: 2.119ns(65.020%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.287    1003.096         ntclkbufg_0      
 CLMA_54_220/CLK                                                           r       counter_rgb_t[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.406    1003.502                          
 clock uncertainty                                      -0.050    1003.452                          

 Setup time                                             -0.223    1003.229                          

 Data required time                                               1003.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.229                          
 Data arrival time                                                  -6.801                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.428                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[13]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.604
  Launch Clock Delay      :  3.124
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.315       3.124         ntclkbufg_0      
 CLMA_30_245/CLK                                                           r       counter_e_b[13]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_245/Q2                    tco                   0.198       3.322 r       counter_e_b[13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.238       3.560         counter_e_b[13]  
 CLMA_30_248/M2                                                            r       dis_reg_b[13]/opit_0_inv/D

 Data arrival time                                                   3.560         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.413%), Route: 0.238ns(54.587%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.537       3.604         ntclkbufg_0      
 CLMA_30_248/CLK                                                           r       dis_reg_b[13]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.346                          
 clock uncertainty                                       0.000       3.346                          

 Hold time                                              -0.003       3.343                          

 Data required time                                                  3.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.343                          
 Data arrival time                                                  -3.560                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.217                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[14]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.604
  Launch Clock Delay      :  3.124
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.315       3.124         ntclkbufg_0      
 CLMA_30_245/CLK                                                           r       counter_e_b[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_245/Q0                    tco                   0.198       3.322 r       counter_e_b[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.243       3.565         counter_e_b[14]  
 CLMA_30_248/M0                                                            r       dis_reg_b[14]/opit_0_inv/D

 Data arrival time                                                   3.565         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.898%), Route: 0.243ns(55.102%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.537       3.604         ntclkbufg_0      
 CLMA_30_248/CLK                                                           r       dis_reg_b[14]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.346                          
 clock uncertainty                                       0.000       3.346                          

 Hold time                                              -0.003       3.343                          

 Data required time                                                  3.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.343                          
 Data arrival time                                                  -3.565                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.222                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[12]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[12]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.579
  Launch Clock Delay      :  3.146
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.337       3.146         ntclkbufg_0      
 CLMA_30_249/CLK                                                           r       counter_e_b[12]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_249/Q3                    tco                   0.198       3.344 r       counter_e_b[12]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.240       3.584         counter_e_b[12]  
 CLMA_30_244/M2                                                            r       dis_reg_b[12]/opit_0_inv/D

 Data arrival time                                                   3.584         Logic Levels: 0  
                                                                                   Logic: 0.198ns(45.205%), Route: 0.240ns(54.795%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.512       3.579         ntclkbufg_0      
 CLMA_30_244/CLK                                                           r       dis_reg_b[12]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.321                          
 clock uncertainty                                       0.000       3.321                          

 Hold time                                              -0.003       3.318                          

 Data required time                                                  3.318                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.318                          
 Data arrival time                                                  -3.584                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.266                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.058  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.073
  Launch Clock Delay      :  3.527
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.460       3.527         ntclkbufg_0      
 CLMA_58_172/CLK                                                           r       counter_p[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_172/Q0                    tco                   0.209       3.736 r       counter_p[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.347       4.083         counter_p[2]     
 CLMS_54_177/Y1                    td                    0.302       4.385 r       N134_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.359       4.744         _N880            
 CLMA_58_180/Y0                    td                    0.226       4.970 r       N182_mux8/gateop_perm/Z
                                   net (fanout=1)        0.377       5.347         _N840            
 CLMA_66_176/Y0                    td                    0.310       5.657 r       N182_mux12/gateop_perm/Z
                                   net (fanout=1)        0.480       6.137         _N921            
 CLMA_70_188/Y2                    td                    0.227       6.364 r       N182_mux18_4/gateop_perm/Z
                                   net (fanout=2)        0.242       6.606         _N1560           
 CLMA_70_189/Y0                    td                    0.308       6.914 r       N393/gateop_perm/Z
                                   net (fanout=2)        0.339       7.253         N393             
 CLMA_70_181/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   7.253         Logic Levels: 5  
                                                                                   Logic: 1.582ns(42.458%), Route: 2.144ns(57.542%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.264    1003.073         ntclkbufg_0      
 CLMA_70_181/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.396    1003.469                          
 clock uncertainty                                      -0.050    1003.419                          

 Recovery time                                          -0.223    1003.196                          

 Data required time                                               1003.196                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.196                          
 Data arrival time                                                  -7.253                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.943                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[19]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.060  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.528
  Launch Clock Delay      :  3.072
  Clock Pessimism Removal :  -0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.263       3.072         ntclkbufg_0      
 CLMA_58_196/CLK                                                           r       counter_p[19]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_196/Q0                    tco                   0.197       3.269 f       counter_p[19]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.341       3.610         counter_p[19]    
 CLMA_70_189/Y0                    td                    0.278       3.888 f       N393/gateop_perm/Z
                                   net (fanout=2)        0.263       4.151         N393             
 CLMA_70_181/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.151         Logic Levels: 1  
                                                                                   Logic: 0.475ns(44.022%), Route: 0.604ns(55.978%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.461       3.528         ntclkbufg_0      
 CLMA_70_181/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.396       3.132                          
 clock uncertainty                                       0.000       3.132                          

 Removal time                                           -0.186       2.946                          

 Data required time                                                  2.946                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.946                          
 Data arrival time                                                  -4.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.205                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/opit_0_inv_L5Q/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.455       3.522         ntclkbufg_0      
 CLMA_58_193/CLK                                                           r       counter_p[7]/opit_0_inv_L5Q/CLK

 CLMA_58_193/Q3                    tco                   0.209       3.731 r       counter_p[7]/opit_0_inv_L5Q/Q
                                   net (fanout=7)        0.494       4.225         counter_p[7]     
 CLMS_54_177/Y2                    td                    0.227       4.452 r       N152_mux6_4/gateop_perm/Z
                                   net (fanout=1)        0.623       5.075         _N1582           
 CLMA_66_192/Y1                    td                    0.307       5.382 r       N152_mux8/gateop_perm/Z
                                   net (fanout=1)        0.354       5.736         _N828            
 CLMA_66_196/Y0                    td                    0.310       6.046 r       N152_mux12/gateop_perm/Z
                                   net (fanout=1)        0.355       6.401         _N991            
 CLMS_66_193/Y1                    td                    0.307       6.708 r       N165_muxf6_perm/Y1
                                   net (fanout=1)        0.556       7.264         _N911            
 CLMA_70_188/Y3                    td                    0.185       7.449 f       N157/gateop_perm/Z
                                   net (fanout=1)        2.151       9.600         nt_pwm2          
 IOL_7_322/DO                      td                    0.081       9.681 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.681         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.049      11.730 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      11.827         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  11.827         Logic Levels: 7  
                                                                                   Logic: 3.675ns(44.250%), Route: 4.630ns(55.750%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.452       3.519         ntclkbufg_0      
 CLMS_54_177/CLK                                                           r       counter_p[4]/opit_0_inv_L5Q_perm/CLK

 CLMS_54_177/Q0                    tco                   0.209       3.728 r       counter_p[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.472       4.200         counter_p[4]     
 CLMA_58_180/Y3                    td                    0.221       4.421 r       N142_mux3/gateop_perm/Z
                                   net (fanout=2)        0.530       4.951         _N881            
 CLMA_66_180/Y2                    td                    0.312       5.263 r       N163_mux7_7/gateop_perm/Z
                                   net (fanout=1)        0.363       5.626         _N915            
 CLMA_66_192/Y2                    td                    0.312       5.938 r       N163_mux13_4/gateop_perm/Z
                                   net (fanout=1)        0.239       6.177         _N1585           
 CLMS_66_193/Y0                    td                    0.308       6.485 r       N165_muxf6_perm/Y0
                                   net (fanout=1)        0.254       6.739         _N914            
 CLMS_66_181/Y0                    td                    0.139       6.878 f       N178_6/gateop_perm/Z
                                   net (fanout=1)        2.412       9.290         _N1107           
 IOL_7_349/DO                      td                    0.081       9.371 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.371         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.049      11.420 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      11.512         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  11.512         Logic Levels: 7  
                                                                                   Logic: 3.631ns(45.427%), Route: 4.362ns(54.573%)
====================================================================================================

====================================================================================================

Startpoint  : reg_rgb[8]/opit_0_L5Q_perm/CLK
Endpoint    : rgb_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N0              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=179)      1.486       3.553         ntclkbufg_0      
 CLMS_46_229/CLK                                                           r       reg_rgb[8]/opit_0_L5Q_perm/CLK

 CLMS_46_229/Q1                    tco                   0.209       3.762 r       reg_rgb[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.588       4.350         reg_rgb[8]       
 CLMA_46_224/Y0                    td                    0.171       4.521 r       N121_25/gateop_perm/Z
                                   net (fanout=1)        0.409       4.930         _N1104           
 CLMS_46_213/Y6AB                  td                    0.101       5.031 r       N129_muxf6_perm/Z
                                   net (fanout=1)        0.463       5.494         N129             
 CLMS_54_209/Y2                    td                    0.295       5.789 f       N131/gateop/F    
                                   net (fanout=1)        3.283       9.072         _N1              
 IOL_151_22/DO                     td                    0.081       9.153 f       rgb_p_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.153         rgb_p_obuf/ntO   
 IOBD_152_22/PAD                   td                    2.049      11.202 f       rgb_p_obuf/opit_0/O
                                   net (fanout=1)        0.060      11.262         rgb_p            
 V16                                                                       f       rgb_p (port)     

 Data arrival time                                                  11.262         Logic Levels: 5  
                                                                                   Logic: 2.906ns(37.696%), Route: 4.803ns(62.304%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.781       0.817 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.817         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.071       0.888 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        0.820       1.708         nt_echo_b        
 CLMS_26_245/M0                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   1.708         Logic Levels: 2  
                                                                                   Logic: 0.852ns(49.883%), Route: 0.856ns(50.117%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.781       0.836 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.071       0.907 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        0.861       1.768         nt_echo_a        
 CLMA_30_229/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   1.768         Logic Levels: 2  
                                                                                   Logic: 0.852ns(48.190%), Route: 0.916ns(51.810%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : counter_e_b[3]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.477       1.519 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.519         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.071       1.590 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=101)      0.378       1.968         nt_sys_rst_n     
 CLMS_26_241/RS                                                            f       counter_e_b[3]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   1.968         Logic Levels: 2  
                                                                                   Logic: 1.548ns(78.659%), Route: 0.420ns(21.341%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 6.625 sec
Current time: Mon Jul 17 17:33:00 2023
Action report_timing: Peak memory pool usage is 324,243,456 bytes
Report timing is finished successfully.
