# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../LAB RESOURCES_UART/HDL_SOURCES/AHB2BRAM.v" \
"../../../../../LAB RESOURCES_UART/HDL_SOURCES/AHBDCD.v" \
"../../../../../LAB RESOURCES_UART/HDL_SOURCES/AHBLITE_SYS.v" \
"../../../../../LAB RESOURCES_UART/HDL_SOURCES/AHBMUX.v" \
"../../../../../LAB RESOURCES_UART/AHB_UART/AHBUART.v" \
"../../../../../LAB RESOURCES_UART/HDL_SOURCE_M0_CORE/CORTEXM0DAP.v" \
"../../../../../LAB RESOURCES_UART/HDL_SOURCE_M0_CORE/CORTEXM0DS.v" \
"../../../../../LAB RESOURCES_UART/HDL_SOURCE_M0_CORE/CORTEXM0INTEGRATION.v" \
"../../../../../LAB RESOURCES_UART/AHB_UART/baudgen.v" \
"../../../../../LAB RESOURCES_UART/HDL_SOURCE_M0_CORE/cm0_dbg_reset_sync.v" \
"../../../../../LAB RESOURCES_UART/HDL_SOURCE_M0_CORE/cortexm0_wic.v" \
"../../../../../LAB RESOURCES_UART/HDL_SOURCE_M0_CORE/cortexm0ds_logic.v" \
"../../../../../LAB RESOURCES_UART/AHB_UART/fifo.v" \
"../../../../../LAB RESOURCES_UART/AHB_UART/uart_rx.v" \
"../../../../../LAB RESOURCES_UART/AHB_UART/uart_tx.v" \
"../../../../../LAB RESOURCES_UART/HDL_SOURCES/tb_uart.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
