{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510179997106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510179997109 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2017  Intel Corporation. All rights reserved. " "Copyright (C) 2017  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510179997109 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510179997109 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510179997109 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510179997109 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510179997109 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510179997109 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510179997109 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510179997109 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel MegaCore Function License Agreement, or other  " "the Intel MegaCore Function License Agreement, or other " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510179997109 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable license agreement, including, without limitation,  " "applicable license agreement, including, without limitation, " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510179997109 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "that your use is for the sole purpose of programming logic  " "that your use is for the sole purpose of programming logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510179997109 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "devices manufactured by Intel and sold by Intel or its  " "devices manufactured by Intel and sold by Intel or its " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510179997109 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "authorized distributors.  Please refer to the applicable  " "authorized distributors.  Please refer to the applicable " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510179997109 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement for further details. " "agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510179997109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 08 16:26:36 2017 " "Processing started: Wed Nov 08 16:26:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510179997109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1510179997109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off lab7_task2 -c dat --vector_source=\"H:/ece 370/ece 370 github/lab 7/task 2/Waveform.vwf\" --testbench_file=\"H:/ece 370/ece 370 github/lab 7/task 2/simulation/qsim/Waveform.vwf.vht\" " "Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off lab7_task2 -c dat --vector_source=\"H:/ece 370/ece 370 github/lab 7/task 2/Waveform.vwf\" --testbench_file=\"H:/ece 370/ece 370 github/lab 7/task 2/simulation/qsim/Waveform.vwf.vht\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1510179997109 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "dat EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design dat" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1510179998341 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1510179998470 ""}
{ "Error" "ETBO_BUS_WIDTH_MISMATCH" "D 4 2 " "Bus port \"D\" specified in vector source file has width of 4, which does not match width 2 of top level port of same name" {  } {  } 0 201009 "Bus port \"%1!s!\" specified in vector source file has width of %2!d!, which does not match width %3!d! of top level port of same name" 0 0 "EDA Netlist Writer" 0 -1 1510179998483 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "D\[3\] " "Can't find port \"D\[3\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1510179998483 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "D\[2\] " "Can't find port \"D\[2\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "EDA Netlist Writer" 0 -1 1510179998483 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "Q " "Ignoring output pin \"Q\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1510179998485 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "Q\[3\] " "Ignoring output pin \"Q\[3\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1510179998485 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "Q\[2\] " "Ignoring output pin \"Q\[2\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1510179998485 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "Q\[1\] " "Ignoring output pin \"Q\[1\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1510179998485 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "Q\[0\] " "Ignoring output pin \"Q\[0\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1510179998485 ""}
{ "Info" "ITBO_DONE_VHT_GENERATION" "H:/ece 370/ece 370 github/lab 7/task 2/simulation/qsim/Waveform.vwf.vht " "Generated VHDL Test Bench File H:/ece 370/ece 370 github/lab 7/task 2/simulation/qsim/Waveform.vwf.vht for simulation" {  } {  } 0 201002 "Generated VHDL Test Bench File %1!s! for simulation" 0 0 "EDA Netlist Writer" 0 -1 1510179998491 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 1  8 s Quartus Prime " "Quartus Prime EDA Netlist Writer was unsuccessful. 1 error, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "530 " "Peak virtual memory: 530 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510179998579 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 08 16:26:38 2017 " "Processing ended: Wed Nov 08 16:26:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510179998579 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510179998579 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510179998579 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1510179998579 ""}
