Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: ncpu32k_psr.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ncpu32k_psr.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ncpu32k_psr"
Output Format                      : NGC
Target Device                      : xc6slx16-2-ftg256

---- Source Options
Top Module Name                    : ncpu32k_psr
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_dff_lr.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 20.
Parsing module <ncpu32k_cell_dff_lr>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_psr.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k_psr>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ncpu32k_psr>.

Elaborating module <ncpu32k_cell_dff_lr(DW=1)>.

Elaborating module <ncpu32k_cell_dff_lr(DW=1,RST_VECTOR=1'b1)>.

Elaborating module <ncpu32k_cell_dff_lr(DW=10)>.

Elaborating module <ncpu32k_cell_dff_lr(DW=32)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ncpu32k_psr>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_psr.v".
        CPUID_VER = 8'b00000001
        CPUID_REV = 10'b0000000000
        CPUID_FIMM = 1'b1
        CPUID_FDMM = 1'b1
        CPUID_FICA = 1'b0
        CPUID_FDCA = 1'b0
        CPUID_FDBG = 1'b0
        CPUID_FFPU = 1'b0
        CPUID_FIRQC = 1'b1
        CPUID_FTSC = 1'b1
    Summary:
	inferred  12 Multiplexer(s).
Unit <ncpu32k_psr> synthesized.

Synthesizing Unit <ncpu32k_cell_dff_lr_1>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_dff_lr.v".
        DW = 1
        RST_VECTOR = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ncpu32k_cell_dff_lr_1> synthesized.

Synthesizing Unit <ncpu32k_cell_dff_lr_2>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_dff_lr.v".
        DW = 1
        RST_VECTOR = 1'b1
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ncpu32k_cell_dff_lr_2> synthesized.

Synthesizing Unit <ncpu32k_cell_dff_lr_3>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_dff_lr.v".
        DW = 10
        RST_VECTOR = 10'b0000000000
    Found 10-bit register for signal <Q>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <ncpu32k_cell_dff_lr_3> synthesized.

Synthesizing Unit <ncpu32k_cell_dff_lr_4>.
    Related source file is "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_dff_lr.v".
        DW = 32
        RST_VECTOR = 32'b00000000000000000000000000000000
    Found 32-bit register for signal <Q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <ncpu32k_cell_dff_lr_4> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 8
 1-bit register                                        : 5
 10-bit register                                       : 1
 32-bit register                                       : 2
# Multiplexers                                         : 12
 1-bit 2-to-1 multiplexer                              : 9
 10-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 79
 Flip-Flops                                            : 79
# Multiplexers                                         : 12
 1-bit 2-to-1 multiplexer                              : 9
 10-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ncpu32k_psr> ...

Optimizing unit <ncpu32k_cell_dff_lr_3> ...

Optimizing unit <ncpu32k_cell_dff_lr_4> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ncpu32k_psr, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 79
 Flip-Flops                                            : 79

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ncpu32k_psr.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 91
#      GND                         : 1
#      INV                         : 1
#      LUT3                        : 80
#      LUT4                        : 8
#      VCC                         : 1
# FlipFlops/Latches                : 79
#      FDC                         : 4
#      FDCE                        : 74
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 252
#      IBUF                        : 89
#      OBUF                        : 163

Device utilization summary:
---------------------------

Selected Device : 6slx16ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:              79  out of  18224     0%  
 Number of Slice LUTs:                   89  out of   9112     0%  
    Number used as Logic:                89  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     89
   Number with an unused Flip Flop:      10  out of     89    11%  
   Number with an unused LUT:             0  out of     89     0%  
   Number of fully used LUT-FF pairs:    79  out of     89    88%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                         253
 Number of bonded IOBs:                 253  out of    186   136% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 79    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 1.619ns (Maximum Frequency: 617.665MHz)
   Minimum input arrival time before clock: 4.768ns
   Maximum output required time after clock: 5.286ns
   Maximum combinational path delay: 7.314ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.619ns (frequency: 617.665MHz)
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Delay:               1.619ns (Levels of Logic = 1)
  Source:            dff_msr_psr_dmme/Q_0 (FF)
  Destination:       dff_msr_psr_dmme/Q_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: dff_msr_psr_dmme/Q_0 to dff_msr_psr_dmme/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   0.766  dff_msr_psr_dmme/Q_0 (dff_msr_psr_dmme/Q_0)
     LUT4:I3->O            1   0.254   0.000  dff_msr_psr_dmme/Q_0_rstpot (dff_msr_psr_dmme/Q_0_rstpot)
     FDC:D                     0.074          dff_msr_psr_dmme/Q_0
    ----------------------------------------
    Total                      1.619ns (0.853ns logic, 0.766ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 241 / 232
-------------------------------------------------------------------------
Offset:              4.768ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       dff_msr_epsr/Q_9 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to dff_msr_epsr/Q_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             79   0.255   2.045  dff_msr_psr_cc/RST_n_inv1_INV_0 (dff_msr_elsa/RST_n_inv)
     FDCE:CLR                  0.459          dff_msr_elsa/Q_0
    ----------------------------------------
    Total                      4.768ns (2.042ns logic, 2.726ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 89 / 89
-------------------------------------------------------------------------
Offset:              5.286ns (Levels of Logic = 2)
  Source:            dff_msr_psr_dmme/Q_0 (FF)
  Destination:       msr_psr<7> (PAD)
  Source Clock:      clk rising

  Data Path: dff_msr_psr_dmme/Q_0 to msr_psr<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   0.874  dff_msr_psr_dmme/Q_0 (dff_msr_psr_dmme/Q_0)
     LUT4:I2->O            2   0.250   0.725  msr_psr_dmme1 (msr_psr_dmme_OBUF)
     OBUF:I->O                 2.912          msr_psr_7_OBUF (msr_psr<7>)
    ----------------------------------------
    Total                      5.286ns (3.687ns logic, 1.599ns route)
                                       (69.8% logic, 30.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 186 / 89
-------------------------------------------------------------------------
Delay:               7.314ns (Levels of Logic = 3)
  Source:            msr_epc_we (PAD)
  Destination:       msr_epc<31> (PAD)

  Data Path: msr_epc_we to msr_epc<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            64   1.328   2.158  msr_epc_we_IBUF (msr_epc_we_IBUF)
     LUT3:I0->O            1   0.235   0.681  Mmux_msr_epc321 (msr_epc_9_OBUF)
     OBUF:I->O                 2.912          msr_epc_9_OBUF (msr_epc<9>)
    ----------------------------------------
    Total                      7.314ns (4.475ns logic, 2.839ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.619|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.53 secs
 
--> 

Total memory usage is 233188 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

