// Seed: 3967164723
module module_0 (
    input supply1 id_0,
    input wire id_1,
    input supply1 id_2,
    input tri1 id_3
);
  assign id_5 = id_0;
  logic [7:0] id_6, id_7, id_8, id_9, id_10, id_11;
  assign module_1.type_6 = 0;
  assign id_10[1'b0] = id_8;
  wire id_12;
endmodule
module module_1 (
    output wand id_0,
    output tri0 id_1
    , id_17,
    input tri id_2,
    input uwire id_3,
    output wand id_4,
    output supply0 id_5,
    input wire id_6,
    output tri1 id_7,
    input tri0 id_8,
    input wor id_9,
    input uwire id_10,
    input tri id_11,
    input tri0 id_12,
    input wire id_13,
    output tri1 id_14,
    output uwire id_15
);
  assign id_14 = id_12;
  wire id_18;
  assign id_4 = (id_6);
  module_0 modCall_1 (
      id_3,
      id_2,
      id_6,
      id_2
  );
endmodule
