# Design: Design TP8 already active.
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: Flow Manager: Not Defined
acom -reorder -O3 -e 100 -work TP8 -2002  $dsn/src/Utils.vhd $dsn/src/Test_Utils.vhd
# Compile Package "Utils"
# Compile Package Body "Utils"
# Compile Entity "Test_Utils"
# Compile Architecture "Driver" of Entity "Test_Utils"
# Top-level unit(s) detected:
# Entity => Test_Utils
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+test_utils test_utils driver
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5369 kB (elbread=427 elab2=4808 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location d:\My_Designs\TP8\TP8\src\wave.asdb
#  2:37, martes, 4 de noviembre de 2025
#  Simulation has been initialized
# add wave -noreg {/Test_Utils/N}
# add wave -noreg {/Test_Utils/B}
# add wave -noreg {/Test_Utils/C}
# VSIM: 3 object(s) traced.
# Waveform file 'untitled.awc' connected to 'd:/My_Designs/TP8/TP8/src/wave.asdb'.
run 400 ns
# KERNEL: stopped at time: 400 ns
endsim
# VSIM: Simulation has finished.
