# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../circuito_resistivo_teste2.srcs/sources_1/new/ckt_resistivo_CA.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
