# Introduction to Image Processing Using VHDL

This report is prepared to summarize a three-week internship that has been
conducted at Artron Inc.. After giving a brief motivation about the internship,
the first some of the main blocks of VHDL are presented. These sub-modules include block RAM construction, timing signal generation, test pattern generation
and getting image data from a text file.

[Project_Report.pdf](https://github.com/user-attachments/files/16919771/Project_Report.pdf)
