{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723167308828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723167308828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug  9 08:35:08 2024 " "Processing started: Fri Aug  9 08:35:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723167308828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723167308828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_ov7670 -c top_ov7670 " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_ov7670 -c top_ov7670" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723167308828 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1723167310129 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1723167310129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram/synthesis/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram/synthesis/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram/synthesis/sram.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/sram/synthesis/sram.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723167325685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723167325685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram/synthesis/submodules/sram_sram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sram/synthesis/submodules/sram_sram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_sram_0 " "Found entity 1: sram_sram_0" {  } { { "sram/synthesis/submodules/sram_sram_0.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/sram/synthesis/submodules/sram_sram_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723167325697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723167325697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_ov7670.v 1 1 " "Found 1 design units, including 1 entities, in source file top_ov7670.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_ov7670 " "Found entity 1: top_ov7670" {  } { { "top_ov7670.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723167325707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723167325707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "i2c.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/i2c.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723167325717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723167325717 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 config_camera.v(144) " "Verilog HDL Expression warning at config_camera.v(144): truncated literal to match 5 bits" {  } { { "config_camera.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/config_camera.v" 144 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1723167325727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config_camera.v 1 1 " "Found 1 design units, including 1 entities, in source file config_camera.v" { { "Info" "ISGN_ENTITY_NAME" "1 config_camera " "Found entity 1: config_camera" {  } { { "config_camera.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/config_camera.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723167325728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723167325728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/read_camera.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/read_camera.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera_read " "Found entity 1: camera_read" {  } { { "output_files/read_camera.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/output_files/read_camera.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723167325739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723167325739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723167325742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723167325742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Ctrl " "Found entity 1: VGA_Ctrl" {  } { { "VGA_control.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/VGA_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723167325743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723167325743 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_ov7670 " "Elaborating entity \"top_ov7670\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1723167325947 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 top_ov7670.v(176) " "Verilog HDL assignment warning at top_ov7670.v(176): truncated value with size 32 to match size of target (25)" {  } { { "top_ov7670.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723167325967 "|top_ov7670"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top_ov7670.v(173) " "Verilog HDL Case Statement information at top_ov7670.v(173): all case item expressions in this case statement are onehot" {  } { { "top_ov7670.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v" 173 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1723167325967 "|top_ov7670"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 top_ov7670.v(200) " "Verilog HDL assignment warning at top_ov7670.v(200): truncated value with size 32 to match size of target (25)" {  } { { "top_ov7670.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723167325967 "|top_ov7670"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top_ov7670.v(197) " "Verilog HDL Case Statement information at top_ov7670.v(197): all case item expressions in this case statement are onehot" {  } { { "top_ov7670.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v" 197 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1723167325967 "|top_ov7670"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_camera config_camera:u2 " "Elaborating entity \"config_camera\" for hierarchy \"config_camera:u2\"" {  } { { "top_ov7670.v" "u2" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723167325970 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 config_camera.v(170) " "Verilog HDL assignment warning at config_camera.v(170): truncated value with size 32 to match size of target (7)" {  } { { "config_camera.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/config_camera.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723167325981 "|top_ov7670|config_camera:u2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "config_camera.v(154) " "Verilog HDL Case Statement information at config_camera.v(154): all case item expressions in this case statement are onehot" {  } { { "config_camera.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/config_camera.v" 154 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1723167325981 "|top_ov7670|config_camera:u2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "message.data_a 0 config_camera.v(35) " "Net \"message.data_a\" at config_camera.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "config_camera.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/config_camera.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723167325981 "|top_ov7670|config_camera:u2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "message.waddr_a 0 config_camera.v(35) " "Net \"message.waddr_a\" at config_camera.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "config_camera.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/config_camera.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723167325981 "|top_ov7670|config_camera:u2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "message.we_a 0 config_camera.v(35) " "Net \"message.we_a\" at config_camera.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "config_camera.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/config_camera.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723167325981 "|top_ov7670|config_camera:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c config_camera:u2\|i2c:config_camera " "Elaborating entity \"i2c\" for hierarchy \"config_camera:u2\|i2c:config_camera\"" {  } { { "config_camera.v" "config_camera" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/config_camera.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723167325982 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c.v(85) " "Verilog HDL assignment warning at i2c.v(85): truncated value with size 32 to match size of target (1)" {  } { { "i2c.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/i2c.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723167325994 "|top_ov7670|config_camera:u2|i2c:config_camera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c.v(84) " "Verilog HDL assignment warning at i2c.v(84): truncated value with size 32 to match size of target (1)" {  } { { "i2c.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/i2c.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723167325994 "|top_ov7670|config_camera:u2|i2c:config_camera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c.v(109) " "Verilog HDL assignment warning at i2c.v(109): truncated value with size 32 to match size of target (6)" {  } { { "i2c.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/i2c.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723167325994 "|top_ov7670|config_camera:u2|i2c:config_camera"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:u1 " "Elaborating entity \"PLL\" for hierarchy \"PLL:u1\"" {  } { { "top_ov7670.v" "u1" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723167326004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:u1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:u1\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/PLL.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723167326045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:u1\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:u1\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/PLL.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723167326057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:u1\|altpll:altpll_component " "Instantiated megafunction \"PLL:u1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 12 " "Parameter \"clk1_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 500 " "Parameter \"clk3_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326058 ""}  } { { "PLL.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/PLL.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1723167326058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723167326102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723167326102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:u1\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:u1\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723167326103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram sram:u3 " "Elaborating entity \"sram\" for hierarchy \"sram:u3\"" {  } { { "top_ov7670.v" "u3" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723167326117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_sram_0 sram:u3\|sram_sram_0:sram_0 " "Elaborating entity \"sram_sram_0\" for hierarchy \"sram:u3\|sram_sram_0:sram_0\"" {  } { { "sram/synthesis/sram.v" "sram_0" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/sram/synthesis/sram.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723167326134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camera_read camera_read:u4 " "Elaborating entity \"camera_read\" for hierarchy \"camera_read:u4\"" {  } { { "top_ov7670.v" "u4" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723167326146 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 read_camera.v(55) " "Verilog HDL assignment warning at read_camera.v(55): truncated value with size 32 to match size of target (1)" {  } { { "output_files/read_camera.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/output_files/read_camera.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723167326158 "|top_ov7670|camera_read:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Ctrl VGA_Ctrl:u5 " "Elaborating entity \"VGA_Ctrl\" for hierarchy \"VGA_Ctrl:u5\"" {  } { { "top_ov7670.v" "u5" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723167326158 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 VGA_control.v(67) " "Verilog HDL assignment warning at VGA_control.v(67): truncated value with size 32 to match size of target (19)" {  } { { "VGA_control.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/VGA_control.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723167326170 "|top_ov7670|VGA_Ctrl:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_control.v(70) " "Verilog HDL assignment warning at VGA_control.v(70): truncated value with size 32 to match size of target (11)" {  } { { "VGA_control.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/VGA_control.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723167326171 "|top_ov7670|VGA_Ctrl:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_control.v(71) " "Verilog HDL assignment warning at VGA_control.v(71): truncated value with size 32 to match size of target (11)" {  } { { "VGA_control.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/VGA_control.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723167326171 "|top_ov7670|VGA_Ctrl:u5"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "config_camera:u2\|message_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"config_camera:u2\|message_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1723167326724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1723167326724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1723167326724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 101 " "Parameter NUMWORDS_A set to 101" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1723167326724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1723167326724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1723167326724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1723167326724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1723167326724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1723167326724 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_ov7670.ram0_config_camera_6fe8a9fb.hdl.mif " "Parameter INIT_FILE set to db/top_ov7670.ram0_config_camera_6fe8a9fb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1723167326724 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1723167326724 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1723167326724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "config_camera:u2\|altsyncram:message_rtl_0 " "Elaborated megafunction instantiation \"config_camera:u2\|altsyncram:message_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723167326813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "config_camera:u2\|altsyncram:message_rtl_0 " "Instantiated megafunction \"config_camera:u2\|altsyncram:message_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 101 " "Parameter \"NUMWORDS_A\" = \"101\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_ov7670.ram0_config_camera_6fe8a9fb.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_ov7670.ram0_config_camera_6fe8a9fb.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1723167326813 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1723167326813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_si81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_si81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_si81 " "Found entity 1: altsyncram_si81" {  } { { "db/altsyncram_si81.tdf" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/db/altsyncram_si81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723167326856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723167326856 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1723167327044 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "i2c.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/i2c.v" 79 -1 0 } } { "VGA_control.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/VGA_control.v" 33 -1 0 } } { "VGA_control.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/VGA_control.v" 34 -1 0 } } { "i2c.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/i2c.v" 70 -1 0 } } { "i2c.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/i2c.v" 75 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1723167327064 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1723167327064 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "top_ov7670.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723167327113 "|top_ov7670|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "top_ov7670.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723167327113 "|top_ov7670|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "top_ov7670.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723167327113 "|top_ov7670|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_r\[0\] GND " "Pin \"pin_r\[0\]\" is stuck at GND" {  } { { "top_ov7670.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723167327113 "|top_ov7670|pin_r[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_r\[1\] GND " "Pin \"pin_r\[1\]\" is stuck at GND" {  } { { "top_ov7670.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723167327113 "|top_ov7670|pin_r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_r\[2\] GND " "Pin \"pin_r\[2\]\" is stuck at GND" {  } { { "top_ov7670.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723167327113 "|top_ov7670|pin_r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_g\[0\] GND " "Pin \"pin_g\[0\]\" is stuck at GND" {  } { { "top_ov7670.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723167327113 "|top_ov7670|pin_g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_g\[1\] GND " "Pin \"pin_g\[1\]\" is stuck at GND" {  } { { "top_ov7670.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723167327113 "|top_ov7670|pin_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_b\[0\] GND " "Pin \"pin_b\[0\]\" is stuck at GND" {  } { { "top_ov7670.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723167327113 "|top_ov7670|pin_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_b\[1\] GND " "Pin \"pin_b\[1\]\" is stuck at GND" {  } { { "top_ov7670.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723167327113 "|top_ov7670|pin_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_b\[2\] GND " "Pin \"pin_b\[2\]\" is stuck at GND" {  } { { "top_ov7670.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723167327113 "|top_ov7670|pin_b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_sync VCC " "Pin \"pin_sync\" is stuck at VCC" {  } { { "top_ov7670.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1723167327113 "|top_ov7670|pin_sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1723167327113 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1723167327186 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1723167327581 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1723167327951 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723167327951 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_addr\[0\] " "No output dependent on input pin \"sw_addr\[0\]\"" {  } { { "top_ov7670.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723167328229 "|top_ov7670|sw_addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_addr\[1\] " "No output dependent on input pin \"sw_addr\[1\]\"" {  } { { "top_ov7670.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723167328229 "|top_ov7670|sw_addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_read " "No output dependent on input pin \"sw_read\"" {  } { { "top_ov7670.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723167328229 "|top_ov7670|sw_read"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw_write " "No output dependent on input pin \"sw_write\"" {  } { { "top_ov7670.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723167328229 "|top_ov7670|sw_write"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1723167328229 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "550 " "Implemented 550 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1723167328231 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1723167328231 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1723167328231 ""} { "Info" "ICUT_CUT_TM_LCELLS" "420 " "Implemented 420 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1723167328231 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1723167328231 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1723167328231 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1723167328231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723167328251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug  9 08:35:28 2024 " "Processing ended: Fri Aug  9 08:35:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723167328251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723167328251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723167328251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723167328251 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1723167330179 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723167330179 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug  9 08:35:29 2024 " "Processing started: Fri Aug  9 08:35:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723167330179 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1723167330179 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_ov7670 -c top_ov7670 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_ov7670 -c top_ov7670" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1723167330180 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1723167331392 ""}
{ "Info" "0" "" "Project  = top_ov7670" {  } {  } 0 0 "Project  = top_ov7670" 0 0 "Fitter" 0 0 1723167331392 ""}
{ "Info" "0" "" "Revision = top_ov7670" {  } {  } 0 0 "Revision = top_ov7670" 0 0 "Fitter" 0 0 1723167331392 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1723167331467 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1723167331467 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_ov7670 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"top_ov7670\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1723167331474 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1723167331510 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1723167331510 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:u1\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:u1\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:u1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:u1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1723167331563 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:u1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for PLL:u1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1723167331563 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:u1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL:u1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1723167331563 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:u1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[3\] 1 500 0 0 " "Implementing clock multiplication of 1, clock division of 500, and phase shift of 0 degrees (0 ps) for PLL:u1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1723167331563 ""}  } { { "db/pll_altpll.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1723167331563 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1723167332004 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1723167332015 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723167332397 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723167332397 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723167332397 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723167332397 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723167332397 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723167332397 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723167332397 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723167332397 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1723167332397 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1723167332397 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/" { { 0 { 0 ""} 0 1269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1723167332437 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/" { { 0 { 0 ""} 0 1271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1723167332437 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/" { { 0 { 0 ""} 0 1273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1723167332437 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/" { { 0 { 0 ""} 0 1275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1723167332437 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/fpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/fpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/" { { 0 { 0 ""} 0 1277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1723167332437 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1723167332437 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1723167332448 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1723167332517 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_ov7670.sdc " "Synopsys Design Constraints File file not found: 'top_ov7670.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1723167333467 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1723167333467 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1723167333469 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1723167333473 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1723167333474 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1723167333474 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:u1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:u1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723167333507 ""}  } { { "db/pll_altpll.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723167333507 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:u1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL:u1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723167333507 ""}  } { { "db/pll_altpll.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723167333507 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:u1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node PLL:u1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723167333507 ""}  } { { "db/pll_altpll.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723167333507 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:u1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C4 of PLL_1) " "Automatically promoted node PLL:u1\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723167333507 ""}  } { { "db/pll_altpll.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723167333507 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Ctrl:u5\|oVGA_HS  " "Automatically promoted node VGA_Ctrl:u5\|oVGA_HS " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1723167333507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Ctrl:u5\|oVGA_HS~0 " "Destination node VGA_Ctrl:u5\|oVGA_HS~0" {  } { { "VGA_control.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/VGA_control.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723167333507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pin_hs~output " "Destination node pin_hs~output" {  } { { "top_ov7670.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v" 125 0 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/" { { 0 { 0 ""} 0 1201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1723167333507 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1723167333507 ""}  } { { "VGA_control.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/VGA_control.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1723167333507 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1723167333794 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1723167333794 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1723167333794 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1723167333796 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1723167333798 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1723167333800 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1723167333800 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1723167333800 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1723167333838 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Block RAM " "Packed 16 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1723167333839 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1723167333839 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:u1\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[1\] XCLK_CAMERA~output " "PLL \"PLL:u1\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"XCLK_CAMERA~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/PLL.v" 103 0 0 } } { "top_ov7670.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v" 273 0 0 } } { "top_ov7670.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v" 99 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1723167333902 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:u1\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[2\] pin_vga_clock~output " "PLL \"PLL:u1\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"pin_vga_clock~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/PLL.v" 103 0 0 } } { "top_ov7670.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v" 273 0 0 } } { "top_ov7670.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/top_ov7670.v" 122 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1723167333903 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723167333974 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1723167333998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1723167335742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723167335934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1723167335982 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1723167338829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723167338829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1723167339065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X58_Y12 X68_Y23 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X58_Y12 to location X68_Y23" {  } { { "loc" "" { Generic "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X58_Y12 to location X68_Y23"} { { 12 { 0 ""} 58 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1723167341259 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1723167341259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1723167342143 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1723167342143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723167342147 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.52 " "Total time spent on timing analysis during the Fitter is 0.52 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1723167342252 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1723167342267 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1723167342497 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1723167342497 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1723167342680 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1723167343040 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/output_files/top_ov7670.fit.smsg " "Generated suppressed messages file D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/output_files/top_ov7670.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1723167343459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5720 " "Peak virtual memory: 5720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723167343744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug  9 08:35:43 2024 " "Processing ended: Fri Aug  9 08:35:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723167343744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723167343744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723167343744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1723167343744 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1723167345052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723167345053 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug  9 08:35:44 2024 " "Processing started: Fri Aug  9 08:35:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723167345053 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1723167345053 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_ov7670 -c top_ov7670 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top_ov7670 -c top_ov7670" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1723167345053 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1723167345235 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1723167347014 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1723167347083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723167348572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug  9 08:35:48 2024 " "Processing ended: Fri Aug  9 08:35:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723167348572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723167348572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723167348572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1723167348572 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1723167349184 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1723167349810 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723167349810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug  9 08:35:49 2024 " "Processing started: Fri Aug  9 08:35:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723167349810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1723167349810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_ov7670 -c top_ov7670 " "Command: quartus_sta top_ov7670 -c top_ov7670" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1723167349810 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1723167349889 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1723167349971 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1723167349971 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1723167350010 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1723167350010 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_ov7670.sdc " "Synopsys Design Constraints File file not found: 'top_ov7670.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1723167350322 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1723167350322 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock_50mhz clock_50mhz " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock_50mhz clock_50mhz" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1723167350323 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1723167350323 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1723167350323 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1723167350323 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{u1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{u1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{u1\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1723167350323 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1723167350323 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1723167350324 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_Ctrl:u5\|oVGA_HS VGA_Ctrl:u5\|oVGA_HS " "create_clock -period 1.000 -name VGA_Ctrl:u5\|oVGA_HS VGA_Ctrl:u5\|oVGA_HS" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1723167350324 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PCLK_CAMERA PCLK_CAMERA " "create_clock -period 1.000 -name PCLK_CAMERA PCLK_CAMERA" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1723167350324 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1723167350324 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1723167350327 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1723167350327 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1723167350328 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1723167350343 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1723167350371 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1723167350371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.276 " "Worst-case setup slack is -11.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.276            -228.426 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -11.276            -228.426 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.905             -46.452 PCLK_CAMERA  " "   -1.905             -46.452 PCLK_CAMERA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.874             -20.273 VGA_Ctrl:u5\|oVGA_HS  " "   -1.874             -20.273 VGA_Ctrl:u5\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.182              -0.182 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.182              -0.182 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 9995.015               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " " 9995.015               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1723167350372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.200 " "Worst-case hold slack is -0.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.200              -0.200 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.200              -0.200 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.349               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.386               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 VGA_Ctrl:u5\|oVGA_HS  " "    0.388               0.000 VGA_Ctrl:u5\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 PCLK_CAMERA  " "    0.445               0.000 PCLK_CAMERA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1723167350377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1723167350380 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1723167350384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -50.545 PCLK_CAMERA  " "   -3.000             -50.545 PCLK_CAMERA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -15.420 VGA_Ctrl:u5\|oVGA_HS  " "   -1.285             -15.420 VGA_Ctrl:u5\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.195               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.195               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.891               0.000 clock_50mhz  " "    9.891               0.000 clock_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.707               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.707               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.711               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " " 4999.711               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1723167350386 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1723167350468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1723167350468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1723167350468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1723167350468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1.322 ns " "Worst Case Available Settling Time: 1.322 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1723167350468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1723167350468 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1723167350468 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1723167350473 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1723167350493 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1723167350750 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1723167350782 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1723167350793 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1723167350793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.032 " "Worst-case setup slack is -10.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.032            -200.347 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -10.032            -200.347 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.612             -17.362 VGA_Ctrl:u5\|oVGA_HS  " "   -1.612             -17.362 VGA_Ctrl:u5\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.582             -38.979 PCLK_CAMERA  " "   -1.582             -38.979 PCLK_CAMERA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.000               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 9995.485               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " " 9995.485               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1723167350795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.293 " "Worst-case hold slack is -0.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.293              -0.293 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.293              -0.293 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 VGA_Ctrl:u5\|oVGA_HS  " "    0.339               0.000 VGA_Ctrl:u5\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.340               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.349               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 PCLK_CAMERA  " "    0.398               0.000 PCLK_CAMERA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1723167350802 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1723167350807 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1723167350812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -50.545 PCLK_CAMERA  " "   -3.000             -50.545 PCLK_CAMERA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -15.420 VGA_Ctrl:u5\|oVGA_HS  " "   -1.285             -15.420 VGA_Ctrl:u5\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.183               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.183               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.887               0.000 clock_50mhz  " "    9.887               0.000 clock_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.710               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.710               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.710               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " " 4999.710               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1723167350816 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1723167350906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1723167350906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1723167350906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1723167350906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1.671 ns " "Worst Case Available Settling Time: 1.671 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1723167350906 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1723167350906 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1723167350906 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1723167350913 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1723167350972 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1723167350975 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1723167350975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.425 " "Worst-case setup slack is -5.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.425            -100.082 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.425            -100.082 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.424              -5.311 PCLK_CAMERA  " "   -0.424              -5.311 PCLK_CAMERA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.366              -3.291 VGA_Ctrl:u5\|oVGA_HS  " "   -0.366              -3.291 VGA_Ctrl:u5\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.065               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.065               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 9997.580               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " " 9997.580               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1723167350982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.112 " "Worst-case hold slack is -0.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.112              -0.112 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.112              -0.112 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.142               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 VGA_Ctrl:u5\|oVGA_HS  " "    0.154               0.000 VGA_Ctrl:u5\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.173               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 PCLK_CAMERA  " "    0.208               0.000 PCLK_CAMERA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167350989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1723167350989 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1723167350996 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1723167351002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167351007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167351007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.235 PCLK_CAMERA  " "   -3.000             -45.235 PCLK_CAMERA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167351007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 VGA_Ctrl:u5\|oVGA_HS  " "   -1.000             -12.000 VGA_Ctrl:u5\|oVGA_HS " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167351007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.279               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.279               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167351007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.574               0.000 clock_50mhz  " "    9.574               0.000 clock_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167351007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.781               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.781               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167351007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4999.754               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " " 4999.754               0.000 u1\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1723167351007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1723167351007 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 16 synchronizer chains. " "Report Metastability: Found 16 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1723167351116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 16 " "Number of Synchronizer Chains Found: 16" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1723167351116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1723167351116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1723167351116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 2.994 ns " "Worst Case Available Settling Time: 2.994 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1723167351116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1723167351116 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1723167351116 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1723167351443 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1723167351444 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723167351527 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug  9 08:35:51 2024 " "Processing ended: Fri Aug  9 08:35:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723167351527 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723167351527 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723167351527 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1723167351527 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1723167352568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723167352568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug  9 08:35:52 2024 " "Processing started: Fri Aug  9 08:35:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723167352568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1723167352568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top_ov7670 -c top_ov7670 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top_ov7670 -c top_ov7670" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1723167352569 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1723167352822 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_ov7670.vo D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/simulation/questa/ simulation " "Generated file top_ov7670.vo in folder \"D:/2024/FPGA/codeFPGAL_LIB/Camera_OV7670/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1723167352881 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723167352905 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug  9 08:35:52 2024 " "Processing ended: Fri Aug  9 08:35:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723167352905 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723167352905 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723167352905 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1723167352905 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 47 s " "Quartus Prime Full Compilation was successful. 0 errors, 47 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1723167353516 ""}
