Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Aug 25 17:31:29 2020
| Host         : LAPTOP-NQ6E9U04 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/DMA_Inst/CR0_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/DMA_Inst/CR0_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/DMA_Inst/CR0_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/DMA_Inst/CR1_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/DMA_Inst/CR1_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/DMA_Inst/CR1_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/DMA_Inst/CR2_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/DMA_Inst/CR2_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/DMA_Inst/CR2_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/DMA_Inst/CR3_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/DMA_Inst/CR3_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/DMA_Inst/CR3_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Steuerwerk.AdrSel_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Steuerwerk.AdrSel_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Steuerwerk.AdrSel_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Steuerwerk.AdrSel_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 136 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2760 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.884        0.000                      0                 6947        0.014        0.000                      0                 6947        8.750        0.000                       0                  2764  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
clk_in1                            {0.000 41.660}     83.330          12.000          
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 10.000}     19.999          50.002          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 41.665}     83.330          12.000          
clk_in1_0                          {0.000 41.666}     83.333          12.000          
  clk_out1_design_1_clk_wiz_0_0    {0.000 10.000}     20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1                                                                                                                                                                             16.670        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1        1.899        0.000                      0                 6947        0.277        0.000                      0                 6947        8.750        0.000                       0                  2760  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   16.670        0.000                       0                     3  
clk_in1_0                                                                                                                                                                           16.667        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0          1.884        0.000                      0                 6947        0.277        0.000                      0                 6947        8.750        0.000                       0                  2760  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1        1.884        0.000                      0                 6947        0.014        0.000                      0                 6947  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0          1.884        0.000                      0                 6947        0.014        0.000                      0                 6947  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1
  To Clock:  clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk_in1_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.899ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.CntTC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.833ns  (logic 4.906ns (27.511%)  route 12.927ns (72.489%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 18.466 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.834    10.893    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/M_SYS_ACK_DMA
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.017 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/FSM_sequential_Steuerwerk.Zustand[2]_i_2__0/O
                         net (fo=12, routed)          0.810    11.827    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/state_reg[0]_0
    SLICE_X57Y26         LUT5 (Prop_lut5_I2_O)        0.124    11.951 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_2__2/O
                         net (fo=3, routed)           0.400    12.350    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CntEn
    SLICE_X59Y26         LUT3 (Prop_lut3_I1_O)        0.124    12.474 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_5__2/O
                         net (fo=1, routed)           0.000    12.474    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_5__2_n_4
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.024 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.024    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_n_4
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.138 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.138    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__0_n_4
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.252 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.252    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__1_n_4
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.366 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.366    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__2_n_4
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.480 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.480    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__3_n_4
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.594 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.594    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__4_n_4
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.907 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__5/O[3]
                         net (fo=3, routed)           0.673    14.581    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Aktueller_Wert__0[27]
    SLICE_X57Y32         LUT6 (Prop_lut6_I1_O)        0.306    14.887 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.CntTC_i_13__1/O
                         net (fo=1, routed)           0.835    15.722    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.CntTC_i_13__1_n_4
    SLICE_X57Y26         LUT4 (Prop_lut4_I1_O)        0.124    15.846 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.CntTC_i_3__1/O
                         net (fo=1, routed)           0.940    16.786    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.CntTC_i_3__1_n_4
    SLICE_X57Y29         LUT6 (Prop_lut6_I1_O)        0.124    16.910 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.CntTC_i_1__1/O
                         net (fo=1, routed)           0.000    16.910    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CntTC
    SLICE_X57Y29         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.CntTC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.442    18.466    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CLK
    SLICE_X57Y29         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.CntTC_reg/C
                         clock pessimism              0.563    19.028    
                         clock uncertainty           -0.248    18.780    
    SLICE_X57Y29         FDRE (Setup_fdre_C_D)        0.029    18.809    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.CntTC_reg
  -------------------------------------------------------------------
                         required time                         18.809    
                         arrival time                         -16.910    
  -------------------------------------------------------------------
                         slack                                  1.899    

Slack (MET) :             1.996ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.802ns  (logic 4.952ns (27.817%)  route 12.850ns (72.183%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT3=2 LUT5=6 LUT6=10)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 18.532 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.733    10.791    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter1/M_SYS_ACK_DMA
    SLICE_X40Y28         LUT6 (Prop_lut6_I1_O)        0.124    10.915 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter1/FSM_sequential_Steuerwerk.Zustand[2]_i_2__2/O
                         net (fo=12, routed)          1.209    12.125    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/state_reg[0]_0
    SLICE_X63Y27         LUT5 (Prop_lut5_I2_O)        0.124    12.249 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry_i_2/O
                         net (fo=3, routed)           0.319    12.568    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/CntEn
    SLICE_X61Y27         LUT3 (Prop_lut3_I1_O)        0.124    12.692 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry_i_5__0/O
                         net (fo=1, routed)           0.000    12.692    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry_i_5__0_n_4
    SLICE_X61Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.242 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.242    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry_n_4
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.356 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.356    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__0_n_4
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.470    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__1_n_4
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.584    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__2_n_4
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.698    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__3_n_4
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.812    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__4_n_4
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.051 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__5/O[2]
                         net (fo=3, routed)           0.333    14.383    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Aktueller_Wert__0[26]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.302    14.685 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_i_41__2/O
                         net (fo=1, routed)           0.580    15.266    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_i_41__2_n_4
    SLICE_X64Y31         LUT6 (Prop_lut6_I1_O)        0.124    15.390 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_i_34/O
                         net (fo=1, routed)           0.607    15.997    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_i_34_n_4
    SLICE_X64Y30         LUT6 (Prop_lut6_I5_O)        0.124    16.121 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_i_7/O
                         net (fo=1, routed)           0.634    16.755    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_i_7_n_4
    SLICE_X65Y29         LUT6 (Prop_lut6_I5_O)        0.124    16.879 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_i_1/O
                         net (fo=1, routed)           0.000    16.879    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/CntTC
    SLICE_X65Y29         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.508    18.532    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/CLK
    SLICE_X65Y29         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_reg/C
                         clock pessimism              0.563    19.094    
                         clock uncertainty           -0.248    18.846    
    SLICE_X65Y29         FDRE (Setup_fdre_C_D)        0.029    18.875    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_reg
  -------------------------------------------------------------------
                         required time                         18.875    
                         arrival time                         -16.879    
  -------------------------------------------------------------------
                         slack                                  1.996    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.CntTC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.351ns  (logic 4.906ns (28.276%)  route 12.445ns (71.724%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 18.457 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.599    10.658    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/M_SYS_ACK_DMA
    SLICE_X41Y24         LUT6 (Prop_lut6_I0_O)        0.124    10.782 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/FSM_sequential_Steuerwerk.Zustand[2]_i_2__1/O
                         net (fo=12, routed)          0.493    11.275    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/state_reg[0]_1
    SLICE_X44Y22         LUT5 (Prop_lut5_I2_O)        0.124    11.399 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry_i_2__1/O
                         net (fo=3, routed)           0.668    12.066    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CntEn
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124    12.190 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.190    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry_i_6__1_n_4
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.722 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.722    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry_n_4
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.836 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.836    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__0_n_4
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.950 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.009    12.959    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__1_n_4
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.073 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.073    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__2_n_4
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.187 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.187    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__3_n_4
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.301 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.301    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__4_n_4
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.635 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__5/O[1]
                         net (fo=3, routed)           0.536    14.171    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Aktueller_Wert__0[25]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.303    14.474 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.CntTC_i_23__2/O
                         net (fo=1, routed)           0.769    15.244    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.CntTC_i_23__2_n_4
    SLICE_X44Y25         LUT4 (Prop_lut4_I3_O)        0.124    15.368 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.CntTC_i_5__2/O
                         net (fo=1, routed)           0.936    16.304    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.CntTC_i_5__2_n_4
    SLICE_X46Y26         LUT6 (Prop_lut6_I3_O)        0.124    16.428 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.CntTC_i_1__2/O
                         net (fo=1, routed)           0.000    16.428    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CntTC
    SLICE_X46Y26         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.CntTC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.433    18.457    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CLK
    SLICE_X46Y26         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.CntTC_reg/C
                         clock pessimism              0.563    19.019    
                         clock uncertainty           -0.248    18.771    
    SLICE_X46Y26         FDRE (Setup_fdre_C_D)        0.077    18.848    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.CntTC_reg
  -------------------------------------------------------------------
                         required time                         18.848    
                         arrival time                         -16.428    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.493ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.283ns  (logic 4.668ns (27.009%)  route 12.615ns (72.991%))
  Logic Levels:           25  (CARRY4=7 LUT2=1 LUT3=1 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 18.462 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.483    10.542    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter1/M_SYS_ACK_DMA
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.124    10.666 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter1/FSM_sequential_Steuerwerk.Zustand[2]_i_2__3/O
                         net (fo=13, routed)          0.608    11.274    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/state_reg[0]_0
    SLICE_X51Y21         LUT5 (Prop_lut5_I2_O)        0.124    11.398 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry_i_2__0/O
                         net (fo=3, routed)           0.633    12.031    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/CntEn
    SLICE_X52Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.435 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.435    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry_n_4
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.552 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.552    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry__0_n_4
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.669 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.669    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry__1_n_4
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.786 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.009    12.795    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry__2_n_4
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.912 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.912    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry__3_n_4
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.235 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry__4/O[1]
                         net (fo=3, routed)           0.626    13.861    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Aktueller_Wert__0[21]
    SLICE_X50Y24         LUT6 (Prop_lut6_I5_O)        0.306    14.167 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_i_35__1/O
                         net (fo=1, routed)           0.432    14.599    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_i_35__1_n_4
    SLICE_X50Y23         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_i_24__0/O
                         net (fo=1, routed)           0.607    15.330    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_i_24__0_n_4
    SLICE_X50Y22         LUT6 (Prop_lut6_I0_O)        0.124    15.454 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_i_6__0/O
                         net (fo=1, routed)           0.782    16.236    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_i_6__0_n_4
    SLICE_X50Y27         LUT6 (Prop_lut6_I4_O)        0.124    16.360 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_i_1__0/O
                         net (fo=1, routed)           0.000    16.360    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/CntTC
    SLICE_X50Y27         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.438    18.462    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/CLK
    SLICE_X50Y27         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_reg/C
                         clock pessimism              0.563    19.024    
                         clock uncertainty           -0.248    18.776    
    SLICE_X50Y27         FDRE (Setup_fdre_C_D)        0.077    18.853    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_reg
  -------------------------------------------------------------------
                         required time                         18.853    
                         arrival time                         -16.360    
  -------------------------------------------------------------------
                         slack                                  2.493    

Slack (MET) :             2.679ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.155ns  (logic 5.320ns (31.011%)  route 11.835ns (68.989%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT5=6 LUT6=7)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 18.535 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.834    10.893    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/M_SYS_ACK_DMA
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.017 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/FSM_sequential_Steuerwerk.Zustand[2]_i_2__0/O
                         net (fo=12, routed)          0.810    11.827    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/state_reg[0]_0
    SLICE_X57Y26         LUT5 (Prop_lut5_I2_O)        0.124    11.951 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_2__2/O
                         net (fo=3, routed)           0.403    12.353    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CntEn
    SLICE_X59Y26         LUT3 (Prop_lut3_I1_O)        0.124    12.477 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2/O
                         net (fo=1, routed)           0.000    12.477    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2_n_4
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.901 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry/O[1]
                         net (fo=3, routed)           0.678    13.579    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Aktueller_Wert__0[1]
    SLICE_X57Y26         LUT6 (Prop_lut6_I1_O)        0.303    13.882 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2/O
                         net (fo=1, routed)           0.676    14.559    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2_n_4
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.215 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    15.215    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_n_4
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.329 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.329    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0_n_4
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.443 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.443    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1_n_4
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.557 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.557    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2_n_4
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.671 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.671    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3_n_4
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.785 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.785    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4_n_4
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.899 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.899    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__5_n_4
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.233 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000    16.233    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp[30]
    SLICE_X58Y33         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.511    18.535    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CLK
    SLICE_X58Y33         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[30]/C
                         clock pessimism              0.563    19.097    
                         clock uncertainty           -0.248    18.849    
    SLICE_X58Y33         FDRE (Setup_fdre_C_D)        0.062    18.911    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[30]
  -------------------------------------------------------------------
                         required time                         18.911    
                         arrival time                         -16.233    
  -------------------------------------------------------------------
                         slack                                  2.679    

Slack (MET) :             2.767ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.Tra_Anzahl_Stand_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.113ns  (logic 5.308ns (31.017%)  route 11.805ns (68.983%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT5=6 LUT6=7)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 18.534 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.733    10.791    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter1/M_SYS_ACK_DMA
    SLICE_X40Y28         LUT6 (Prop_lut6_I1_O)        0.124    10.915 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter1/FSM_sequential_Steuerwerk.Zustand[2]_i_2__2/O
                         net (fo=12, routed)          1.209    12.125    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/state_reg[0]_0
    SLICE_X63Y27         LUT5 (Prop_lut5_I2_O)        0.124    12.249 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry_i_2/O
                         net (fo=3, routed)           0.322    12.571    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/CntEn
    SLICE_X61Y27         LUT3 (Prop_lut3_I1_O)        0.124    12.695 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.695    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry_i_6__0_n_4
    SLICE_X61Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.119 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry/O[1]
                         net (fo=3, routed)           0.461    13.580    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Aktueller_Wert__0[1]
    SLICE_X62Y26         LUT6 (Prop_lut6_I1_O)        0.303    13.883 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.646    14.529    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry_i_5_n_4
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.166 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    15.166    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry_n_4
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.283 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.283    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__0_n_4
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.400 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.400    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__1_n_4
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.517 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.517    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__2_n_4
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.634 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.634    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__3_n_4
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.751 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.751    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__4_n_4
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.868 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.868    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__5_n_4
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.191 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000    16.191    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp[30]
    SLICE_X60Y32         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.Tra_Anzahl_Stand_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.510    18.534    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/CLK
    SLICE_X60Y32         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.Tra_Anzahl_Stand_i_reg[30]/C
                         clock pessimism              0.563    19.096    
                         clock uncertainty           -0.248    18.848    
    SLICE_X60Y32         FDRE (Setup_fdre_C_D)        0.109    18.957    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.Tra_Anzahl_Stand_i_reg[30]
  -------------------------------------------------------------------
                         required time                         18.957    
                         arrival time                         -16.191    
  -------------------------------------------------------------------
                         slack                                  2.767    

Slack (MET) :             2.774ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.060ns  (logic 5.225ns (30.627%)  route 11.835ns (69.373%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT5=6 LUT6=7)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 18.535 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.834    10.893    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/M_SYS_ACK_DMA
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.017 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/FSM_sequential_Steuerwerk.Zustand[2]_i_2__0/O
                         net (fo=12, routed)          0.810    11.827    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/state_reg[0]_0
    SLICE_X57Y26         LUT5 (Prop_lut5_I2_O)        0.124    11.951 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_2__2/O
                         net (fo=3, routed)           0.403    12.353    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CntEn
    SLICE_X59Y26         LUT3 (Prop_lut3_I1_O)        0.124    12.477 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2/O
                         net (fo=1, routed)           0.000    12.477    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2_n_4
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.901 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry/O[1]
                         net (fo=3, routed)           0.678    13.579    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Aktueller_Wert__0[1]
    SLICE_X57Y26         LUT6 (Prop_lut6_I1_O)        0.303    13.882 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2/O
                         net (fo=1, routed)           0.676    14.559    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2_n_4
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.215 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    15.215    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_n_4
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.329 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.329    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0_n_4
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.443 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.443    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1_n_4
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.557 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.557    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2_n_4
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.671 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.671    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3_n_4
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.785 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.785    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4_n_4
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.899 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.899    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__5_n_4
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.138 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.000    16.138    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp[31]
    SLICE_X58Y33         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.511    18.535    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CLK
    SLICE_X58Y33         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[31]/C
                         clock pessimism              0.563    19.097    
                         clock uncertainty           -0.248    18.849    
    SLICE_X58Y33         FDRE (Setup_fdre_C_D)        0.062    18.911    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[31]
  -------------------------------------------------------------------
                         required time                         18.911    
                         arrival time                         -16.138    
  -------------------------------------------------------------------
                         slack                                  2.774    

Slack (MET) :             2.790ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.044ns  (logic 5.209ns (30.561%)  route 11.835ns (69.439%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT5=6 LUT6=7)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 18.535 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.834    10.893    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/M_SYS_ACK_DMA
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.017 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/FSM_sequential_Steuerwerk.Zustand[2]_i_2__0/O
                         net (fo=12, routed)          0.810    11.827    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/state_reg[0]_0
    SLICE_X57Y26         LUT5 (Prop_lut5_I2_O)        0.124    11.951 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_2__2/O
                         net (fo=3, routed)           0.403    12.353    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CntEn
    SLICE_X59Y26         LUT3 (Prop_lut3_I1_O)        0.124    12.477 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2/O
                         net (fo=1, routed)           0.000    12.477    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2_n_4
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.901 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry/O[1]
                         net (fo=3, routed)           0.678    13.579    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Aktueller_Wert__0[1]
    SLICE_X57Y26         LUT6 (Prop_lut6_I1_O)        0.303    13.882 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2/O
                         net (fo=1, routed)           0.676    14.559    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2_n_4
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.215 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    15.215    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_n_4
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.329 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.329    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0_n_4
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.443 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.443    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1_n_4
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.557 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.557    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2_n_4
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.671 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.671    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3_n_4
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.785 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.785    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4_n_4
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.899 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.899    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__5_n_4
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.122 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__6/O[0]
                         net (fo=1, routed)           0.000    16.122    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp[29]
    SLICE_X58Y33         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.511    18.535    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CLK
    SLICE_X58Y33         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[29]/C
                         clock pessimism              0.563    19.097    
                         clock uncertainty           -0.248    18.849    
    SLICE_X58Y33         FDRE (Setup_fdre_C_D)        0.062    18.911    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[29]
  -------------------------------------------------------------------
                         required time                         18.911    
                         arrival time                         -16.122    
  -------------------------------------------------------------------
                         slack                                  2.790    

Slack (MET) :             2.792ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.041ns  (logic 5.206ns (30.549%)  route 11.835ns (69.451%))
  Logic Levels:           25  (CARRY4=9 LUT2=1 LUT3=2 LUT5=6 LUT6=7)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 18.534 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.834    10.893    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/M_SYS_ACK_DMA
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.017 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/FSM_sequential_Steuerwerk.Zustand[2]_i_2__0/O
                         net (fo=12, routed)          0.810    11.827    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/state_reg[0]_0
    SLICE_X57Y26         LUT5 (Prop_lut5_I2_O)        0.124    11.951 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_2__2/O
                         net (fo=3, routed)           0.403    12.353    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CntEn
    SLICE_X59Y26         LUT3 (Prop_lut3_I1_O)        0.124    12.477 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2/O
                         net (fo=1, routed)           0.000    12.477    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2_n_4
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.901 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry/O[1]
                         net (fo=3, routed)           0.678    13.579    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Aktueller_Wert__0[1]
    SLICE_X57Y26         LUT6 (Prop_lut6_I1_O)        0.303    13.882 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2/O
                         net (fo=1, routed)           0.676    14.559    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2_n_4
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.215 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    15.215    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_n_4
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.329 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.329    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0_n_4
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.443 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.443    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1_n_4
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.557 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.557    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2_n_4
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.671 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.671    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3_n_4
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.785 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.785    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4_n_4
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.119 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.000    16.119    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp[26]
    SLICE_X58Y32         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.510    18.534    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CLK
    SLICE_X58Y32         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[26]/C
                         clock pessimism              0.563    19.096    
                         clock uncertainty           -0.248    18.848    
    SLICE_X58Y32         FDRE (Setup_fdre_C_D)        0.062    18.910    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[26]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                         -16.119    
  -------------------------------------------------------------------
                         slack                                  2.792    

Slack (MET) :             2.813ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.020ns  (logic 5.185ns (30.464%)  route 11.835ns (69.536%))
  Logic Levels:           25  (CARRY4=9 LUT2=1 LUT3=2 LUT5=6 LUT6=7)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 18.534 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.834    10.893    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/M_SYS_ACK_DMA
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.017 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/FSM_sequential_Steuerwerk.Zustand[2]_i_2__0/O
                         net (fo=12, routed)          0.810    11.827    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/state_reg[0]_0
    SLICE_X57Y26         LUT5 (Prop_lut5_I2_O)        0.124    11.951 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_2__2/O
                         net (fo=3, routed)           0.403    12.353    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CntEn
    SLICE_X59Y26         LUT3 (Prop_lut3_I1_O)        0.124    12.477 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2/O
                         net (fo=1, routed)           0.000    12.477    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2_n_4
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.901 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry/O[1]
                         net (fo=3, routed)           0.678    13.579    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Aktueller_Wert__0[1]
    SLICE_X57Y26         LUT6 (Prop_lut6_I1_O)        0.303    13.882 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2/O
                         net (fo=1, routed)           0.676    14.559    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2_n_4
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.215 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    15.215    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_n_4
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.329 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.329    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0_n_4
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.443 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.443    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1_n_4
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.557 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.557    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2_n_4
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.671 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.671    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3_n_4
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.785 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.785    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4_n_4
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.098 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__5/O[3]
                         net (fo=1, routed)           0.000    16.098    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp[28]
    SLICE_X58Y32         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.510    18.534    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CLK
    SLICE_X58Y32         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[28]/C
                         clock pessimism              0.563    19.096    
                         clock uncertainty           -0.248    18.848    
    SLICE_X58Y32         FDRE (Setup_fdre_C_D)        0.062    18.910    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[28]
  -------------------------------------------------------------------
                         required time                         18.910    
                         arrival time                         -16.098    
  -------------------------------------------------------------------
                         slack                                  2.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[2]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.252ns (63.719%)  route 0.143ns (36.281%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.557    -0.607    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/CLK
    SLICE_X45Y31         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[2]__0/Q
                         net (fo=1, routed)           0.143    -0.322    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[2]__0_n_4
    SLICE_X44Y31         LUT4 (Prop_lut4_I3_O)        0.045    -0.277 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse[0]__0_i_7__1/O
                         net (fo=1, routed)           0.000    -0.277    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse[0]__0_i_7__1_n_4
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.211 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[0]__0_i_2__0/O[2]
                         net (fo=1, routed)           0.000    -0.211    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[0]__0_i_2__0_n_9
    SLICE_X44Y31         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.825    -0.846    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/CLK
    SLICE_X44Y31         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[2]__0/C
                         clock pessimism              0.252    -0.594    
    SLICE_X44Y31         FDRE (Hold_fdre_C_D)         0.105    -0.489    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[2]__0
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[14]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[14]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.252ns (63.719%)  route 0.143ns (36.281%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.560    -0.604    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/CLK
    SLICE_X45Y34         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[14]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[14]__0/Q
                         net (fo=1, routed)           0.143    -0.319    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[14]__0_n_4
    SLICE_X44Y34         LUT3 (Prop_lut3_I0_O)        0.045    -0.274 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse[12]__0_i_3__1/O
                         net (fo=1, routed)           0.000    -0.274    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse[12]__0_i_3__1_n_4
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.208 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[12]__0_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.208    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[12]__0_i_1__0_n_9
    SLICE_X44Y34         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[14]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.828    -0.843    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/CLK
    SLICE_X44Y34         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[14]__0/C
                         clock pessimism              0.252    -0.591    
    SLICE_X44Y34         FDRE (Hold_fdre_C_D)         0.105    -0.486    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[14]__0
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[27]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[27]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.249ns (62.549%)  route 0.149ns (37.451%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.562    -0.602    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/CLK
    SLICE_X45Y38         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[27]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[27]__0/Q
                         net (fo=1, routed)           0.149    -0.312    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[27]__0_n_4
    SLICE_X44Y37         LUT3 (Prop_lut3_I0_O)        0.045    -0.267 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse[24]__0_i_2__1/O
                         net (fo=1, routed)           0.000    -0.267    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse[24]__0_i_2__1_n_4
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.204 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[24]__0_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.204    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[24]__0_i_1__0_n_8
    SLICE_X44Y37         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[27]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.830    -0.841    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/CLK
    SLICE_X44Y37         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[27]__0/C
                         clock pessimism              0.253    -0.588    
    SLICE_X44Y37         FDRE (Hold_fdre_C_D)         0.105    -0.483    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[27]__0
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.AnfangsAdresse_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Aktuelle_Adresse_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.249ns (62.549%)  route 0.149ns (37.451%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.561    -0.603    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CLK
    SLICE_X49Y33         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.AnfangsAdresse_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.AnfangsAdresse_reg[3]/Q
                         net (fo=1, routed)           0.149    -0.313    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/AnfangsAdresse[3]
    SLICE_X48Y32         LUT3 (Prop_lut3_I0_O)        0.045    -0.268 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Aktuelle_Adresse[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Aktuelle_Adresse[0]_i_8_n_4
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.205 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Aktuelle_Adresse_reg[0]_i_2__2/O[3]
                         net (fo=1, routed)           0.000    -0.205    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Aktuelle_Adresse_reg[0]_i_2__2_n_8
    SLICE_X48Y32         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Aktuelle_Adresse_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.828    -0.843    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CLK
    SLICE_X48Y32         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Aktuelle_Adresse_reg[3]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X48Y32         FDRE (Hold_fdre_C_D)         0.105    -0.485    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Aktuelle_Adresse_reg[3]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.251ns (62.737%)  route 0.149ns (37.263%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.556    -0.608    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CLK
    SLICE_X49Y27         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[22]/Q
                         net (fo=3, routed)           0.149    -0.318    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg_n_4_[22]
    SLICE_X48Y27         LUT6 (Prop_lut6_I3_O)        0.045    -0.273 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    -0.273    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__4_i_3__1_n_4
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.208 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__4/O[1]
                         net (fo=1, routed)           0.000    -0.208    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp[22]
    SLICE_X48Y27         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.823    -0.848    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CLK
    SLICE_X48Y27         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[22]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X48Y27         FDRE (Hold_fdre_C_D)         0.105    -0.490    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[22]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.251ns (62.727%)  route 0.149ns (37.273%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.553    -0.611    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CLK
    SLICE_X49Y25         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[14]/Q
                         net (fo=3, routed)           0.149    -0.321    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg_n_4_[14]
    SLICE_X48Y25         LUT6 (Prop_lut6_I3_O)        0.045    -0.276 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__2_i_3__1/O
                         net (fo=1, routed)           0.000    -0.276    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__2_i_3__1_n_4
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.211 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__2/O[1]
                         net (fo=1, routed)           0.000    -0.211    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp[14]
    SLICE_X48Y25         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.820    -0.851    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CLK
    SLICE_X48Y25         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[14]/C
                         clock pessimism              0.253    -0.598    
    SLICE_X48Y25         FDRE (Hold_fdre_C_D)         0.105    -0.493    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[14]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.251ns (62.727%)  route 0.149ns (37.273%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.554    -0.610    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CLK
    SLICE_X49Y26         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[18]/Q
                         net (fo=3, routed)           0.149    -0.320    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg_n_4_[18]
    SLICE_X48Y26         LUT6 (Prop_lut6_I3_O)        0.045    -0.275 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__3_i_3__1/O
                         net (fo=1, routed)           0.000    -0.275    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__3_i_3__1_n_4
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.210 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__3/O[1]
                         net (fo=1, routed)           0.000    -0.210    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp[18]
    SLICE_X48Y26         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.821    -0.850    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CLK
    SLICE_X48Y26         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[18]/C
                         clock pessimism              0.253    -0.597    
    SLICE_X48Y26         FDRE (Hold_fdre_C_D)         0.105    -0.492    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[18]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.251ns (62.727%)  route 0.149ns (37.273%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.554    -0.610    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CLK
    SLICE_X49Y23         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[6]/Q
                         net (fo=3, routed)           0.149    -0.320    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg_n_4_[6]
    SLICE_X48Y23         LUT6 (Prop_lut6_I3_O)        0.045    -0.275 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    -0.275    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__0_i_3__1_n_4
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.210 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.210    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp[6]
    SLICE_X48Y23         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.821    -0.850    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CLK
    SLICE_X48Y23         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[6]/C
                         clock pessimism              0.253    -0.597    
    SLICE_X48Y23         FDRE (Hold_fdre_C_D)         0.105    -0.492    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.652%)  route 0.441ns (70.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.593    -0.571    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X62Y11         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[16]/Q
                         net (fo=4, routed)           0.175    -0.255    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/rt[0]
    SLICE_X60Y11         LUT6 (Prop_lut6_I5_O)        0.045    -0.210 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5_i_16/O
                         net (fo=192, routed)         0.266     0.056    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X60Y12         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.860    -0.811    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/WCLK
    SLICE_X60Y12         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/RAMA/CLK
                         clock pessimism              0.273    -0.538    
    SLICE_X60Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.228    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.652%)  route 0.441ns (70.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.593    -0.571    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X62Y11         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[16]/Q
                         net (fo=4, routed)           0.175    -0.255    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/rt[0]
    SLICE_X60Y11         LUT6 (Prop_lut6_I5_O)        0.045    -0.210 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5_i_16/O
                         net (fo=192, routed)         0.266     0.056    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X60Y12         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.860    -0.811    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/WCLK
    SLICE_X60Y12         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.273    -0.538    
    SLICE_X60Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.228    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.284    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         19.999
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         19.999      16.115     DSP48_X1Y5       design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0]__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         19.999      16.115     DSP48_X1Y3       design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0]/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         19.999      17.055     RAMB36_X1Y2      design_1_i/Beispielrechner_System_0/U0/RAM_Inst/memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         19.999      17.055     RAMB36_X0Y4      design_1_i/Beispielrechner_System_0/U0/RAM_Inst/memory_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         19.999      17.055     RAMB36_X2Y4      design_1_i/Beispielrechner_System_0/U0/ROM_Block.ROM_Inst/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         19.999      17.055     RAMB36_X1Y5      design_1_i/Beispielrechner_System_0/U0/ROM_Block.ROM_Inst/memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         19.999      17.055     RAMB36_X1Y3      design_1_i/Beispielrechner_System_0/U0/ROM_Block.ROM_Inst/memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         19.999      17.055     RAMB36_X1Y4      design_1_i/Beispielrechner_System_0/U0/ROM_Block.ROM_Inst/memory_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         19.999      17.055     RAMB36_X2Y2      design_1_i/Beispielrechner_System_0/U0/RAM_Inst/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         19.999      17.055     RAMB36_X2Y3      design_1_i/Beispielrechner_System_0/U0/RAM_Inst/memory_reg_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.999      193.361    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y5      design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y5      design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y5      design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y5      design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y5      design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y5      design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y5      design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y5      design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y4      design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y4      design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y10     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y10     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y10     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y10     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y10     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y10     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y10     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y10     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y11     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y11     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y5    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_0
  To Clock:  clk_in1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_in1_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.CntTC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.833ns  (logic 4.906ns (27.511%)  route 12.927ns (72.489%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 18.466 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.834    10.893    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/M_SYS_ACK_DMA
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.017 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/FSM_sequential_Steuerwerk.Zustand[2]_i_2__0/O
                         net (fo=12, routed)          0.810    11.827    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/state_reg[0]_0
    SLICE_X57Y26         LUT5 (Prop_lut5_I2_O)        0.124    11.951 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_2__2/O
                         net (fo=3, routed)           0.400    12.350    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CntEn
    SLICE_X59Y26         LUT3 (Prop_lut3_I1_O)        0.124    12.474 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_5__2/O
                         net (fo=1, routed)           0.000    12.474    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_5__2_n_4
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.024 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.024    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_n_4
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.138 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.138    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__0_n_4
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.252 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.252    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__1_n_4
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.366 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.366    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__2_n_4
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.480 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.480    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__3_n_4
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.594 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.594    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__4_n_4
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.907 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__5/O[3]
                         net (fo=3, routed)           0.673    14.581    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Aktueller_Wert__0[27]
    SLICE_X57Y32         LUT6 (Prop_lut6_I1_O)        0.306    14.887 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.CntTC_i_13__1/O
                         net (fo=1, routed)           0.835    15.722    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.CntTC_i_13__1_n_4
    SLICE_X57Y26         LUT4 (Prop_lut4_I1_O)        0.124    15.846 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.CntTC_i_3__1/O
                         net (fo=1, routed)           0.940    16.786    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.CntTC_i_3__1_n_4
    SLICE_X57Y29         LUT6 (Prop_lut6_I1_O)        0.124    16.910 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.CntTC_i_1__1/O
                         net (fo=1, routed)           0.000    16.910    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CntTC
    SLICE_X57Y29         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.CntTC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.442    18.466    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CLK
    SLICE_X57Y29         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.CntTC_reg/C
                         clock pessimism              0.563    19.029    
                         clock uncertainty           -0.264    18.766    
    SLICE_X57Y29         FDRE (Setup_fdre_C_D)        0.029    18.795    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.CntTC_reg
  -------------------------------------------------------------------
                         required time                         18.795    
                         arrival time                         -16.910    
  -------------------------------------------------------------------
                         slack                                  1.884    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.802ns  (logic 4.952ns (27.817%)  route 12.850ns (72.183%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT3=2 LUT5=6 LUT6=10)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 18.532 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.733    10.791    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter1/M_SYS_ACK_DMA
    SLICE_X40Y28         LUT6 (Prop_lut6_I1_O)        0.124    10.915 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter1/FSM_sequential_Steuerwerk.Zustand[2]_i_2__2/O
                         net (fo=12, routed)          1.209    12.125    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/state_reg[0]_0
    SLICE_X63Y27         LUT5 (Prop_lut5_I2_O)        0.124    12.249 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry_i_2/O
                         net (fo=3, routed)           0.319    12.568    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/CntEn
    SLICE_X61Y27         LUT3 (Prop_lut3_I1_O)        0.124    12.692 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry_i_5__0/O
                         net (fo=1, routed)           0.000    12.692    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry_i_5__0_n_4
    SLICE_X61Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.242 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.242    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry_n_4
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.356 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.356    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__0_n_4
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.470    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__1_n_4
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.584    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__2_n_4
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.698    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__3_n_4
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.812    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__4_n_4
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.051 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__5/O[2]
                         net (fo=3, routed)           0.333    14.383    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Aktueller_Wert__0[26]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.302    14.685 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_i_41__2/O
                         net (fo=1, routed)           0.580    15.266    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_i_41__2_n_4
    SLICE_X64Y31         LUT6 (Prop_lut6_I1_O)        0.124    15.390 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_i_34/O
                         net (fo=1, routed)           0.607    15.997    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_i_34_n_4
    SLICE_X64Y30         LUT6 (Prop_lut6_I5_O)        0.124    16.121 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_i_7/O
                         net (fo=1, routed)           0.634    16.755    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_i_7_n_4
    SLICE_X65Y29         LUT6 (Prop_lut6_I5_O)        0.124    16.879 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_i_1/O
                         net (fo=1, routed)           0.000    16.879    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/CntTC
    SLICE_X65Y29         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.508    18.532    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/CLK
    SLICE_X65Y29         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_reg/C
                         clock pessimism              0.563    19.095    
                         clock uncertainty           -0.264    18.832    
    SLICE_X65Y29         FDRE (Setup_fdre_C_D)        0.029    18.861    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_reg
  -------------------------------------------------------------------
                         required time                         18.861    
                         arrival time                         -16.879    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             2.406ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.CntTC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.351ns  (logic 4.906ns (28.276%)  route 12.445ns (71.724%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 18.457 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.599    10.658    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/M_SYS_ACK_DMA
    SLICE_X41Y24         LUT6 (Prop_lut6_I0_O)        0.124    10.782 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/FSM_sequential_Steuerwerk.Zustand[2]_i_2__1/O
                         net (fo=12, routed)          0.493    11.275    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/state_reg[0]_1
    SLICE_X44Y22         LUT5 (Prop_lut5_I2_O)        0.124    11.399 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry_i_2__1/O
                         net (fo=3, routed)           0.668    12.066    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CntEn
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124    12.190 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.190    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry_i_6__1_n_4
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.722 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.722    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry_n_4
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.836 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.836    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__0_n_4
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.950 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.009    12.959    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__1_n_4
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.073 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.073    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__2_n_4
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.187 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.187    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__3_n_4
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.301 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.301    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__4_n_4
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.635 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__5/O[1]
                         net (fo=3, routed)           0.536    14.171    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Aktueller_Wert__0[25]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.303    14.474 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.CntTC_i_23__2/O
                         net (fo=1, routed)           0.769    15.244    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.CntTC_i_23__2_n_4
    SLICE_X44Y25         LUT4 (Prop_lut4_I3_O)        0.124    15.368 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.CntTC_i_5__2/O
                         net (fo=1, routed)           0.936    16.304    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.CntTC_i_5__2_n_4
    SLICE_X46Y26         LUT6 (Prop_lut6_I3_O)        0.124    16.428 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.CntTC_i_1__2/O
                         net (fo=1, routed)           0.000    16.428    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CntTC
    SLICE_X46Y26         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.CntTC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.433    18.457    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CLK
    SLICE_X46Y26         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.CntTC_reg/C
                         clock pessimism              0.563    19.020    
                         clock uncertainty           -0.264    18.757    
    SLICE_X46Y26         FDRE (Setup_fdre_C_D)        0.077    18.834    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.CntTC_reg
  -------------------------------------------------------------------
                         required time                         18.834    
                         arrival time                         -16.428    
  -------------------------------------------------------------------
                         slack                                  2.406    

Slack (MET) :             2.478ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.283ns  (logic 4.668ns (27.009%)  route 12.615ns (72.991%))
  Logic Levels:           25  (CARRY4=7 LUT2=1 LUT3=1 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 18.462 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.483    10.542    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter1/M_SYS_ACK_DMA
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.124    10.666 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter1/FSM_sequential_Steuerwerk.Zustand[2]_i_2__3/O
                         net (fo=13, routed)          0.608    11.274    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/state_reg[0]_0
    SLICE_X51Y21         LUT5 (Prop_lut5_I2_O)        0.124    11.398 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry_i_2__0/O
                         net (fo=3, routed)           0.633    12.031    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/CntEn
    SLICE_X52Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.435 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.435    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry_n_4
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.552 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.552    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry__0_n_4
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.669 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.669    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry__1_n_4
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.786 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.009    12.795    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry__2_n_4
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.912 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.912    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry__3_n_4
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.235 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry__4/O[1]
                         net (fo=3, routed)           0.626    13.861    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Aktueller_Wert__0[21]
    SLICE_X50Y24         LUT6 (Prop_lut6_I5_O)        0.306    14.167 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_i_35__1/O
                         net (fo=1, routed)           0.432    14.599    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_i_35__1_n_4
    SLICE_X50Y23         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_i_24__0/O
                         net (fo=1, routed)           0.607    15.330    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_i_24__0_n_4
    SLICE_X50Y22         LUT6 (Prop_lut6_I0_O)        0.124    15.454 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_i_6__0/O
                         net (fo=1, routed)           0.782    16.236    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_i_6__0_n_4
    SLICE_X50Y27         LUT6 (Prop_lut6_I4_O)        0.124    16.360 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_i_1__0/O
                         net (fo=1, routed)           0.000    16.360    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/CntTC
    SLICE_X50Y27         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.438    18.462    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/CLK
    SLICE_X50Y27         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_reg/C
                         clock pessimism              0.563    19.025    
                         clock uncertainty           -0.264    18.762    
    SLICE_X50Y27         FDRE (Setup_fdre_C_D)        0.077    18.839    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_reg
  -------------------------------------------------------------------
                         required time                         18.839    
                         arrival time                         -16.360    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             2.664ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.155ns  (logic 5.320ns (31.011%)  route 11.835ns (68.989%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT5=6 LUT6=7)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 18.535 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.834    10.893    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/M_SYS_ACK_DMA
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.017 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/FSM_sequential_Steuerwerk.Zustand[2]_i_2__0/O
                         net (fo=12, routed)          0.810    11.827    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/state_reg[0]_0
    SLICE_X57Y26         LUT5 (Prop_lut5_I2_O)        0.124    11.951 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_2__2/O
                         net (fo=3, routed)           0.403    12.353    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CntEn
    SLICE_X59Y26         LUT3 (Prop_lut3_I1_O)        0.124    12.477 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2/O
                         net (fo=1, routed)           0.000    12.477    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2_n_4
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.901 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry/O[1]
                         net (fo=3, routed)           0.678    13.579    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Aktueller_Wert__0[1]
    SLICE_X57Y26         LUT6 (Prop_lut6_I1_O)        0.303    13.882 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2/O
                         net (fo=1, routed)           0.676    14.559    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2_n_4
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.215 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    15.215    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_n_4
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.329 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.329    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0_n_4
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.443 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.443    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1_n_4
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.557 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.557    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2_n_4
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.671 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.671    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3_n_4
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.785 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.785    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4_n_4
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.899 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.899    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__5_n_4
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.233 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000    16.233    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp[30]
    SLICE_X58Y33         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.511    18.535    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CLK
    SLICE_X58Y33         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[30]/C
                         clock pessimism              0.563    19.098    
                         clock uncertainty           -0.264    18.835    
    SLICE_X58Y33         FDRE (Setup_fdre_C_D)        0.062    18.897    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[30]
  -------------------------------------------------------------------
                         required time                         18.897    
                         arrival time                         -16.233    
  -------------------------------------------------------------------
                         slack                                  2.664    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.Tra_Anzahl_Stand_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.113ns  (logic 5.308ns (31.017%)  route 11.805ns (68.983%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT5=6 LUT6=7)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 18.534 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.733    10.791    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter1/M_SYS_ACK_DMA
    SLICE_X40Y28         LUT6 (Prop_lut6_I1_O)        0.124    10.915 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter1/FSM_sequential_Steuerwerk.Zustand[2]_i_2__2/O
                         net (fo=12, routed)          1.209    12.125    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/state_reg[0]_0
    SLICE_X63Y27         LUT5 (Prop_lut5_I2_O)        0.124    12.249 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry_i_2/O
                         net (fo=3, routed)           0.322    12.571    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/CntEn
    SLICE_X61Y27         LUT3 (Prop_lut3_I1_O)        0.124    12.695 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.695    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry_i_6__0_n_4
    SLICE_X61Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.119 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry/O[1]
                         net (fo=3, routed)           0.461    13.580    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Aktueller_Wert__0[1]
    SLICE_X62Y26         LUT6 (Prop_lut6_I1_O)        0.303    13.883 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.646    14.529    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry_i_5_n_4
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.166 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    15.166    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry_n_4
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.283 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.283    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__0_n_4
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.400 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.400    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__1_n_4
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.517 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.517    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__2_n_4
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.634 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.634    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__3_n_4
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.751 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.751    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__4_n_4
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.868 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.868    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__5_n_4
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.191 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000    16.191    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp[30]
    SLICE_X60Y32         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.Tra_Anzahl_Stand_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.510    18.534    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/CLK
    SLICE_X60Y32         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.Tra_Anzahl_Stand_i_reg[30]/C
                         clock pessimism              0.563    19.097    
                         clock uncertainty           -0.264    18.834    
    SLICE_X60Y32         FDRE (Setup_fdre_C_D)        0.109    18.943    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.Tra_Anzahl_Stand_i_reg[30]
  -------------------------------------------------------------------
                         required time                         18.943    
                         arrival time                         -16.191    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             2.759ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.060ns  (logic 5.225ns (30.627%)  route 11.835ns (69.373%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT5=6 LUT6=7)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 18.535 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.834    10.893    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/M_SYS_ACK_DMA
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.017 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/FSM_sequential_Steuerwerk.Zustand[2]_i_2__0/O
                         net (fo=12, routed)          0.810    11.827    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/state_reg[0]_0
    SLICE_X57Y26         LUT5 (Prop_lut5_I2_O)        0.124    11.951 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_2__2/O
                         net (fo=3, routed)           0.403    12.353    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CntEn
    SLICE_X59Y26         LUT3 (Prop_lut3_I1_O)        0.124    12.477 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2/O
                         net (fo=1, routed)           0.000    12.477    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2_n_4
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.901 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry/O[1]
                         net (fo=3, routed)           0.678    13.579    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Aktueller_Wert__0[1]
    SLICE_X57Y26         LUT6 (Prop_lut6_I1_O)        0.303    13.882 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2/O
                         net (fo=1, routed)           0.676    14.559    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2_n_4
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.215 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    15.215    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_n_4
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.329 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.329    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0_n_4
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.443 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.443    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1_n_4
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.557 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.557    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2_n_4
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.671 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.671    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3_n_4
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.785 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.785    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4_n_4
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.899 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.899    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__5_n_4
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.138 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.000    16.138    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp[31]
    SLICE_X58Y33         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.511    18.535    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CLK
    SLICE_X58Y33         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[31]/C
                         clock pessimism              0.563    19.098    
                         clock uncertainty           -0.264    18.835    
    SLICE_X58Y33         FDRE (Setup_fdre_C_D)        0.062    18.897    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[31]
  -------------------------------------------------------------------
                         required time                         18.897    
                         arrival time                         -16.138    
  -------------------------------------------------------------------
                         slack                                  2.759    

Slack (MET) :             2.775ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.044ns  (logic 5.209ns (30.561%)  route 11.835ns (69.439%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT5=6 LUT6=7)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 18.535 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.834    10.893    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/M_SYS_ACK_DMA
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.017 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/FSM_sequential_Steuerwerk.Zustand[2]_i_2__0/O
                         net (fo=12, routed)          0.810    11.827    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/state_reg[0]_0
    SLICE_X57Y26         LUT5 (Prop_lut5_I2_O)        0.124    11.951 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_2__2/O
                         net (fo=3, routed)           0.403    12.353    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CntEn
    SLICE_X59Y26         LUT3 (Prop_lut3_I1_O)        0.124    12.477 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2/O
                         net (fo=1, routed)           0.000    12.477    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2_n_4
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.901 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry/O[1]
                         net (fo=3, routed)           0.678    13.579    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Aktueller_Wert__0[1]
    SLICE_X57Y26         LUT6 (Prop_lut6_I1_O)        0.303    13.882 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2/O
                         net (fo=1, routed)           0.676    14.559    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2_n_4
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.215 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    15.215    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_n_4
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.329 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.329    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0_n_4
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.443 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.443    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1_n_4
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.557 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.557    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2_n_4
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.671 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.671    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3_n_4
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.785 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.785    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4_n_4
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.899 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.899    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__5_n_4
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.122 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__6/O[0]
                         net (fo=1, routed)           0.000    16.122    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp[29]
    SLICE_X58Y33         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.511    18.535    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CLK
    SLICE_X58Y33         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[29]/C
                         clock pessimism              0.563    19.098    
                         clock uncertainty           -0.264    18.835    
    SLICE_X58Y33         FDRE (Setup_fdre_C_D)        0.062    18.897    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[29]
  -------------------------------------------------------------------
                         required time                         18.897    
                         arrival time                         -16.122    
  -------------------------------------------------------------------
                         slack                                  2.775    

Slack (MET) :             2.777ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.041ns  (logic 5.206ns (30.549%)  route 11.835ns (69.451%))
  Logic Levels:           25  (CARRY4=9 LUT2=1 LUT3=2 LUT5=6 LUT6=7)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 18.534 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.834    10.893    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/M_SYS_ACK_DMA
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.017 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/FSM_sequential_Steuerwerk.Zustand[2]_i_2__0/O
                         net (fo=12, routed)          0.810    11.827    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/state_reg[0]_0
    SLICE_X57Y26         LUT5 (Prop_lut5_I2_O)        0.124    11.951 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_2__2/O
                         net (fo=3, routed)           0.403    12.353    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CntEn
    SLICE_X59Y26         LUT3 (Prop_lut3_I1_O)        0.124    12.477 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2/O
                         net (fo=1, routed)           0.000    12.477    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2_n_4
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.901 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry/O[1]
                         net (fo=3, routed)           0.678    13.579    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Aktueller_Wert__0[1]
    SLICE_X57Y26         LUT6 (Prop_lut6_I1_O)        0.303    13.882 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2/O
                         net (fo=1, routed)           0.676    14.559    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2_n_4
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.215 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    15.215    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_n_4
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.329 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.329    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0_n_4
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.443 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.443    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1_n_4
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.557 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.557    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2_n_4
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.671 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.671    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3_n_4
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.785 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.785    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4_n_4
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.119 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.000    16.119    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp[26]
    SLICE_X58Y32         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.510    18.534    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CLK
    SLICE_X58Y32         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[26]/C
                         clock pessimism              0.563    19.097    
                         clock uncertainty           -0.264    18.834    
    SLICE_X58Y32         FDRE (Setup_fdre_C_D)        0.062    18.896    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[26]
  -------------------------------------------------------------------
                         required time                         18.896    
                         arrival time                         -16.119    
  -------------------------------------------------------------------
                         slack                                  2.777    

Slack (MET) :             2.798ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.020ns  (logic 5.185ns (30.464%)  route 11.835ns (69.536%))
  Logic Levels:           25  (CARRY4=9 LUT2=1 LUT3=2 LUT5=6 LUT6=7)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 18.534 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.834    10.893    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/M_SYS_ACK_DMA
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.017 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/FSM_sequential_Steuerwerk.Zustand[2]_i_2__0/O
                         net (fo=12, routed)          0.810    11.827    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/state_reg[0]_0
    SLICE_X57Y26         LUT5 (Prop_lut5_I2_O)        0.124    11.951 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_2__2/O
                         net (fo=3, routed)           0.403    12.353    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CntEn
    SLICE_X59Y26         LUT3 (Prop_lut3_I1_O)        0.124    12.477 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2/O
                         net (fo=1, routed)           0.000    12.477    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2_n_4
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.901 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry/O[1]
                         net (fo=3, routed)           0.678    13.579    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Aktueller_Wert__0[1]
    SLICE_X57Y26         LUT6 (Prop_lut6_I1_O)        0.303    13.882 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2/O
                         net (fo=1, routed)           0.676    14.559    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2_n_4
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.215 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    15.215    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_n_4
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.329 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.329    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0_n_4
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.443 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.443    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1_n_4
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.557 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.557    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2_n_4
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.671 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.671    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3_n_4
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.785 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.785    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4_n_4
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.098 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__5/O[3]
                         net (fo=1, routed)           0.000    16.098    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp[28]
    SLICE_X58Y32         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.510    18.534    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CLK
    SLICE_X58Y32         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[28]/C
                         clock pessimism              0.563    19.097    
                         clock uncertainty           -0.264    18.834    
    SLICE_X58Y32         FDRE (Setup_fdre_C_D)        0.062    18.896    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[28]
  -------------------------------------------------------------------
                         required time                         18.896    
                         arrival time                         -16.098    
  -------------------------------------------------------------------
                         slack                                  2.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[2]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.252ns (63.719%)  route 0.143ns (36.281%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.557    -0.607    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/CLK
    SLICE_X45Y31         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[2]__0/Q
                         net (fo=1, routed)           0.143    -0.322    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[2]__0_n_4
    SLICE_X44Y31         LUT4 (Prop_lut4_I3_O)        0.045    -0.277 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse[0]__0_i_7__1/O
                         net (fo=1, routed)           0.000    -0.277    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse[0]__0_i_7__1_n_4
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.211 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[0]__0_i_2__0/O[2]
                         net (fo=1, routed)           0.000    -0.211    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[0]__0_i_2__0_n_9
    SLICE_X44Y31         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.825    -0.846    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/CLK
    SLICE_X44Y31         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[2]__0/C
                         clock pessimism              0.252    -0.594    
    SLICE_X44Y31         FDRE (Hold_fdre_C_D)         0.105    -0.489    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[2]__0
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[14]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[14]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.252ns (63.719%)  route 0.143ns (36.281%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.560    -0.604    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/CLK
    SLICE_X45Y34         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[14]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[14]__0/Q
                         net (fo=1, routed)           0.143    -0.319    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[14]__0_n_4
    SLICE_X44Y34         LUT3 (Prop_lut3_I0_O)        0.045    -0.274 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse[12]__0_i_3__1/O
                         net (fo=1, routed)           0.000    -0.274    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse[12]__0_i_3__1_n_4
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.208 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[12]__0_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.208    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[12]__0_i_1__0_n_9
    SLICE_X44Y34         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[14]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.828    -0.843    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/CLK
    SLICE_X44Y34         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[14]__0/C
                         clock pessimism              0.252    -0.591    
    SLICE_X44Y34         FDRE (Hold_fdre_C_D)         0.105    -0.486    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[14]__0
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[27]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[27]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.249ns (62.549%)  route 0.149ns (37.451%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.562    -0.602    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/CLK
    SLICE_X45Y38         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[27]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[27]__0/Q
                         net (fo=1, routed)           0.149    -0.312    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[27]__0_n_4
    SLICE_X44Y37         LUT3 (Prop_lut3_I0_O)        0.045    -0.267 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse[24]__0_i_2__1/O
                         net (fo=1, routed)           0.000    -0.267    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse[24]__0_i_2__1_n_4
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.204 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[24]__0_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.204    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[24]__0_i_1__0_n_8
    SLICE_X44Y37         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[27]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.830    -0.841    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/CLK
    SLICE_X44Y37         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[27]__0/C
                         clock pessimism              0.253    -0.588    
    SLICE_X44Y37         FDRE (Hold_fdre_C_D)         0.105    -0.483    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[27]__0
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.AnfangsAdresse_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Aktuelle_Adresse_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.249ns (62.549%)  route 0.149ns (37.451%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.561    -0.603    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CLK
    SLICE_X49Y33         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.AnfangsAdresse_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.AnfangsAdresse_reg[3]/Q
                         net (fo=1, routed)           0.149    -0.313    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/AnfangsAdresse[3]
    SLICE_X48Y32         LUT3 (Prop_lut3_I0_O)        0.045    -0.268 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Aktuelle_Adresse[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Aktuelle_Adresse[0]_i_8_n_4
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.205 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Aktuelle_Adresse_reg[0]_i_2__2/O[3]
                         net (fo=1, routed)           0.000    -0.205    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Aktuelle_Adresse_reg[0]_i_2__2_n_8
    SLICE_X48Y32         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Aktuelle_Adresse_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.828    -0.843    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CLK
    SLICE_X48Y32         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Aktuelle_Adresse_reg[3]/C
                         clock pessimism              0.253    -0.590    
    SLICE_X48Y32         FDRE (Hold_fdre_C_D)         0.105    -0.485    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Aktuelle_Adresse_reg[3]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.251ns (62.737%)  route 0.149ns (37.263%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.556    -0.608    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CLK
    SLICE_X49Y27         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[22]/Q
                         net (fo=3, routed)           0.149    -0.318    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg_n_4_[22]
    SLICE_X48Y27         LUT6 (Prop_lut6_I3_O)        0.045    -0.273 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    -0.273    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__4_i_3__1_n_4
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.208 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__4/O[1]
                         net (fo=1, routed)           0.000    -0.208    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp[22]
    SLICE_X48Y27         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.823    -0.848    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CLK
    SLICE_X48Y27         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[22]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X48Y27         FDRE (Hold_fdre_C_D)         0.105    -0.490    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[22]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.251ns (62.727%)  route 0.149ns (37.273%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.553    -0.611    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CLK
    SLICE_X49Y25         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[14]/Q
                         net (fo=3, routed)           0.149    -0.321    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg_n_4_[14]
    SLICE_X48Y25         LUT6 (Prop_lut6_I3_O)        0.045    -0.276 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__2_i_3__1/O
                         net (fo=1, routed)           0.000    -0.276    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__2_i_3__1_n_4
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.211 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__2/O[1]
                         net (fo=1, routed)           0.000    -0.211    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp[14]
    SLICE_X48Y25         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.820    -0.851    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CLK
    SLICE_X48Y25         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[14]/C
                         clock pessimism              0.253    -0.598    
    SLICE_X48Y25         FDRE (Hold_fdre_C_D)         0.105    -0.493    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[14]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.251ns (62.727%)  route 0.149ns (37.273%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.554    -0.610    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CLK
    SLICE_X49Y26         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[18]/Q
                         net (fo=3, routed)           0.149    -0.320    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg_n_4_[18]
    SLICE_X48Y26         LUT6 (Prop_lut6_I3_O)        0.045    -0.275 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__3_i_3__1/O
                         net (fo=1, routed)           0.000    -0.275    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__3_i_3__1_n_4
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.210 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__3/O[1]
                         net (fo=1, routed)           0.000    -0.210    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp[18]
    SLICE_X48Y26         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.821    -0.850    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CLK
    SLICE_X48Y26         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[18]/C
                         clock pessimism              0.253    -0.597    
    SLICE_X48Y26         FDRE (Hold_fdre_C_D)         0.105    -0.492    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[18]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.251ns (62.727%)  route 0.149ns (37.273%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.554    -0.610    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CLK
    SLICE_X49Y23         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[6]/Q
                         net (fo=3, routed)           0.149    -0.320    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg_n_4_[6]
    SLICE_X48Y23         LUT6 (Prop_lut6_I3_O)        0.045    -0.275 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    -0.275    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__0_i_3__1_n_4
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.210 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.210    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp[6]
    SLICE_X48Y23         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.821    -0.850    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CLK
    SLICE_X48Y23         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[6]/C
                         clock pessimism              0.253    -0.597    
    SLICE_X48Y23         FDRE (Hold_fdre_C_D)         0.105    -0.492    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.652%)  route 0.441ns (70.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.593    -0.571    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X62Y11         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[16]/Q
                         net (fo=4, routed)           0.175    -0.255    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/rt[0]
    SLICE_X60Y11         LUT6 (Prop_lut6_I5_O)        0.045    -0.210 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5_i_16/O
                         net (fo=192, routed)         0.266     0.056    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X60Y12         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.860    -0.811    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/WCLK
    SLICE_X60Y12         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/RAMA/CLK
                         clock pessimism              0.273    -0.538    
    SLICE_X60Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.228    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.652%)  route 0.441ns (70.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.593    -0.571    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X62Y11         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[16]/Q
                         net (fo=4, routed)           0.175    -0.255    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/rt[0]
    SLICE_X60Y11         LUT6 (Prop_lut6_I5_O)        0.045    -0.210 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5_i_16/O
                         net (fo=192, routed)         0.266     0.056    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X60Y12         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.860    -0.811    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/WCLK
    SLICE_X60Y12         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.273    -0.538    
    SLICE_X60Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.228    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.284    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X1Y5       design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0]__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X1Y3       design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.ALU.mult/P_reg2_reg[0]/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y2      design_1_i/Beispielrechner_System_0/U0/RAM_Inst/memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y4      design_1_i/Beispielrechner_System_0/U0/RAM_Inst/memory_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y4      design_1_i/Beispielrechner_System_0/U0/ROM_Block.ROM_Inst/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y5      design_1_i/Beispielrechner_System_0/U0/ROM_Block.ROM_Inst/memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y3      design_1_i/Beispielrechner_System_0/U0/ROM_Block.ROM_Inst/memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y4      design_1_i/Beispielrechner_System_0/U0/ROM_Block.ROM_Inst/memory_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y2      design_1_i/Beispielrechner_System_0/U0/RAM_Inst/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y3      design_1_i/Beispielrechner_System_0/U0/RAM_Inst/memory_reg_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y5      design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y5      design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y5      design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y5      design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y5      design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y5      design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y5      design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y5      design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y4      design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y4      design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y10     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y10     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y10     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y10     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y10     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y10     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y10     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y10     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y11     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y11     design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y5    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.CntTC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.833ns  (logic 4.906ns (27.511%)  route 12.927ns (72.489%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 18.466 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.834    10.893    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/M_SYS_ACK_DMA
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.017 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/FSM_sequential_Steuerwerk.Zustand[2]_i_2__0/O
                         net (fo=12, routed)          0.810    11.827    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/state_reg[0]_0
    SLICE_X57Y26         LUT5 (Prop_lut5_I2_O)        0.124    11.951 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_2__2/O
                         net (fo=3, routed)           0.400    12.350    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CntEn
    SLICE_X59Y26         LUT3 (Prop_lut3_I1_O)        0.124    12.474 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_5__2/O
                         net (fo=1, routed)           0.000    12.474    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_5__2_n_4
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.024 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.024    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_n_4
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.138 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.138    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__0_n_4
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.252 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.252    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__1_n_4
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.366 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.366    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__2_n_4
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.480 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.480    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__3_n_4
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.594 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.594    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__4_n_4
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.907 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__5/O[3]
                         net (fo=3, routed)           0.673    14.581    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Aktueller_Wert__0[27]
    SLICE_X57Y32         LUT6 (Prop_lut6_I1_O)        0.306    14.887 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.CntTC_i_13__1/O
                         net (fo=1, routed)           0.835    15.722    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.CntTC_i_13__1_n_4
    SLICE_X57Y26         LUT4 (Prop_lut4_I1_O)        0.124    15.846 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.CntTC_i_3__1/O
                         net (fo=1, routed)           0.940    16.786    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.CntTC_i_3__1_n_4
    SLICE_X57Y29         LUT6 (Prop_lut6_I1_O)        0.124    16.910 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.CntTC_i_1__1/O
                         net (fo=1, routed)           0.000    16.910    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CntTC
    SLICE_X57Y29         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.CntTC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.442    18.466    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CLK
    SLICE_X57Y29         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.CntTC_reg/C
                         clock pessimism              0.563    19.028    
                         clock uncertainty           -0.264    18.765    
    SLICE_X57Y29         FDRE (Setup_fdre_C_D)        0.029    18.794    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.CntTC_reg
  -------------------------------------------------------------------
                         required time                         18.794    
                         arrival time                         -16.910    
  -------------------------------------------------------------------
                         slack                                  1.884    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.802ns  (logic 4.952ns (27.817%)  route 12.850ns (72.183%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT3=2 LUT5=6 LUT6=10)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 18.532 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.733    10.791    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter1/M_SYS_ACK_DMA
    SLICE_X40Y28         LUT6 (Prop_lut6_I1_O)        0.124    10.915 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter1/FSM_sequential_Steuerwerk.Zustand[2]_i_2__2/O
                         net (fo=12, routed)          1.209    12.125    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/state_reg[0]_0
    SLICE_X63Y27         LUT5 (Prop_lut5_I2_O)        0.124    12.249 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry_i_2/O
                         net (fo=3, routed)           0.319    12.568    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/CntEn
    SLICE_X61Y27         LUT3 (Prop_lut3_I1_O)        0.124    12.692 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry_i_5__0/O
                         net (fo=1, routed)           0.000    12.692    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry_i_5__0_n_4
    SLICE_X61Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.242 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.242    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry_n_4
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.356 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.356    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__0_n_4
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.470    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__1_n_4
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.584    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__2_n_4
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.698    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__3_n_4
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.812    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__4_n_4
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.051 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__5/O[2]
                         net (fo=3, routed)           0.333    14.383    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Aktueller_Wert__0[26]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.302    14.685 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_i_41__2/O
                         net (fo=1, routed)           0.580    15.266    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_i_41__2_n_4
    SLICE_X64Y31         LUT6 (Prop_lut6_I1_O)        0.124    15.390 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_i_34/O
                         net (fo=1, routed)           0.607    15.997    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_i_34_n_4
    SLICE_X64Y30         LUT6 (Prop_lut6_I5_O)        0.124    16.121 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_i_7/O
                         net (fo=1, routed)           0.634    16.755    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_i_7_n_4
    SLICE_X65Y29         LUT6 (Prop_lut6_I5_O)        0.124    16.879 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_i_1/O
                         net (fo=1, routed)           0.000    16.879    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/CntTC
    SLICE_X65Y29         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.508    18.532    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/CLK
    SLICE_X65Y29         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_reg/C
                         clock pessimism              0.563    19.094    
                         clock uncertainty           -0.264    18.831    
    SLICE_X65Y29         FDRE (Setup_fdre_C_D)        0.029    18.860    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_reg
  -------------------------------------------------------------------
                         required time                         18.860    
                         arrival time                         -16.879    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             2.405ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.CntTC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.351ns  (logic 4.906ns (28.276%)  route 12.445ns (71.724%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 18.457 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.599    10.658    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/M_SYS_ACK_DMA
    SLICE_X41Y24         LUT6 (Prop_lut6_I0_O)        0.124    10.782 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/FSM_sequential_Steuerwerk.Zustand[2]_i_2__1/O
                         net (fo=12, routed)          0.493    11.275    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/state_reg[0]_1
    SLICE_X44Y22         LUT5 (Prop_lut5_I2_O)        0.124    11.399 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry_i_2__1/O
                         net (fo=3, routed)           0.668    12.066    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CntEn
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124    12.190 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.190    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry_i_6__1_n_4
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.722 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.722    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry_n_4
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.836 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.836    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__0_n_4
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.950 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.009    12.959    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__1_n_4
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.073 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.073    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__2_n_4
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.187 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.187    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__3_n_4
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.301 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.301    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__4_n_4
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.635 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__5/O[1]
                         net (fo=3, routed)           0.536    14.171    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Aktueller_Wert__0[25]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.303    14.474 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.CntTC_i_23__2/O
                         net (fo=1, routed)           0.769    15.244    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.CntTC_i_23__2_n_4
    SLICE_X44Y25         LUT4 (Prop_lut4_I3_O)        0.124    15.368 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.CntTC_i_5__2/O
                         net (fo=1, routed)           0.936    16.304    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.CntTC_i_5__2_n_4
    SLICE_X46Y26         LUT6 (Prop_lut6_I3_O)        0.124    16.428 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.CntTC_i_1__2/O
                         net (fo=1, routed)           0.000    16.428    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CntTC
    SLICE_X46Y26         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.CntTC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.433    18.457    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CLK
    SLICE_X46Y26         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.CntTC_reg/C
                         clock pessimism              0.563    19.019    
                         clock uncertainty           -0.264    18.756    
    SLICE_X46Y26         FDRE (Setup_fdre_C_D)        0.077    18.833    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.CntTC_reg
  -------------------------------------------------------------------
                         required time                         18.833    
                         arrival time                         -16.428    
  -------------------------------------------------------------------
                         slack                                  2.405    

Slack (MET) :             2.478ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.283ns  (logic 4.668ns (27.009%)  route 12.615ns (72.991%))
  Logic Levels:           25  (CARRY4=7 LUT2=1 LUT3=1 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 18.462 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.483    10.542    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter1/M_SYS_ACK_DMA
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.124    10.666 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter1/FSM_sequential_Steuerwerk.Zustand[2]_i_2__3/O
                         net (fo=13, routed)          0.608    11.274    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/state_reg[0]_0
    SLICE_X51Y21         LUT5 (Prop_lut5_I2_O)        0.124    11.398 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry_i_2__0/O
                         net (fo=3, routed)           0.633    12.031    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/CntEn
    SLICE_X52Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.435 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.435    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry_n_4
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.552 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.552    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry__0_n_4
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.669 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.669    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry__1_n_4
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.786 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.009    12.795    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry__2_n_4
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.912 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.912    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry__3_n_4
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.235 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry__4/O[1]
                         net (fo=3, routed)           0.626    13.861    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Aktueller_Wert__0[21]
    SLICE_X50Y24         LUT6 (Prop_lut6_I5_O)        0.306    14.167 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_i_35__1/O
                         net (fo=1, routed)           0.432    14.599    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_i_35__1_n_4
    SLICE_X50Y23         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_i_24__0/O
                         net (fo=1, routed)           0.607    15.330    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_i_24__0_n_4
    SLICE_X50Y22         LUT6 (Prop_lut6_I0_O)        0.124    15.454 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_i_6__0/O
                         net (fo=1, routed)           0.782    16.236    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_i_6__0_n_4
    SLICE_X50Y27         LUT6 (Prop_lut6_I4_O)        0.124    16.360 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_i_1__0/O
                         net (fo=1, routed)           0.000    16.360    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/CntTC
    SLICE_X50Y27         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.438    18.462    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/CLK
    SLICE_X50Y27         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_reg/C
                         clock pessimism              0.563    19.024    
                         clock uncertainty           -0.264    18.761    
    SLICE_X50Y27         FDRE (Setup_fdre_C_D)        0.077    18.838    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_reg
  -------------------------------------------------------------------
                         required time                         18.838    
                         arrival time                         -16.360    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.155ns  (logic 5.320ns (31.011%)  route 11.835ns (68.989%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT5=6 LUT6=7)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 18.535 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.834    10.893    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/M_SYS_ACK_DMA
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.017 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/FSM_sequential_Steuerwerk.Zustand[2]_i_2__0/O
                         net (fo=12, routed)          0.810    11.827    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/state_reg[0]_0
    SLICE_X57Y26         LUT5 (Prop_lut5_I2_O)        0.124    11.951 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_2__2/O
                         net (fo=3, routed)           0.403    12.353    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CntEn
    SLICE_X59Y26         LUT3 (Prop_lut3_I1_O)        0.124    12.477 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2/O
                         net (fo=1, routed)           0.000    12.477    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2_n_4
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.901 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry/O[1]
                         net (fo=3, routed)           0.678    13.579    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Aktueller_Wert__0[1]
    SLICE_X57Y26         LUT6 (Prop_lut6_I1_O)        0.303    13.882 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2/O
                         net (fo=1, routed)           0.676    14.559    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2_n_4
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.215 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    15.215    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_n_4
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.329 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.329    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0_n_4
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.443 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.443    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1_n_4
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.557 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.557    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2_n_4
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.671 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.671    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3_n_4
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.785 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.785    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4_n_4
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.899 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.899    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__5_n_4
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.233 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000    16.233    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp[30]
    SLICE_X58Y33         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.511    18.535    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CLK
    SLICE_X58Y33         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[30]/C
                         clock pessimism              0.563    19.097    
                         clock uncertainty           -0.264    18.834    
    SLICE_X58Y33         FDRE (Setup_fdre_C_D)        0.062    18.896    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[30]
  -------------------------------------------------------------------
                         required time                         18.896    
                         arrival time                         -16.233    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.751ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.Tra_Anzahl_Stand_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.113ns  (logic 5.308ns (31.017%)  route 11.805ns (68.983%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT5=6 LUT6=7)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 18.534 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.733    10.791    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter1/M_SYS_ACK_DMA
    SLICE_X40Y28         LUT6 (Prop_lut6_I1_O)        0.124    10.915 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter1/FSM_sequential_Steuerwerk.Zustand[2]_i_2__2/O
                         net (fo=12, routed)          1.209    12.125    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/state_reg[0]_0
    SLICE_X63Y27         LUT5 (Prop_lut5_I2_O)        0.124    12.249 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry_i_2/O
                         net (fo=3, routed)           0.322    12.571    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/CntEn
    SLICE_X61Y27         LUT3 (Prop_lut3_I1_O)        0.124    12.695 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.695    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry_i_6__0_n_4
    SLICE_X61Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.119 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry/O[1]
                         net (fo=3, routed)           0.461    13.580    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Aktueller_Wert__0[1]
    SLICE_X62Y26         LUT6 (Prop_lut6_I1_O)        0.303    13.883 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.646    14.529    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry_i_5_n_4
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.166 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    15.166    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry_n_4
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.283 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.283    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__0_n_4
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.400 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.400    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__1_n_4
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.517 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.517    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__2_n_4
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.634 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.634    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__3_n_4
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.751 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.751    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__4_n_4
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.868 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.868    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__5_n_4
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.191 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000    16.191    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp[30]
    SLICE_X60Y32         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.Tra_Anzahl_Stand_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.510    18.534    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/CLK
    SLICE_X60Y32         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.Tra_Anzahl_Stand_i_reg[30]/C
                         clock pessimism              0.563    19.096    
                         clock uncertainty           -0.264    18.833    
    SLICE_X60Y32         FDRE (Setup_fdre_C_D)        0.109    18.942    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.Tra_Anzahl_Stand_i_reg[30]
  -------------------------------------------------------------------
                         required time                         18.942    
                         arrival time                         -16.191    
  -------------------------------------------------------------------
                         slack                                  2.751    

Slack (MET) :             2.758ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.060ns  (logic 5.225ns (30.627%)  route 11.835ns (69.373%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT5=6 LUT6=7)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 18.535 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.834    10.893    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/M_SYS_ACK_DMA
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.017 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/FSM_sequential_Steuerwerk.Zustand[2]_i_2__0/O
                         net (fo=12, routed)          0.810    11.827    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/state_reg[0]_0
    SLICE_X57Y26         LUT5 (Prop_lut5_I2_O)        0.124    11.951 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_2__2/O
                         net (fo=3, routed)           0.403    12.353    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CntEn
    SLICE_X59Y26         LUT3 (Prop_lut3_I1_O)        0.124    12.477 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2/O
                         net (fo=1, routed)           0.000    12.477    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2_n_4
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.901 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry/O[1]
                         net (fo=3, routed)           0.678    13.579    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Aktueller_Wert__0[1]
    SLICE_X57Y26         LUT6 (Prop_lut6_I1_O)        0.303    13.882 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2/O
                         net (fo=1, routed)           0.676    14.559    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2_n_4
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.215 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    15.215    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_n_4
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.329 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.329    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0_n_4
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.443 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.443    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1_n_4
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.557 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.557    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2_n_4
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.671 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.671    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3_n_4
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.785 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.785    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4_n_4
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.899 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.899    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__5_n_4
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.138 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.000    16.138    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp[31]
    SLICE_X58Y33         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.511    18.535    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CLK
    SLICE_X58Y33         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[31]/C
                         clock pessimism              0.563    19.097    
                         clock uncertainty           -0.264    18.834    
    SLICE_X58Y33         FDRE (Setup_fdre_C_D)        0.062    18.896    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[31]
  -------------------------------------------------------------------
                         required time                         18.896    
                         arrival time                         -16.138    
  -------------------------------------------------------------------
                         slack                                  2.758    

Slack (MET) :             2.774ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.044ns  (logic 5.209ns (30.561%)  route 11.835ns (69.439%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT5=6 LUT6=7)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 18.535 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.834    10.893    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/M_SYS_ACK_DMA
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.017 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/FSM_sequential_Steuerwerk.Zustand[2]_i_2__0/O
                         net (fo=12, routed)          0.810    11.827    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/state_reg[0]_0
    SLICE_X57Y26         LUT5 (Prop_lut5_I2_O)        0.124    11.951 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_2__2/O
                         net (fo=3, routed)           0.403    12.353    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CntEn
    SLICE_X59Y26         LUT3 (Prop_lut3_I1_O)        0.124    12.477 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2/O
                         net (fo=1, routed)           0.000    12.477    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2_n_4
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.901 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry/O[1]
                         net (fo=3, routed)           0.678    13.579    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Aktueller_Wert__0[1]
    SLICE_X57Y26         LUT6 (Prop_lut6_I1_O)        0.303    13.882 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2/O
                         net (fo=1, routed)           0.676    14.559    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2_n_4
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.215 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    15.215    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_n_4
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.329 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.329    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0_n_4
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.443 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.443    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1_n_4
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.557 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.557    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2_n_4
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.671 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.671    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3_n_4
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.785 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.785    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4_n_4
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.899 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.899    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__5_n_4
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.122 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__6/O[0]
                         net (fo=1, routed)           0.000    16.122    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp[29]
    SLICE_X58Y33         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.511    18.535    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CLK
    SLICE_X58Y33         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[29]/C
                         clock pessimism              0.563    19.097    
                         clock uncertainty           -0.264    18.834    
    SLICE_X58Y33         FDRE (Setup_fdre_C_D)        0.062    18.896    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[29]
  -------------------------------------------------------------------
                         required time                         18.896    
                         arrival time                         -16.122    
  -------------------------------------------------------------------
                         slack                                  2.774    

Slack (MET) :             2.776ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.041ns  (logic 5.206ns (30.549%)  route 11.835ns (69.451%))
  Logic Levels:           25  (CARRY4=9 LUT2=1 LUT3=2 LUT5=6 LUT6=7)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 18.534 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.834    10.893    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/M_SYS_ACK_DMA
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.017 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/FSM_sequential_Steuerwerk.Zustand[2]_i_2__0/O
                         net (fo=12, routed)          0.810    11.827    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/state_reg[0]_0
    SLICE_X57Y26         LUT5 (Prop_lut5_I2_O)        0.124    11.951 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_2__2/O
                         net (fo=3, routed)           0.403    12.353    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CntEn
    SLICE_X59Y26         LUT3 (Prop_lut3_I1_O)        0.124    12.477 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2/O
                         net (fo=1, routed)           0.000    12.477    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2_n_4
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.901 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry/O[1]
                         net (fo=3, routed)           0.678    13.579    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Aktueller_Wert__0[1]
    SLICE_X57Y26         LUT6 (Prop_lut6_I1_O)        0.303    13.882 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2/O
                         net (fo=1, routed)           0.676    14.559    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2_n_4
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.215 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    15.215    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_n_4
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.329 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.329    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0_n_4
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.443 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.443    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1_n_4
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.557 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.557    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2_n_4
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.671 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.671    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3_n_4
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.785 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.785    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4_n_4
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.119 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.000    16.119    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp[26]
    SLICE_X58Y32         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.510    18.534    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CLK
    SLICE_X58Y32         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[26]/C
                         clock pessimism              0.563    19.096    
                         clock uncertainty           -0.264    18.833    
    SLICE_X58Y32         FDRE (Setup_fdre_C_D)        0.062    18.895    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[26]
  -------------------------------------------------------------------
                         required time                         18.895    
                         arrival time                         -16.119    
  -------------------------------------------------------------------
                         slack                                  2.776    

Slack (MET) :             2.797ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@19.999ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.020ns  (logic 5.185ns (30.464%)  route 11.835ns (69.536%))
  Logic Levels:           25  (CARRY4=9 LUT2=1 LUT3=2 LUT5=6 LUT6=7)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 18.534 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.834    10.893    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/M_SYS_ACK_DMA
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.017 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/FSM_sequential_Steuerwerk.Zustand[2]_i_2__0/O
                         net (fo=12, routed)          0.810    11.827    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/state_reg[0]_0
    SLICE_X57Y26         LUT5 (Prop_lut5_I2_O)        0.124    11.951 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_2__2/O
                         net (fo=3, routed)           0.403    12.353    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CntEn
    SLICE_X59Y26         LUT3 (Prop_lut3_I1_O)        0.124    12.477 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2/O
                         net (fo=1, routed)           0.000    12.477    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2_n_4
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.901 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry/O[1]
                         net (fo=3, routed)           0.678    13.579    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Aktueller_Wert__0[1]
    SLICE_X57Y26         LUT6 (Prop_lut6_I1_O)        0.303    13.882 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2/O
                         net (fo=1, routed)           0.676    14.559    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2_n_4
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.215 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    15.215    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_n_4
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.329 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.329    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0_n_4
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.443 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.443    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1_n_4
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.557 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.557    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2_n_4
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.671 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.671    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3_n_4
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.785 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.785    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4_n_4
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.098 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__5/O[3]
                         net (fo=1, routed)           0.000    16.098    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp[28]
    SLICE_X58Y32         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     19.999    19.999 r  
    L17                                               0.000    19.999 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    19.999    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.345 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.932    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.023 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.510    18.534    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CLK
    SLICE_X58Y32         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[28]/C
                         clock pessimism              0.563    19.096    
                         clock uncertainty           -0.264    18.833    
    SLICE_X58Y32         FDRE (Setup_fdre_C_D)        0.062    18.895    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[28]
  -------------------------------------------------------------------
                         required time                         18.895    
                         arrival time                         -16.098    
  -------------------------------------------------------------------
                         slack                                  2.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[2]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.252ns (63.719%)  route 0.143ns (36.281%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.557    -0.607    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/CLK
    SLICE_X45Y31         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[2]__0/Q
                         net (fo=1, routed)           0.143    -0.322    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[2]__0_n_4
    SLICE_X44Y31         LUT4 (Prop_lut4_I3_O)        0.045    -0.277 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse[0]__0_i_7__1/O
                         net (fo=1, routed)           0.000    -0.277    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse[0]__0_i_7__1_n_4
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.211 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[0]__0_i_2__0/O[2]
                         net (fo=1, routed)           0.000    -0.211    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[0]__0_i_2__0_n_9
    SLICE_X44Y31         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.825    -0.846    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/CLK
    SLICE_X44Y31         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[2]__0/C
                         clock pessimism              0.252    -0.594    
                         clock uncertainty            0.264    -0.330    
    SLICE_X44Y31         FDRE (Hold_fdre_C_D)         0.105    -0.225    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[2]__0
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[14]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[14]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.252ns (63.719%)  route 0.143ns (36.281%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.560    -0.604    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/CLK
    SLICE_X45Y34         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[14]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[14]__0/Q
                         net (fo=1, routed)           0.143    -0.319    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[14]__0_n_4
    SLICE_X44Y34         LUT3 (Prop_lut3_I0_O)        0.045    -0.274 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse[12]__0_i_3__1/O
                         net (fo=1, routed)           0.000    -0.274    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse[12]__0_i_3__1_n_4
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.208 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[12]__0_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.208    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[12]__0_i_1__0_n_9
    SLICE_X44Y34         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[14]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.828    -0.843    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/CLK
    SLICE_X44Y34         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[14]__0/C
                         clock pessimism              0.252    -0.591    
                         clock uncertainty            0.264    -0.327    
    SLICE_X44Y34         FDRE (Hold_fdre_C_D)         0.105    -0.222    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[14]__0
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[27]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[27]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.249ns (62.549%)  route 0.149ns (37.451%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.562    -0.602    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/CLK
    SLICE_X45Y38         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[27]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[27]__0/Q
                         net (fo=1, routed)           0.149    -0.312    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[27]__0_n_4
    SLICE_X44Y37         LUT3 (Prop_lut3_I0_O)        0.045    -0.267 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse[24]__0_i_2__1/O
                         net (fo=1, routed)           0.000    -0.267    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse[24]__0_i_2__1_n_4
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.204 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[24]__0_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.204    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[24]__0_i_1__0_n_8
    SLICE_X44Y37         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[27]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.830    -0.841    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/CLK
    SLICE_X44Y37         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[27]__0/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.264    -0.324    
    SLICE_X44Y37         FDRE (Hold_fdre_C_D)         0.105    -0.219    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[27]__0
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.AnfangsAdresse_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Aktuelle_Adresse_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.249ns (62.549%)  route 0.149ns (37.451%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.561    -0.603    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CLK
    SLICE_X49Y33         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.AnfangsAdresse_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.AnfangsAdresse_reg[3]/Q
                         net (fo=1, routed)           0.149    -0.313    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/AnfangsAdresse[3]
    SLICE_X48Y32         LUT3 (Prop_lut3_I0_O)        0.045    -0.268 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Aktuelle_Adresse[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Aktuelle_Adresse[0]_i_8_n_4
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.205 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Aktuelle_Adresse_reg[0]_i_2__2/O[3]
                         net (fo=1, routed)           0.000    -0.205    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Aktuelle_Adresse_reg[0]_i_2__2_n_8
    SLICE_X48Y32         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Aktuelle_Adresse_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.828    -0.843    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CLK
    SLICE_X48Y32         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Aktuelle_Adresse_reg[3]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.264    -0.326    
    SLICE_X48Y32         FDRE (Hold_fdre_C_D)         0.105    -0.221    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Aktuelle_Adresse_reg[3]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.251ns (62.737%)  route 0.149ns (37.263%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.556    -0.608    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CLK
    SLICE_X49Y27         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[22]/Q
                         net (fo=3, routed)           0.149    -0.318    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg_n_4_[22]
    SLICE_X48Y27         LUT6 (Prop_lut6_I3_O)        0.045    -0.273 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    -0.273    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__4_i_3__1_n_4
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.208 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__4/O[1]
                         net (fo=1, routed)           0.000    -0.208    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp[22]
    SLICE_X48Y27         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.823    -0.848    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CLK
    SLICE_X48Y27         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[22]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.264    -0.331    
    SLICE_X48Y27         FDRE (Hold_fdre_C_D)         0.105    -0.226    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[22]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.251ns (62.727%)  route 0.149ns (37.273%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.553    -0.611    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CLK
    SLICE_X49Y25         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[14]/Q
                         net (fo=3, routed)           0.149    -0.321    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg_n_4_[14]
    SLICE_X48Y25         LUT6 (Prop_lut6_I3_O)        0.045    -0.276 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__2_i_3__1/O
                         net (fo=1, routed)           0.000    -0.276    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__2_i_3__1_n_4
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.211 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__2/O[1]
                         net (fo=1, routed)           0.000    -0.211    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp[14]
    SLICE_X48Y25         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.820    -0.851    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CLK
    SLICE_X48Y25         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[14]/C
                         clock pessimism              0.253    -0.598    
                         clock uncertainty            0.264    -0.334    
    SLICE_X48Y25         FDRE (Hold_fdre_C_D)         0.105    -0.229    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[14]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.251ns (62.727%)  route 0.149ns (37.273%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.554    -0.610    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CLK
    SLICE_X49Y26         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[18]/Q
                         net (fo=3, routed)           0.149    -0.320    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg_n_4_[18]
    SLICE_X48Y26         LUT6 (Prop_lut6_I3_O)        0.045    -0.275 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__3_i_3__1/O
                         net (fo=1, routed)           0.000    -0.275    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__3_i_3__1_n_4
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.210 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__3/O[1]
                         net (fo=1, routed)           0.000    -0.210    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp[18]
    SLICE_X48Y26         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.821    -0.850    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CLK
    SLICE_X48Y26         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[18]/C
                         clock pessimism              0.253    -0.597    
                         clock uncertainty            0.264    -0.333    
    SLICE_X48Y26         FDRE (Hold_fdre_C_D)         0.105    -0.228    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[18]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.251ns (62.727%)  route 0.149ns (37.273%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.554    -0.610    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CLK
    SLICE_X49Y23         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[6]/Q
                         net (fo=3, routed)           0.149    -0.320    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg_n_4_[6]
    SLICE_X48Y23         LUT6 (Prop_lut6_I3_O)        0.045    -0.275 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    -0.275    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__0_i_3__1_n_4
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.210 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.210    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp[6]
    SLICE_X48Y23         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.821    -0.850    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CLK
    SLICE_X48Y23         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[6]/C
                         clock pessimism              0.253    -0.597    
                         clock uncertainty            0.264    -0.333    
    SLICE_X48Y23         FDRE (Hold_fdre_C_D)         0.105    -0.228    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.652%)  route 0.441ns (70.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.593    -0.571    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X62Y11         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[16]/Q
                         net (fo=4, routed)           0.175    -0.255    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/rt[0]
    SLICE_X60Y11         LUT6 (Prop_lut6_I5_O)        0.045    -0.210 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5_i_16/O
                         net (fo=192, routed)         0.266     0.056    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X60Y12         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.860    -0.811    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/WCLK
    SLICE_X60Y12         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/RAMA/CLK
                         clock pessimism              0.273    -0.538    
                         clock uncertainty            0.264    -0.274    
    SLICE_X60Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.036    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.652%)  route 0.441ns (70.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.593    -0.571    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X62Y11         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[16]/Q
                         net (fo=4, routed)           0.175    -0.255    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/rt[0]
    SLICE_X60Y11         LUT6 (Prop_lut6_I5_O)        0.045    -0.210 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5_i_16/O
                         net (fo=192, routed)         0.266     0.056    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X60Y12         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.860    -0.811    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/WCLK
    SLICE_X60Y12         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.273    -0.538    
                         clock uncertainty            0.264    -0.274    
    SLICE_X60Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.036    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.021    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.CntTC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.833ns  (logic 4.906ns (27.511%)  route 12.927ns (72.489%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 18.466 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.834    10.893    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/M_SYS_ACK_DMA
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.017 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/FSM_sequential_Steuerwerk.Zustand[2]_i_2__0/O
                         net (fo=12, routed)          0.810    11.827    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/state_reg[0]_0
    SLICE_X57Y26         LUT5 (Prop_lut5_I2_O)        0.124    11.951 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_2__2/O
                         net (fo=3, routed)           0.400    12.350    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CntEn
    SLICE_X59Y26         LUT3 (Prop_lut3_I1_O)        0.124    12.474 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_5__2/O
                         net (fo=1, routed)           0.000    12.474    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_5__2_n_4
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.024 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.024    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_n_4
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.138 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.138    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__0_n_4
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.252 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.252    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__1_n_4
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.366 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.366    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__2_n_4
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.480 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.480    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__3_n_4
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.594 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.594    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__4_n_4
    SLICE_X59Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.907 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry__5/O[3]
                         net (fo=3, routed)           0.673    14.581    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Aktueller_Wert__0[27]
    SLICE_X57Y32         LUT6 (Prop_lut6_I1_O)        0.306    14.887 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.CntTC_i_13__1/O
                         net (fo=1, routed)           0.835    15.722    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.CntTC_i_13__1_n_4
    SLICE_X57Y26         LUT4 (Prop_lut4_I1_O)        0.124    15.846 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.CntTC_i_3__1/O
                         net (fo=1, routed)           0.940    16.786    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.CntTC_i_3__1_n_4
    SLICE_X57Y29         LUT6 (Prop_lut6_I1_O)        0.124    16.910 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.CntTC_i_1__1/O
                         net (fo=1, routed)           0.000    16.910    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CntTC
    SLICE_X57Y29         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.CntTC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.442    18.466    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CLK
    SLICE_X57Y29         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.CntTC_reg/C
                         clock pessimism              0.563    19.029    
                         clock uncertainty           -0.264    18.766    
    SLICE_X57Y29         FDRE (Setup_fdre_C_D)        0.029    18.795    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.CntTC_reg
  -------------------------------------------------------------------
                         required time                         18.795    
                         arrival time                         -16.910    
  -------------------------------------------------------------------
                         slack                                  1.884    

Slack (MET) :             1.982ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.802ns  (logic 4.952ns (27.817%)  route 12.850ns (72.183%))
  Logic Levels:           27  (CARRY4=8 LUT2=1 LUT3=2 LUT5=6 LUT6=10)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 18.532 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.733    10.791    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter1/M_SYS_ACK_DMA
    SLICE_X40Y28         LUT6 (Prop_lut6_I1_O)        0.124    10.915 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter1/FSM_sequential_Steuerwerk.Zustand[2]_i_2__2/O
                         net (fo=12, routed)          1.209    12.125    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/state_reg[0]_0
    SLICE_X63Y27         LUT5 (Prop_lut5_I2_O)        0.124    12.249 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry_i_2/O
                         net (fo=3, routed)           0.319    12.568    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/CntEn
    SLICE_X61Y27         LUT3 (Prop_lut3_I1_O)        0.124    12.692 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry_i_5__0/O
                         net (fo=1, routed)           0.000    12.692    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry_i_5__0_n_4
    SLICE_X61Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.242 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.242    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry_n_4
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.356 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.356    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__0_n_4
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.470 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.470    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__1_n_4
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.584 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.584    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__2_n_4
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.698 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.698    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__3_n_4
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.812    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__4_n_4
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.051 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry__5/O[2]
                         net (fo=3, routed)           0.333    14.383    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Aktueller_Wert__0[26]
    SLICE_X63Y33         LUT6 (Prop_lut6_I5_O)        0.302    14.685 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_i_41__2/O
                         net (fo=1, routed)           0.580    15.266    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_i_41__2_n_4
    SLICE_X64Y31         LUT6 (Prop_lut6_I1_O)        0.124    15.390 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_i_34/O
                         net (fo=1, routed)           0.607    15.997    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_i_34_n_4
    SLICE_X64Y30         LUT6 (Prop_lut6_I5_O)        0.124    16.121 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_i_7/O
                         net (fo=1, routed)           0.634    16.755    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_i_7_n_4
    SLICE_X65Y29         LUT6 (Prop_lut6_I5_O)        0.124    16.879 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_i_1/O
                         net (fo=1, routed)           0.000    16.879    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/CntTC
    SLICE_X65Y29         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.508    18.532    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/CLK
    SLICE_X65Y29         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_reg/C
                         clock pessimism              0.563    19.095    
                         clock uncertainty           -0.264    18.832    
    SLICE_X65Y29         FDRE (Setup_fdre_C_D)        0.029    18.861    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.CntTC_reg
  -------------------------------------------------------------------
                         required time                         18.861    
                         arrival time                         -16.879    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             2.406ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.CntTC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.351ns  (logic 4.906ns (28.276%)  route 12.445ns (71.724%))
  Logic Levels:           26  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=6 LUT6=8)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 18.457 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.599    10.658    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/M_SYS_ACK_DMA
    SLICE_X41Y24         LUT6 (Prop_lut6_I0_O)        0.124    10.782 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/FSM_sequential_Steuerwerk.Zustand[2]_i_2__1/O
                         net (fo=12, routed)          0.493    11.275    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/state_reg[0]_1
    SLICE_X44Y22         LUT5 (Prop_lut5_I2_O)        0.124    11.399 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry_i_2__1/O
                         net (fo=3, routed)           0.668    12.066    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CntEn
    SLICE_X45Y22         LUT3 (Prop_lut3_I1_O)        0.124    12.190 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.190    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry_i_6__1_n_4
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.722 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.722    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry_n_4
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.836 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.836    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__0_n_4
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.950 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.009    12.959    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__1_n_4
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.073 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.073    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__2_n_4
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.187 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.187    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__3_n_4
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.301 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.301    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__4_n_4
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.635 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/minusOp_carry__5/O[1]
                         net (fo=3, routed)           0.536    14.171    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Aktueller_Wert__0[25]
    SLICE_X44Y28         LUT6 (Prop_lut6_I1_O)        0.303    14.474 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.CntTC_i_23__2/O
                         net (fo=1, routed)           0.769    15.244    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.CntTC_i_23__2_n_4
    SLICE_X44Y25         LUT4 (Prop_lut4_I3_O)        0.124    15.368 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.CntTC_i_5__2/O
                         net (fo=1, routed)           0.936    16.304    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.CntTC_i_5__2_n_4
    SLICE_X46Y26         LUT6 (Prop_lut6_I3_O)        0.124    16.428 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.CntTC_i_1__2/O
                         net (fo=1, routed)           0.000    16.428    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CntTC
    SLICE_X46Y26         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.CntTC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.433    18.457    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CLK
    SLICE_X46Y26         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.CntTC_reg/C
                         clock pessimism              0.563    19.020    
                         clock uncertainty           -0.264    18.757    
    SLICE_X46Y26         FDRE (Setup_fdre_C_D)        0.077    18.834    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.CntTC_reg
  -------------------------------------------------------------------
                         required time                         18.834    
                         arrival time                         -16.428    
  -------------------------------------------------------------------
                         slack                                  2.406    

Slack (MET) :             2.478ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.283ns  (logic 4.668ns (27.009%)  route 12.615ns (72.991%))
  Logic Levels:           25  (CARRY4=7 LUT2=1 LUT3=1 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 18.462 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.483    10.542    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter1/M_SYS_ACK_DMA
    SLICE_X42Y21         LUT6 (Prop_lut6_I1_O)        0.124    10.666 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter1/FSM_sequential_Steuerwerk.Zustand[2]_i_2__3/O
                         net (fo=13, routed)          0.608    11.274    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/state_reg[0]_0
    SLICE_X51Y21         LUT5 (Prop_lut5_I2_O)        0.124    11.398 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry_i_2__0/O
                         net (fo=3, routed)           0.633    12.031    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/CntEn
    SLICE_X52Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.435 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    12.435    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry_n_4
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.552 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.552    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry__0_n_4
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.669 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.669    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry__1_n_4
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.786 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.009    12.795    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry__2_n_4
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.912 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.912    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry__3_n_4
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.235 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/minusOp_carry__4/O[1]
                         net (fo=3, routed)           0.626    13.861    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Aktueller_Wert__0[21]
    SLICE_X50Y24         LUT6 (Prop_lut6_I5_O)        0.306    14.167 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_i_35__1/O
                         net (fo=1, routed)           0.432    14.599    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_i_35__1_n_4
    SLICE_X50Y23         LUT6 (Prop_lut6_I1_O)        0.124    14.723 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_i_24__0/O
                         net (fo=1, routed)           0.607    15.330    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_i_24__0_n_4
    SLICE_X50Y22         LUT6 (Prop_lut6_I0_O)        0.124    15.454 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_i_6__0/O
                         net (fo=1, routed)           0.782    16.236    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_i_6__0_n_4
    SLICE_X50Y27         LUT6 (Prop_lut6_I4_O)        0.124    16.360 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_i_1__0/O
                         net (fo=1, routed)           0.000    16.360    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/CntTC
    SLICE_X50Y27         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.438    18.462    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/CLK
    SLICE_X50Y27         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_reg/C
                         clock pessimism              0.563    19.025    
                         clock uncertainty           -0.264    18.762    
    SLICE_X50Y27         FDRE (Setup_fdre_C_D)        0.077    18.839    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.CntTC_reg
  -------------------------------------------------------------------
                         required time                         18.839    
                         arrival time                         -16.360    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             2.664ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.155ns  (logic 5.320ns (31.011%)  route 11.835ns (68.989%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT5=6 LUT6=7)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 18.535 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.834    10.893    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/M_SYS_ACK_DMA
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.017 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/FSM_sequential_Steuerwerk.Zustand[2]_i_2__0/O
                         net (fo=12, routed)          0.810    11.827    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/state_reg[0]_0
    SLICE_X57Y26         LUT5 (Prop_lut5_I2_O)        0.124    11.951 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_2__2/O
                         net (fo=3, routed)           0.403    12.353    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CntEn
    SLICE_X59Y26         LUT3 (Prop_lut3_I1_O)        0.124    12.477 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2/O
                         net (fo=1, routed)           0.000    12.477    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2_n_4
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.901 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry/O[1]
                         net (fo=3, routed)           0.678    13.579    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Aktueller_Wert__0[1]
    SLICE_X57Y26         LUT6 (Prop_lut6_I1_O)        0.303    13.882 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2/O
                         net (fo=1, routed)           0.676    14.559    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2_n_4
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.215 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    15.215    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_n_4
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.329 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.329    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0_n_4
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.443 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.443    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1_n_4
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.557 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.557    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2_n_4
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.671 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.671    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3_n_4
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.785 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.785    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4_n_4
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.899 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.899    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__5_n_4
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.233 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000    16.233    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp[30]
    SLICE_X58Y33         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.511    18.535    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CLK
    SLICE_X58Y33         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[30]/C
                         clock pessimism              0.563    19.098    
                         clock uncertainty           -0.264    18.835    
    SLICE_X58Y33         FDRE (Setup_fdre_C_D)        0.062    18.897    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[30]
  -------------------------------------------------------------------
                         required time                         18.897    
                         arrival time                         -16.233    
  -------------------------------------------------------------------
                         slack                                  2.664    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.Tra_Anzahl_Stand_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.113ns  (logic 5.308ns (31.017%)  route 11.805ns (68.983%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT5=6 LUT6=7)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 18.534 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.733    10.791    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter1/M_SYS_ACK_DMA
    SLICE_X40Y28         LUT6 (Prop_lut6_I1_O)        0.124    10.915 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter1/FSM_sequential_Steuerwerk.Zustand[2]_i_2__2/O
                         net (fo=12, routed)          1.209    12.125    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/state_reg[0]_0
    SLICE_X63Y27         LUT5 (Prop_lut5_I2_O)        0.124    12.249 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry_i_2/O
                         net (fo=3, routed)           0.322    12.571    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/CntEn
    SLICE_X61Y27         LUT3 (Prop_lut3_I1_O)        0.124    12.695 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.695    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry_i_6__0_n_4
    SLICE_X61Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    13.119 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/minusOp_carry/O[1]
                         net (fo=3, routed)           0.461    13.580    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Aktueller_Wert__0[1]
    SLICE_X62Y26         LUT6 (Prop_lut6_I1_O)        0.303    13.883 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.646    14.529    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry_i_5_n_4
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.166 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    15.166    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry_n_4
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.283 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.283    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__0_n_4
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.400 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.400    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__1_n_4
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.517 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.517    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__2_n_4
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.634 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.634    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__3_n_4
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.751 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.751    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__4_n_4
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.868 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.868    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__5_n_4
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.191 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000    16.191    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/plusOp[30]
    SLICE_X60Y32         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.Tra_Anzahl_Stand_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.510    18.534    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/CLK
    SLICE_X60Y32         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.Tra_Anzahl_Stand_i_reg[30]/C
                         clock pessimism              0.563    19.097    
                         clock uncertainty           -0.264    18.834    
    SLICE_X60Y32         FDRE (Setup_fdre_C_D)        0.109    18.943    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal1/Rechenwerk.Tra_Anzahl_Stand_i_reg[30]
  -------------------------------------------------------------------
                         required time                         18.943    
                         arrival time                         -16.191    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             2.759ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.060ns  (logic 5.225ns (30.627%)  route 11.835ns (69.373%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT5=6 LUT6=7)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 18.535 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.834    10.893    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/M_SYS_ACK_DMA
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.017 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/FSM_sequential_Steuerwerk.Zustand[2]_i_2__0/O
                         net (fo=12, routed)          0.810    11.827    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/state_reg[0]_0
    SLICE_X57Y26         LUT5 (Prop_lut5_I2_O)        0.124    11.951 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_2__2/O
                         net (fo=3, routed)           0.403    12.353    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CntEn
    SLICE_X59Y26         LUT3 (Prop_lut3_I1_O)        0.124    12.477 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2/O
                         net (fo=1, routed)           0.000    12.477    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2_n_4
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.901 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry/O[1]
                         net (fo=3, routed)           0.678    13.579    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Aktueller_Wert__0[1]
    SLICE_X57Y26         LUT6 (Prop_lut6_I1_O)        0.303    13.882 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2/O
                         net (fo=1, routed)           0.676    14.559    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2_n_4
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.215 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    15.215    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_n_4
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.329 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.329    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0_n_4
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.443 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.443    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1_n_4
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.557 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.557    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2_n_4
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.671 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.671    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3_n_4
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.785 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.785    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4_n_4
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.899 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.899    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__5_n_4
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.138 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.000    16.138    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp[31]
    SLICE_X58Y33         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.511    18.535    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CLK
    SLICE_X58Y33         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[31]/C
                         clock pessimism              0.563    19.098    
                         clock uncertainty           -0.264    18.835    
    SLICE_X58Y33         FDRE (Setup_fdre_C_D)        0.062    18.897    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[31]
  -------------------------------------------------------------------
                         required time                         18.897    
                         arrival time                         -16.138    
  -------------------------------------------------------------------
                         slack                                  2.759    

Slack (MET) :             2.775ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.044ns  (logic 5.209ns (30.561%)  route 11.835ns (69.439%))
  Logic Levels:           26  (CARRY4=10 LUT2=1 LUT3=2 LUT5=6 LUT6=7)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 18.535 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.834    10.893    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/M_SYS_ACK_DMA
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.017 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/FSM_sequential_Steuerwerk.Zustand[2]_i_2__0/O
                         net (fo=12, routed)          0.810    11.827    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/state_reg[0]_0
    SLICE_X57Y26         LUT5 (Prop_lut5_I2_O)        0.124    11.951 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_2__2/O
                         net (fo=3, routed)           0.403    12.353    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CntEn
    SLICE_X59Y26         LUT3 (Prop_lut3_I1_O)        0.124    12.477 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2/O
                         net (fo=1, routed)           0.000    12.477    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2_n_4
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.901 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry/O[1]
                         net (fo=3, routed)           0.678    13.579    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Aktueller_Wert__0[1]
    SLICE_X57Y26         LUT6 (Prop_lut6_I1_O)        0.303    13.882 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2/O
                         net (fo=1, routed)           0.676    14.559    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2_n_4
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.215 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    15.215    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_n_4
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.329 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.329    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0_n_4
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.443 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.443    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1_n_4
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.557 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.557    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2_n_4
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.671 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.671    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3_n_4
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.785 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.785    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4_n_4
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.899 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.899    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__5_n_4
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.122 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__6/O[0]
                         net (fo=1, routed)           0.000    16.122    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp[29]
    SLICE_X58Y33         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.511    18.535    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CLK
    SLICE_X58Y33         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[29]/C
                         clock pessimism              0.563    19.098    
                         clock uncertainty           -0.264    18.835    
    SLICE_X58Y33         FDRE (Setup_fdre_C_D)        0.062    18.897    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[29]
  -------------------------------------------------------------------
                         required time                         18.897    
                         arrival time                         -16.122    
  -------------------------------------------------------------------
                         slack                                  2.775    

Slack (MET) :             2.777ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.041ns  (logic 5.206ns (30.549%)  route 11.835ns (69.451%))
  Logic Levels:           25  (CARRY4=9 LUT2=1 LUT3=2 LUT5=6 LUT6=7)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 18.534 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.834    10.893    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/M_SYS_ACK_DMA
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.017 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/FSM_sequential_Steuerwerk.Zustand[2]_i_2__0/O
                         net (fo=12, routed)          0.810    11.827    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/state_reg[0]_0
    SLICE_X57Y26         LUT5 (Prop_lut5_I2_O)        0.124    11.951 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_2__2/O
                         net (fo=3, routed)           0.403    12.353    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CntEn
    SLICE_X59Y26         LUT3 (Prop_lut3_I1_O)        0.124    12.477 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2/O
                         net (fo=1, routed)           0.000    12.477    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2_n_4
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.901 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry/O[1]
                         net (fo=3, routed)           0.678    13.579    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Aktueller_Wert__0[1]
    SLICE_X57Y26         LUT6 (Prop_lut6_I1_O)        0.303    13.882 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2/O
                         net (fo=1, routed)           0.676    14.559    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2_n_4
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.215 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    15.215    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_n_4
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.329 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.329    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0_n_4
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.443 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.443    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1_n_4
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.557 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.557    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2_n_4
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.671 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.671    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3_n_4
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.785 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.785    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4_n_4
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.119 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.000    16.119    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp[26]
    SLICE_X58Y32         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.510    18.534    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CLK
    SLICE_X58Y32         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[26]/C
                         clock pessimism              0.563    19.097    
                         clock uncertainty           -0.264    18.834    
    SLICE_X58Y32         FDRE (Setup_fdre_C_D)        0.062    18.896    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[26]
  -------------------------------------------------------------------
                         required time                         18.896    
                         arrival time                         -16.119    
  -------------------------------------------------------------------
                         slack                                  2.777    

Slack (MET) :             2.798ns  (required time - arrival time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.020ns  (logic 5.185ns (30.464%)  route 11.835ns (69.536%))
  Logic Levels:           25  (CARRY4=9 LUT2=1 LUT3=2 LUT5=6 LUT6=7)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 18.534 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.570    -0.923    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y7          FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg[0]/Q
                         net (fo=9, routed)           0.905     0.438    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.RDs_reg_n_4_[0]
    SLICE_X43Y10         LUT2 (Prop_lut2_I0_O)        0.124     0.562 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8/O
                         net (fo=1, routed)           0.000     0.562    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_8_n_4
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     0.986 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode_reg[2]_i_3/O[1]
                         net (fo=10, routed)          0.608     1.594    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/ADR_O_i0[1]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.303     1.897 f  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4/O
                         net (fo=63, routed)          0.734     2.632    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Coprocessor0.ExcCode[2]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.756 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4/O
                         net (fo=1, routed)           0.452     3.208    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4_n_4
    SLICE_X52Y4          LUT6 (Prop_lut6_I0_O)        0.124     3.332 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_2/O
                         net (fo=5, routed)           1.098     4.430    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/S1_STB_O
    SLICE_X46Y16         LUT5 (Prop_lut5_I3_O)        0.124     4.554 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/Rechenwerk.AnfangsAdresse[31]_i_12/O
                         net (fo=114, routed)         0.882     5.436    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/sel__1
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124     5.560 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction[31]_i_32/O
                         net (fo=2, routed)           0.575     6.135    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/M_SYS_ADR_CPU[29]
    SLICE_X42Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.259 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_85/O
                         net (fo=1, routed)           0.842     7.102    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/S_SYS_ADR[29]
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.226 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46/O
                         net (fo=4, routed)           0.634     7.860    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_46_n_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I0_O)        0.124     7.984 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16/O
                         net (fo=7, routed)           0.508     8.492    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/memory_reg_0_i_16_n_4
    SLICE_X46Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.616 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10/O
                         net (fo=2, routed)           0.602     9.218    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_10_n_4
    SLICE_X46Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.342 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/state[1]_i_4__0/O
                         net (fo=12, routed)          0.593     9.935    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state_reg[1]_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I4_O)        0.124    10.059 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/wb_arbiter/state[1]_i_2__0/O
                         net (fo=10, routed)          0.834    10.893    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/M_SYS_ACK_DMA
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.017 f  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Arbiters.Arbiter2/FSM_sequential_Steuerwerk.Zustand[2]_i_2__0/O
                         net (fo=12, routed)          0.810    11.827    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/state_reg[0]_0
    SLICE_X57Y26         LUT5 (Prop_lut5_I2_O)        0.124    11.951 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_2__2/O
                         net (fo=3, routed)           0.403    12.353    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CntEn
    SLICE_X59Y26         LUT3 (Prop_lut3_I1_O)        0.124    12.477 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2/O
                         net (fo=1, routed)           0.000    12.477    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry_i_6__2_n_4
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.901 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/minusOp_carry/O[1]
                         net (fo=3, routed)           0.678    13.579    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Aktueller_Wert__0[1]
    SLICE_X57Y26         LUT6 (Prop_lut6_I1_O)        0.303    13.882 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2/O
                         net (fo=1, routed)           0.676    14.559    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_i_5__2_n_4
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.215 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    15.215    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry_n_4
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.329 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.329    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__0_n_4
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.443 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.443    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__1_n_4
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.557 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.557    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__2_n_4
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.671 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    15.671    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__3_n_4
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.785 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    15.785    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__4_n_4
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.098 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp_carry__5/O[3]
                         net (fo=1, routed)           0.000    16.098    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/plusOp[28]
    SLICE_X58Y32         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L17                                               0.000    20.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    21.405 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    15.346 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.933    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.024 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        1.510    18.534    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CLK
    SLICE_X58Y32         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[28]/C
                         clock pessimism              0.563    19.097    
                         clock uncertainty           -0.264    18.834    
    SLICE_X58Y32         FDRE (Setup_fdre_C_D)        0.062    18.896    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Tra_Anzahl_Stand_i_reg[28]
  -------------------------------------------------------------------
                         required time                         18.896    
                         arrival time                         -16.098    
  -------------------------------------------------------------------
                         slack                                  2.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[2]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.252ns (63.719%)  route 0.143ns (36.281%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.557    -0.607    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/CLK
    SLICE_X45Y31         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[2]__0/Q
                         net (fo=1, routed)           0.143    -0.322    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[2]__0_n_4
    SLICE_X44Y31         LUT4 (Prop_lut4_I3_O)        0.045    -0.277 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse[0]__0_i_7__1/O
                         net (fo=1, routed)           0.000    -0.277    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse[0]__0_i_7__1_n_4
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.211 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[0]__0_i_2__0/O[2]
                         net (fo=1, routed)           0.000    -0.211    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[0]__0_i_2__0_n_9
    SLICE_X44Y31         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.825    -0.846    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/CLK
    SLICE_X44Y31         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[2]__0/C
                         clock pessimism              0.252    -0.594    
                         clock uncertainty            0.264    -0.330    
    SLICE_X44Y31         FDRE (Hold_fdre_C_D)         0.105    -0.225    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[2]__0
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[14]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[14]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.252ns (63.719%)  route 0.143ns (36.281%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.560    -0.604    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/CLK
    SLICE_X45Y34         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[14]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[14]__0/Q
                         net (fo=1, routed)           0.143    -0.319    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[14]__0_n_4
    SLICE_X44Y34         LUT3 (Prop_lut3_I0_O)        0.045    -0.274 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse[12]__0_i_3__1/O
                         net (fo=1, routed)           0.000    -0.274    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse[12]__0_i_3__1_n_4
    SLICE_X44Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.208 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[12]__0_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.208    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[12]__0_i_1__0_n_9
    SLICE_X44Y34         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[14]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.828    -0.843    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/CLK
    SLICE_X44Y34         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[14]__0/C
                         clock pessimism              0.252    -0.591    
                         clock uncertainty            0.264    -0.327    
    SLICE_X44Y34         FDRE (Hold_fdre_C_D)         0.105    -0.222    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[14]__0
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[27]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[27]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.249ns (62.549%)  route 0.149ns (37.451%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.562    -0.602    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/CLK
    SLICE_X45Y38         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[27]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[27]__0/Q
                         net (fo=1, routed)           0.149    -0.312    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.AnfangsAdresse_reg[27]__0_n_4
    SLICE_X44Y37         LUT3 (Prop_lut3_I0_O)        0.045    -0.267 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse[24]__0_i_2__1/O
                         net (fo=1, routed)           0.000    -0.267    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse[24]__0_i_2__1_n_4
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.204 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[24]__0_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.204    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[24]__0_i_1__0_n_8
    SLICE_X44Y37         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[27]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.830    -0.841    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/CLK
    SLICE_X44Y37         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[27]__0/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.264    -0.324    
    SLICE_X44Y37         FDRE (Hold_fdre_C_D)         0.105    -0.219    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal2/Rechenwerk.Aktuelle_Adresse_reg[27]__0
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.AnfangsAdresse_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Aktuelle_Adresse_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.249ns (62.549%)  route 0.149ns (37.451%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.561    -0.603    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CLK
    SLICE_X49Y33         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.AnfangsAdresse_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.AnfangsAdresse_reg[3]/Q
                         net (fo=1, routed)           0.149    -0.313    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/AnfangsAdresse[3]
    SLICE_X48Y32         LUT3 (Prop_lut3_I0_O)        0.045    -0.268 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Aktuelle_Adresse[0]_i_8/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Aktuelle_Adresse[0]_i_8_n_4
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.205 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Aktuelle_Adresse_reg[0]_i_2__2/O[3]
                         net (fo=1, routed)           0.000    -0.205    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Aktuelle_Adresse_reg[0]_i_2__2_n_8
    SLICE_X48Y32         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Aktuelle_Adresse_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.828    -0.843    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/CLK
    SLICE_X48Y32         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Aktuelle_Adresse_reg[3]/C
                         clock pessimism              0.253    -0.590    
                         clock uncertainty            0.264    -0.326    
    SLICE_X48Y32         FDRE (Hold_fdre_C_D)         0.105    -0.221    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal4/Rechenwerk.Aktuelle_Adresse_reg[3]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.251ns (62.737%)  route 0.149ns (37.263%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.556    -0.608    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CLK
    SLICE_X49Y27         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[22]/Q
                         net (fo=3, routed)           0.149    -0.318    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg_n_4_[22]
    SLICE_X48Y27         LUT6 (Prop_lut6_I3_O)        0.045    -0.273 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    -0.273    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__4_i_3__1_n_4
    SLICE_X48Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.208 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__4/O[1]
                         net (fo=1, routed)           0.000    -0.208    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp[22]
    SLICE_X48Y27         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.823    -0.848    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CLK
    SLICE_X48Y27         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[22]/C
                         clock pessimism              0.253    -0.595    
                         clock uncertainty            0.264    -0.331    
    SLICE_X48Y27         FDRE (Hold_fdre_C_D)         0.105    -0.226    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[22]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.251ns (62.727%)  route 0.149ns (37.273%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.553    -0.611    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CLK
    SLICE_X49Y25         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[14]/Q
                         net (fo=3, routed)           0.149    -0.321    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg_n_4_[14]
    SLICE_X48Y25         LUT6 (Prop_lut6_I3_O)        0.045    -0.276 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__2_i_3__1/O
                         net (fo=1, routed)           0.000    -0.276    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__2_i_3__1_n_4
    SLICE_X48Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.211 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__2/O[1]
                         net (fo=1, routed)           0.000    -0.211    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp[14]
    SLICE_X48Y25         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.820    -0.851    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CLK
    SLICE_X48Y25         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[14]/C
                         clock pessimism              0.253    -0.598    
                         clock uncertainty            0.264    -0.334    
    SLICE_X48Y25         FDRE (Hold_fdre_C_D)         0.105    -0.229    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[14]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.251ns (62.727%)  route 0.149ns (37.273%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.554    -0.610    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CLK
    SLICE_X49Y26         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[18]/Q
                         net (fo=3, routed)           0.149    -0.320    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg_n_4_[18]
    SLICE_X48Y26         LUT6 (Prop_lut6_I3_O)        0.045    -0.275 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__3_i_3__1/O
                         net (fo=1, routed)           0.000    -0.275    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__3_i_3__1_n_4
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.210 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__3/O[1]
                         net (fo=1, routed)           0.000    -0.210    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp[18]
    SLICE_X48Y26         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.821    -0.850    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CLK
    SLICE_X48Y26         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[18]/C
                         clock pessimism              0.253    -0.597    
                         clock uncertainty            0.264    -0.333    
    SLICE_X48Y26         FDRE (Hold_fdre_C_D)         0.105    -0.228    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[18]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.251ns (62.727%)  route 0.149ns (37.273%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.554    -0.610    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CLK
    SLICE_X49Y23         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg[6]/Q
                         net (fo=3, routed)           0.149    -0.320    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.AnfangsWert_reg_n_4_[6]
    SLICE_X48Y23         LUT6 (Prop_lut6_I3_O)        0.045    -0.275 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__0_i_3__1/O
                         net (fo=1, routed)           0.000    -0.275    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__0_i_3__1_n_4
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.210 r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.000    -0.210    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/plusOp[6]
    SLICE_X48Y23         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.821    -0.850    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/CLK
    SLICE_X48Y23         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[6]/C
                         clock pessimism              0.253    -0.597    
                         clock uncertainty            0.264    -0.333    
    SLICE_X48Y23         FDRE (Hold_fdre_C_D)         0.105    -0.228    design_1_i/Beispielrechner_System_0/U0/DMA_Inst/Kanal3/Rechenwerk.Tra_Anzahl_Stand_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.652%)  route 0.441ns (70.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.593    -0.571    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X62Y11         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[16]/Q
                         net (fo=4, routed)           0.175    -0.255    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/rt[0]
    SLICE_X60Y11         LUT6 (Prop_lut6_I5_O)        0.045    -0.210 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5_i_16/O
                         net (fo=192, routed)         0.266     0.056    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X60Y12         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.860    -0.811    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/WCLK
    SLICE_X60Y12         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/RAMA/CLK
                         clock pessimism              0.273    -0.538    
                         clock uncertainty            0.264    -0.274    
    SLICE_X60Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.036    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.652%)  route 0.441ns (70.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.593    -0.571    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/CLK
    SLICE_X62Y11         FDRE                                         r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Instruction_reg[16]/Q
                         net (fo=4, routed)           0.175    -0.255    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/rt[0]
    SLICE_X60Y11         LUT6 (Prop_lut6_I5_O)        0.045    -0.210 r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r1_0_31_0_5_i_16/O
                         net (fo=192, routed)         0.266     0.056    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/ADDRD0
    SLICE_X60Y12         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2760, routed)        0.860    -0.811    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/WCLK
    SLICE_X60Y12         RAMD32                                       r  design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.273    -0.538    
                         clock uncertainty            0.264    -0.274    
    SLICE_X60Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.036    design_1_i/Beispielrechner_System_0/U0/CPU_Inst/core/DataPath.Registers.regs_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  0.021    





