\hypertarget{struct_s_c_b___type}{}\doxysection{SCB\+\_\+\+Type Struct Reference}
\label{struct_s_c_b___type}\index{SCB\_Type@{SCB\_Type}}


Structure type to access the System Control Block (SCB).  




{\ttfamily \#include $<$core\+\_\+armv81mml.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gadbf8292503748ba6421a523bdee6819d}{CPUID}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaced895d6aba03d72b0d865fcc5ce44ee}{ICSR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae457d2615e203c3d5904a43a1bc9df71}{VTOR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9b6ccd9c0c0865f8facad77ea37240b0}{AIRCR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacac65f229cb3fcb5369a0a9e0393b8c0}{SCR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad68b5c1f2d9845ef4247cf2d9b041336}{CCR}}
\item 
\+\_\+\+\_\+\+IOM uint8\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7ad5506df4709580091a9af0a9f6a28e}{SHPR}} \mbox{[}12U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga44ad5c292dbd77e72f310902375a8a06}{SHCSR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0f9e27357254e6e953a94f95bda040b1}{CFSR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab974e7ceb2e52a3fbcaa84e06e52922d}{HFSR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3b590075aa07880ce686d5cfb4e61c5c}{DFSR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae9d94d186615d57d38c9253cb842d244}{MMFAR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3fde073744418e2fe476333cb4d55d0d}{BFAR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3ef0057e48fdef798f2ee12125a80d9f}{AFSR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga294fd7c7494a55a8f25b0a6333939473}{ID\+\_\+\+PFR}} \mbox{[}2U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga883f7e28417c51d3a3bf03185baf448f}{ID\+\_\+\+DFR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga394a63fd0c3f9d7a52d7b220e31a2ef4}{ID\+\_\+\+ADR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2337a27929a11c9ef8d3ec77cf12255a}{ID\+\_\+\+MMFR}} \mbox{[}4U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae6615f4da8c7691bf3b474f70f29a43c}{ID\+\_\+\+ISAR}} \mbox{[}6U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga40b4dc749a25d1c95c2125e88683a591}{CLIDR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaad937861e203bb05ae22c4369c458561}{CTR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga90c793639fc9470e50e4f4fc4b3464da}{CCSIDR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae627674bc3ccfc2d67caccfc1f4ea4ed}{CSSELR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab8e9dd6ca5f31244ea352ed0c19155d8}{CPACR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3b7fa817ab498ce63563c73ae316c9b6}{NSACR}}
\item 
uint32\+\_\+t {\bfseries RESERVED3} \mbox{[}92U\mbox{]}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gada9cbba14ab1cc3fddd585f870932db8}{STIR}}
\item 
uint32\+\_\+t {\bfseries RESERVED4} \mbox{[}15U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9b0103b438c8922eaea5624f71afbbc8}{MVFR0}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0a610dc4212de3ce1ad62e9afa76c728}{MVFR1}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8353348c9336aa1aadcbf86b6f0f18c9}{MVFR2}}
\item 
uint32\+\_\+t {\bfseries RESERVED5} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga011024c365e7c5bd13a63830af60b10c}{ICIALLU}}
\item 
uint32\+\_\+t {\bfseries RESERVED6} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1a8ecda7b1e4a1100dd82fc694bb4eb5}{ICIMVAU}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga72402d657f9e448afce57bbd8577864d}{DCIMVAC}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaca1ec746911b0934dd11c31d93a369be}{DCISW}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9d4029e220311690756d836948e71393}{DCCMVAU}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacc23dc74d8f0378d81bc72302e325e50}{DCCMVAC}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2bf149d6d8f4fa59e25aee340512cb79}{DCCSW}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga18ef4bf4fbbb205544985598b1bb64f4}{DCCIMVAC}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab6e447723358e736a9f69ffc88a97ba1}{DCCISW}}
\item 
uint32\+\_\+t {\bfseries RESERVED7} \mbox{[}6U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga18d1734811b40e7edf6e5213bf336ca8}{ITCMCR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad5a9c8098433fa3ac108487e0ccd9cfc}{DTCMCR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga209b4026c2994d0e18e883aa9af5c3cc}{AHBPCR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga39711bf09810b078ac81b2c76c6908f6}{CACR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga25bb4ac449a4122217e2ca74b9ad4e3e}{AHBSCR}}
\item 
uint32\+\_\+t {\bfseries RESERVED8} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa104b9e01b129abe3de43c439916f655}{ABFSR}}
\item 
uint32\+\_\+t {\bfseries RESERVED0}
\item 
uint32\+\_\+t {\bfseries RESERVED1}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_ga67fd6058e3196a723d64df2d22ae6daa}{SHPR}} \mbox{[}2U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaa043193516e3fc0abbf58ce7cf8cfb4e}{SHP}} \mbox{[}2U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint8\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga293826a2c44f754e80af03d62f62f9e6}{SHP}} \mbox{[}12U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1ecf64bb2faf3ee512e4b40a290e4d71}{PFR}} \mbox{[}2U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae2b3d4530d1b0c05593b634dc46348bd}{DFR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga72572af6d5dece4947453aeabd52575f}{ADR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2d4cde1c9462f3733ab65d97f308c6fb}{MMFR}} \mbox{[}4U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf3bf768338667219b55cc904fa5b87f9}{ISAR}} \mbox{[}5U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga70c88751f9ace03b5ca3e364c65b9617}{ID\+\_\+\+AFR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1df83089e7726e2723e2c4f370814832}{ID\+\_\+\+MFR}} \mbox{[}4U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___core___sys_tick_functions_gaaddfff3b57de6faf60bfcc938c7229c9}{SFCR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure type to access the System Control Block (SCB). 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__armv81mml_8h}{core\+\_\+armv81mml.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__armv8mbl_8h}{core\+\_\+armv8mbl.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__armv8mml_8h}{core\+\_\+armv8mml.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm0_8h}{core\+\_\+cm0.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm0plus_8h}{core\+\_\+cm0plus.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm1_8h}{core\+\_\+cm1.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm23_8h}{core\+\_\+cm23.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm33_8h}{core\+\_\+cm33.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm35p_8h}{core\+\_\+cm35p.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__sc000_8h}{core\+\_\+sc000.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}}\end{DoxyCompactItemize}
