// Seed: 1081483300
module module_0 (
    input wire id_0,
    output tri id_1,
    output supply1 id_2,
    output wor id_3,
    input wire id_4
);
  assign id_2 = 1;
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input wand id_2,
    input tri0 id_3,
    input uwire id_4,
    input wor id_5,
    output uwire id_6,
    input supply0 id_7,
    input tri0 id_8,
    input tri0 id_9,
    output tri0 id_10,
    input uwire id_11,
    input supply1 id_12,
    input tri1 id_13,
    input supply0 id_14,
    input supply0 id_15,
    output supply0 id_16,
    input supply1 id_17
    , id_20,
    output uwire id_18
);
  assign id_18 = 1;
  wor id_21;
  assign id_21 = id_5;
  module_0 modCall_1 (
      id_21,
      id_6,
      id_18,
      id_16,
      id_3
  );
  wire id_22, id_23;
  xor primCall (id_16, id_1, id_5, id_7, id_13, id_21, id_14, id_15);
endmodule
