Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 279122875d114782961c5a3fc3f71ba3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'AluContrlD' [D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/RV32Core.v:266]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'AluContrlE' [D:/study/architecture/ustc_ca2021_lab/lab2/SourceCode/RV32Core.v:267]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.IFSegReg
Compiling module xil_defaultlib.InstructionRam
Compiling module xil_defaultlib.IDSegReg
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ImmOperandUnit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.CSR_Reg
Compiling module xil_defaultlib.EXSegReg
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchDecisionMaking
Compiling module xil_defaultlib.MEMSegReg
Compiling module xil_defaultlib.DataRam
Compiling module xil_defaultlib.WBSegReg
Compiling module xil_defaultlib.DataExt
Compiling module xil_defaultlib.HarzardUnit
Compiling module xil_defaultlib.RV32Core
Compiling module xil_defaultlib.testBench
WARNING: [XSIM 43-3373] "D:/study/architecture/ustc_ca2021_lab/lab2/Simulation/testBench.v" Line 77. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/study/architecture/ustc_ca2021_lab/lab2/Simulation/testBench.v" Line 91. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/study/architecture/ustc_ca2021_lab/lab2/Simulation/testBench.v" Line 102. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/study/architecture/ustc_ca2021_lab/lab2/Simulation/testBench.v" Line 116. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav
