C:\lscc\diamond\3.10_x64\synpbase\bin64\c_vhdl.exe  -osyn  D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu00\alu00\synwork\alu00_alu00_hdl_.srs  -top  topalu00  -prodtype  synplify_pro  -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver  -encrypt  -pro  -dmgen  D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu00\alu00\dm  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -ignore_undefined_lib  -lib work C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd -lib work D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu00\alu00\source\div00.vhdl -lib work D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu00\alu00\source\osc00.vhdl -lib work D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu00\alu00\source\packagediv00.vhdl -lib work D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu00\alu00\source\topdiv00.vhdl -lib work D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu00\anda00.vhd -lib work D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu00\ora00.vhd -lib work D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu00\ac00.vhd -lib work D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu00\packagealu00.vhd -lib work D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu00\topalu00.vhd  -log  D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu00\alu00\syntax.log  -fileorder  D:\Sexto_Semestre\Arquitectura_Computadora\projectMachXO2\alu00\alu00\syntmp\hdlorder.tcl  -jobname  "hdl_info_gen" 
relcom:C:\lscc\diamond\3.10_x64\synpbase\bin64\c_vhdl.exe -osyn ..\synwork\alu00_alu00_hdl_.srs -top topalu00 -prodtype synplify_pro -dspmac -fixsmult -infer_seqShift -nram -sdff_counter -divnmod -nostructver -encrypt -pro -dmgen ..\dm -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm -ignore_undefined_lib -lib work C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd -lib work ..\source\div00.vhdl -lib work ..\source\osc00.vhdl -lib work ..\source\packagediv00.vhdl -lib work ..\source\topdiv00.vhdl -lib work ..\..\anda00.vhd -lib work ..\..\ora00.vhd -lib work ..\..\ac00.vhd -lib work ..\..\packagealu00.vhd -lib work ..\..\topalu00.vhd -log ..\syntax.log -fileorder hdlorder.tcl -jobname "hdl_info_gen"
rc:0 success:1 runtime:1
file:..\synwork\alu00_alu00_hdl_.srs|io:o|time:0|size:0|exec:0|csum:
file:C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd|io:i|time:1493331104|size:73964|exec:0|csum:CFF92E93E4FE354031DBB4E0E47DD4A6
file:..\source\div00.vhdl|io:i|time:1550611156|size:2061|exec:0|csum:B9EC8F72302176F3EF60997FB69308A8
file:..\source\osc00.vhdl|io:i|time:1550532684|size:501|exec:0|csum:24065153F876BF4F35609D1F50606F51
file:..\source\packagediv00.vhdl|io:i|time:1550611072|size:337|exec:0|csum:CEEC647C41F1C41388FE6DC7197D7712
file:..\source\topdiv00.vhdl|io:i|time:1550611552|size:418|exec:0|csum:E1FEB281333D8E6B004925ED74158DF9
file:..\..\anda00.vhd|io:i|time:1554420501|size:925|exec:0|csum:0E0527466FCF690102482C7C9E2159F9
file:..\..\ora00.vhd|io:i|time:1554836566|size:914|exec:0|csum:D8F793D3286DCEBEB162817113BCA288
file:..\..\ac00.vhd|io:i|time:1554835194|size:792|exec:0|csum:BC9617E21E205FDF0663A75CD92D9892
file:..\..\packagealu00.vhd|io:i|time:1554835236|size:1097|exec:0|csum:4F841904D9EC7E0402DD26C1B209CD9F
file:..\..\topalu00.vhd|io:i|time:1554835267|size:1268|exec:0|csum:D214A25A3F4815033E30EDA68C57A398
file:..\syntax.log|io:o|time:1554836572|size:1015|exec:0|csum:
file:C:\lscc\diamond\3.10_x64\synpbase\bin64\c_vhdl.exe|io:i|time:1501913710|size:5913600|exec:1|csum:93E5DE52AE488E4DC33E43C149B8DA6C
