#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon May 27 12:49:55 2024
# Process ID: 23468
# Current directory: D:/FPGA thi/Câu3/uart
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2032 D:\FPGA thi\Câu3\uart\uart_loopback.xpr
# Log file: D:/FPGA thi/Câu3/uart/vivado.log
# Journal file: D:/FPGA thi/Câu3/uart\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/FPGA thi/Câu3/uart/uart_loopback.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Admin/Desktop/verilog/uart' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 851.234 ; gain = 102.672
update_compile_order -fileset sources_1
