// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.1
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ==============================================================

`timescale 1ns/1ps
module aes_AXILiteS_s_axi
#(parameter
    C_ADDR_WIDTH = 7,
    C_DATA_WIDTH = 32
)(
    // axi4 lite slave signals
    input  wire                      ACLK,
    input  wire                      ARESETN,
    input  wire [C_ADDR_WIDTH-1:0]   AWADDR,
    input  wire                      AWVALID,
    output wire                      AWREADY,
    input  wire [C_DATA_WIDTH-1:0]   WDATA,
    input  wire [C_DATA_WIDTH/8-1:0] WSTRB,
    input  wire                      WVALID,
    output wire                      WREADY,
    output wire [1:0]                BRESP,
    output wire                      BVALID,
    input  wire                      BREADY,
    input  wire [C_ADDR_WIDTH-1:0]   ARADDR,
    input  wire                      ARVALID,
    output wire                      ARREADY,
    output wire [C_DATA_WIDTH-1:0]   RDATA,
    output wire [1:0]                RRESP,
    output wire                      RVALID,
    input  wire                      RREADY,
    output wire                      interrupt,
    // user signals
    output wire                      ap_start,
    input  wire                      ap_done,
    input  wire                      ap_ready,
    input  wire                      ap_idle,
    input  wire [0:0]                ap_return,
    output wire [31:0]               sourceAddress,
    output wire                      sourceAddress_ap_vld,
    output wire [127:0]              key_in_V,
    output wire                      key_in_V_ap_vld,
    output wire [127:0]              iv_V,
    output wire                      iv_V_ap_vld,
    output wire [31:0]               destinationAddress,
    output wire                      destinationAddress_ap_vld,
    output wire [31:0]               numBytes,
    output wire                      numBytes_ap_vld,
    output wire [31:0]               mode,
    output wire                      mode_ap_vld
);
//------------------------Address Info-------------------
// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read/COR)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read)
//        bit 7  - auto_restart (Read/Write)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x10 : Data signal of ap_return
//        bit 0  - ap_return[0] (Read)
//        others - reserved
// 0x18 : Data signal of sourceAddress
//        bit 31~0 - sourceAddress[31:0] (Read/Write)
// 0x1c : Control signal of sourceAddress
//        bit 0  - sourceAddress_ap_vld (Read/Write/SC)
//        others - reserved
// 0x20 : Data signal of key_in_V
//        bit 31~0 - key_in_V[31:0] (Read/Write)
// 0x24 : Data signal of key_in_V
//        bit 31~0 - key_in_V[63:32] (Read/Write)
// 0x28 : Data signal of key_in_V
//        bit 31~0 - key_in_V[95:64] (Read/Write)
// 0x2c : Data signal of key_in_V
//        bit 31~0 - key_in_V[127:96] (Read/Write)
// 0x30 : Control signal of key_in_V
//        bit 0  - key_in_V_ap_vld (Read/Write/SC)
//        others - reserved
// 0x34 : Data signal of iv_V
//        bit 31~0 - iv_V[31:0] (Read/Write)
// 0x38 : Data signal of iv_V
//        bit 31~0 - iv_V[63:32] (Read/Write)
// 0x3c : Data signal of iv_V
//        bit 31~0 - iv_V[95:64] (Read/Write)
// 0x40 : Data signal of iv_V
//        bit 31~0 - iv_V[127:96] (Read/Write)
// 0x44 : Control signal of iv_V
//        bit 0  - iv_V_ap_vld (Read/Write/SC)
//        others - reserved
// 0x48 : Data signal of destinationAddress
//        bit 31~0 - destinationAddress[31:0] (Read/Write)
// 0x4c : Control signal of destinationAddress
//        bit 0  - destinationAddress_ap_vld (Read/Write/SC)
//        others - reserved
// 0x50 : Data signal of numBytes
//        bit 31~0 - numBytes[31:0] (Read/Write)
// 0x54 : Control signal of numBytes
//        bit 0  - numBytes_ap_vld (Read/Write/SC)
//        others - reserved
// 0x58 : Data signal of mode
//        bit 31~0 - mode[31:0] (Read/Write)
// 0x5c : Control signal of mode
//        bit 0  - mode_ap_vld (Read/Write/SC)
//        others - reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

//------------------------Parameter----------------------
// address bits
localparam
    ADDR_BITS = 7;

// address
localparam
    ADDR_AP_CTRL                   = 7'h00,
    ADDR_GIE                       = 7'h04,
    ADDR_IER                       = 7'h08,
    ADDR_ISR                       = 7'h0c,
    ADDR_AP_RETURN_0               = 7'h10,
    ADDR_SOURCEADDRESS_DATA_0      = 7'h18,
    ADDR_SOURCEADDRESS_CTRL        = 7'h1c,
    ADDR_KEY_IN_V_DATA_0           = 7'h20,
    ADDR_KEY_IN_V_DATA_1           = 7'h24,
    ADDR_KEY_IN_V_DATA_2           = 7'h28,
    ADDR_KEY_IN_V_DATA_3           = 7'h2c,
    ADDR_KEY_IN_V_CTRL             = 7'h30,
    ADDR_IV_V_DATA_0               = 7'h34,
    ADDR_IV_V_DATA_1               = 7'h38,
    ADDR_IV_V_DATA_2               = 7'h3c,
    ADDR_IV_V_DATA_3               = 7'h40,
    ADDR_IV_V_CTRL                 = 7'h44,
    ADDR_DESTINATIONADDRESS_DATA_0 = 7'h48,
    ADDR_DESTINATIONADDRESS_CTRL   = 7'h4c,
    ADDR_NUMBYTES_DATA_0           = 7'h50,
    ADDR_NUMBYTES_CTRL             = 7'h54,
    ADDR_MODE_DATA_0               = 7'h58,
    ADDR_MODE_CTRL                 = 7'h5c;

// axi write fsm
localparam
    WRIDLE = 2'd0,
    WRDATA = 2'd1,
    WRRESP = 2'd2;

// axi read fsm
localparam
    RDIDLE = 2'd0,
    RDDATA = 2'd1;

//------------------------Local signal-------------------
// axi write
reg  [1:0]           wstate;
reg  [1:0]           wnext;
reg  [ADDR_BITS-1:0] waddr;
wire [31:0]          wmask;
wire                 aw_hs;
wire                 w_hs;
// axi read
reg  [1:0]           rstate;
reg  [1:0]           rnext;
reg  [31:0]          rdata;
wire                 ar_hs;
wire [ADDR_BITS-1:0] raddr;
// internal registers
wire                 int_ap_idle;
wire                 int_ap_ready;
reg                  int_ap_done;
reg                  int_ap_start;
reg                  int_auto_restart;
reg                  int_gie;
reg  [1:0]           int_ier;
reg  [1:0]           int_isr;
wire [0:0]           int_ap_return;
reg  [31:0]          int_sourceAddress;
reg                  int_sourceAddress_ap_vld;
reg  [127:0]         int_key_in_V;
reg                  int_key_in_V_ap_vld;
reg  [127:0]         int_iv_V;
reg                  int_iv_V_ap_vld;
reg  [31:0]          int_destinationAddress;
reg                  int_destinationAddress_ap_vld;
reg  [31:0]          int_numBytes;
reg                  int_numBytes_ap_vld;
reg  [31:0]          int_mode;
reg                  int_mode_ap_vld;

//------------------------Body---------------------------
//++++++++++++++++++++++++axi write++++++++++++++++++++++
assign AWREADY = (wstate == WRIDLE);
assign WREADY  = (wstate == WRDATA);
assign BRESP   = 2'b00;  // OKAY
assign BVALID  = (wstate == WRRESP);
assign wmask   = { {8{WSTRB[3]}}, {8{WSTRB[2]}}, {8{WSTRB[1]}}, {8{WSTRB[0]}} };
assign aw_hs   = AWVALID & AWREADY;
assign w_hs    = WVALID & WREADY;

// wstate
always @(posedge ACLK) begin
    if (~ARESETN)
        wstate <= WRIDLE;
    else
        wstate <= wnext;
end

// wnext
always @(*) begin
    case (wstate)
        WRIDLE:
            if (AWVALID)
                wnext = WRDATA;
            else
                wnext = WRIDLE;
        WRDATA:
            if (WVALID)
                wnext = WRRESP;
            else
                wnext = WRDATA;
        WRRESP:
            if (BREADY)
                wnext = WRIDLE;
            else
                wnext = WRRESP;
        default:
            wnext = WRIDLE;
    endcase
end

// waddr
always @(posedge ACLK) begin
    if (aw_hs)
        waddr <= AWADDR[ADDR_BITS-1:0];
end
//+++++++++++++++++++++++++++++++++++++++++++++++++++++++

//++++++++++++++++++++++++axi read+++++++++++++++++++++++
assign ARREADY = (rstate == RDIDLE);
assign RDATA   = rdata;
assign RRESP   = 2'b00;  // OKAY
assign RVALID  = (rstate == RDDATA);
assign ar_hs   = ARVALID & ARREADY;
assign raddr   = ARADDR[ADDR_BITS-1:0];

// rstate
always @(posedge ACLK) begin
    if (~ARESETN)
        rstate <= RDIDLE;
    else
        rstate <= rnext;
end

// rnext
always @(*) begin
    case (rstate)
        RDIDLE:
            if (ARVALID)
                rnext = RDDATA;
            else
                rnext = RDIDLE;
        RDDATA:
            if (RREADY & RVALID)
                rnext = RDIDLE;
            else
                rnext = RDDATA;
        default:
            rnext = RDIDLE;
    endcase
end

// rdata
always @(posedge ACLK) begin
    if (ar_hs) begin
        rdata <= 1'b0;
        case (raddr)
            ADDR_AP_CTRL: begin
                rdata[0] <= int_ap_start;
                rdata[1] <= int_ap_done;
                rdata[2] <= int_ap_idle;
                rdata[3] <= int_ap_ready;
                rdata[7] <= int_auto_restart;
            end
            ADDR_GIE: begin
                rdata <= int_gie;
            end
            ADDR_IER: begin
                rdata <= int_ier;
            end
            ADDR_ISR: begin
                rdata <= int_isr;
            end
            ADDR_AP_RETURN_0: begin
                rdata <= int_ap_return[0:0];
            end
            ADDR_SOURCEADDRESS_DATA_0: begin
                rdata <= int_sourceAddress[31:0];
            end
            ADDR_SOURCEADDRESS_CTRL: begin
                rdata[0] <= int_sourceAddress_ap_vld;
            end
            ADDR_KEY_IN_V_DATA_0: begin
                rdata <= int_key_in_V[31:0];
            end
            ADDR_KEY_IN_V_DATA_1: begin
                rdata <= int_key_in_V[63:32];
            end
            ADDR_KEY_IN_V_DATA_2: begin
                rdata <= int_key_in_V[95:64];
            end
            ADDR_KEY_IN_V_DATA_3: begin
                rdata <= int_key_in_V[127:96];
            end
            ADDR_KEY_IN_V_CTRL: begin
                rdata[0] <= int_key_in_V_ap_vld;
            end
            ADDR_IV_V_DATA_0: begin
                rdata <= int_iv_V[31:0];
            end
            ADDR_IV_V_DATA_1: begin
                rdata <= int_iv_V[63:32];
            end
            ADDR_IV_V_DATA_2: begin
                rdata <= int_iv_V[95:64];
            end
            ADDR_IV_V_DATA_3: begin
                rdata <= int_iv_V[127:96];
            end
            ADDR_IV_V_CTRL: begin
                rdata[0] <= int_iv_V_ap_vld;
            end
            ADDR_DESTINATIONADDRESS_DATA_0: begin
                rdata <= int_destinationAddress[31:0];
            end
            ADDR_DESTINATIONADDRESS_CTRL: begin
                rdata[0] <= int_destinationAddress_ap_vld;
            end
            ADDR_NUMBYTES_DATA_0: begin
                rdata <= int_numBytes[31:0];
            end
            ADDR_NUMBYTES_CTRL: begin
                rdata[0] <= int_numBytes_ap_vld;
            end
            ADDR_MODE_DATA_0: begin
                rdata <= int_mode[31:0];
            end
            ADDR_MODE_CTRL: begin
                rdata[0] <= int_mode_ap_vld;
            end
        endcase
    end
end
//+++++++++++++++++++++++++++++++++++++++++++++++++++++++

//++++++++++++++++++++++++internal registers+++++++++++++
assign interrupt                 = int_gie & (|int_isr);
assign ap_start                  = int_ap_start;
assign int_ap_idle               = ap_idle;
assign int_ap_ready              = ap_ready;
assign int_ap_return             = ap_return;
assign sourceAddress             = int_sourceAddress;
assign sourceAddress_ap_vld      = int_sourceAddress_ap_vld;
assign key_in_V                  = int_key_in_V;
assign key_in_V_ap_vld           = int_key_in_V_ap_vld;
assign iv_V                      = int_iv_V;
assign iv_V_ap_vld               = int_iv_V_ap_vld;
assign destinationAddress        = int_destinationAddress;
assign destinationAddress_ap_vld = int_destinationAddress_ap_vld;
assign numBytes                  = int_numBytes;
assign numBytes_ap_vld           = int_numBytes_ap_vld;
assign mode                      = int_mode;
assign mode_ap_vld               = int_mode_ap_vld;

// int_ap_start
always @(posedge ACLK) begin
    if (~ARESETN)
        int_ap_start <= 1'b0;
    else if (w_hs && waddr == ADDR_AP_CTRL && WSTRB[0] && WDATA[0])
        int_ap_start <= 1'b1;
    else if (int_ap_ready)
        int_ap_start <= int_auto_restart; // clear on handshake/auto restart
end

// int_ap_done
always @(posedge ACLK) begin
    if (~ARESETN)
        int_ap_done <= 1'b0;
    else if (ap_done)
        int_ap_done <= 1'b1;
    else if (ar_hs && raddr == ADDR_AP_CTRL)
        int_ap_done <= 1'b0; // clear on read
end

// int_auto_restart
always @(posedge ACLK) begin
    if (~ARESETN)
        int_auto_restart <= 1'b0;
    else if (w_hs && waddr == ADDR_AP_CTRL && WSTRB[0])
        int_auto_restart <=  WDATA[7];
end

// int_gie
always @(posedge ACLK) begin
    if (~ARESETN)
        int_gie <= 1'b0;
    else if (w_hs && waddr == ADDR_GIE && WSTRB[0])
        int_gie <= WDATA[0];
end

// int_ier
always @(posedge ACLK) begin
    if (~ARESETN)
        int_ier <= 1'b0;
    else if (w_hs && waddr == ADDR_IER && WSTRB[0])
        int_ier <= WDATA[1:0];
end

// int_isr[0]
always @(posedge ACLK) begin
    if (~ARESETN)
        int_isr[0] <= 1'b0;
    else if (int_ier[0] & ap_done)
        int_isr[0] <= 1'b1;
    else if (w_hs && waddr == ADDR_ISR && WSTRB[0])
        int_isr[0] <= int_isr[0] ^ WDATA[0]; // toggle on write
end

// int_isr[1]
always @(posedge ACLK) begin
    if (~ARESETN)
        int_isr[1] <= 1'b0;
    else if (int_ier[1] & ap_ready)
        int_isr[1] <= 1'b1;
    else if (w_hs && waddr == ADDR_ISR && WSTRB[0])
        int_isr[1] <= int_isr[1] ^ WDATA[1]; // toggle on write
end

// int_sourceAddress[31:0]
always @(posedge ACLK) begin
    if (w_hs && waddr == ADDR_SOURCEADDRESS_DATA_0)
        int_sourceAddress[31:0] <= (WDATA[31:0] & wmask) | (int_sourceAddress[31:0] & ~wmask);
end

// int_sourceAddress_ap_vld
always @(posedge ACLK) begin
    if (~ARESETN)
        int_sourceAddress_ap_vld <= 1'b0;
    else if (w_hs && waddr == ADDR_SOURCEADDRESS_CTRL && WSTRB[0] && WDATA[0])
        int_sourceAddress_ap_vld <= 1'b1;
    else
        int_sourceAddress_ap_vld <= 1'b0; // self clear
end

// int_key_in_V[31:0]
always @(posedge ACLK) begin
    if (w_hs && waddr == ADDR_KEY_IN_V_DATA_0)
        int_key_in_V[31:0] <= (WDATA[31:0] & wmask) | (int_key_in_V[31:0] & ~wmask);
end

// int_key_in_V[63:32]
always @(posedge ACLK) begin
    if (w_hs && waddr == ADDR_KEY_IN_V_DATA_1)
        int_key_in_V[63:32] <= (WDATA[31:0] & wmask) | (int_key_in_V[63:32] & ~wmask);
end

// int_key_in_V[95:64]
always @(posedge ACLK) begin
    if (w_hs && waddr == ADDR_KEY_IN_V_DATA_2)
        int_key_in_V[95:64] <= (WDATA[31:0] & wmask) | (int_key_in_V[95:64] & ~wmask);
end

// int_key_in_V[127:96]
always @(posedge ACLK) begin
    if (w_hs && waddr == ADDR_KEY_IN_V_DATA_3)
        int_key_in_V[127:96] <= (WDATA[31:0] & wmask) | (int_key_in_V[127:96] & ~wmask);
end

// int_key_in_V_ap_vld
always @(posedge ACLK) begin
    if (~ARESETN)
        int_key_in_V_ap_vld <= 1'b0;
    else if (w_hs && waddr == ADDR_KEY_IN_V_CTRL && WSTRB[0] && WDATA[0])
        int_key_in_V_ap_vld <= 1'b1;
    else
        int_key_in_V_ap_vld <= 1'b0; // self clear
end

// int_iv_V[31:0]
always @(posedge ACLK) begin
    if (w_hs && waddr == ADDR_IV_V_DATA_0)
        int_iv_V[31:0] <= (WDATA[31:0] & wmask) | (int_iv_V[31:0] & ~wmask);
end

// int_iv_V[63:32]
always @(posedge ACLK) begin
    if (w_hs && waddr == ADDR_IV_V_DATA_1)
        int_iv_V[63:32] <= (WDATA[31:0] & wmask) | (int_iv_V[63:32] & ~wmask);
end

// int_iv_V[95:64]
always @(posedge ACLK) begin
    if (w_hs && waddr == ADDR_IV_V_DATA_2)
        int_iv_V[95:64] <= (WDATA[31:0] & wmask) | (int_iv_V[95:64] & ~wmask);
end

// int_iv_V[127:96]
always @(posedge ACLK) begin
    if (w_hs && waddr == ADDR_IV_V_DATA_3)
        int_iv_V[127:96] <= (WDATA[31:0] & wmask) | (int_iv_V[127:96] & ~wmask);
end

// int_iv_V_ap_vld
always @(posedge ACLK) begin
    if (~ARESETN)
        int_iv_V_ap_vld <= 1'b0;
    else if (w_hs && waddr == ADDR_IV_V_CTRL && WSTRB[0] && WDATA[0])
        int_iv_V_ap_vld <= 1'b1;
    else
        int_iv_V_ap_vld <= 1'b0; // self clear
end

// int_destinationAddress[31:0]
always @(posedge ACLK) begin
    if (w_hs && waddr == ADDR_DESTINATIONADDRESS_DATA_0)
        int_destinationAddress[31:0] <= (WDATA[31:0] & wmask) | (int_destinationAddress[31:0] & ~wmask);
end

// int_destinationAddress_ap_vld
always @(posedge ACLK) begin
    if (~ARESETN)
        int_destinationAddress_ap_vld <= 1'b0;
    else if (w_hs && waddr == ADDR_DESTINATIONADDRESS_CTRL && WSTRB[0] && WDATA[0])
        int_destinationAddress_ap_vld <= 1'b1;
    else
        int_destinationAddress_ap_vld <= 1'b0; // self clear
end

// int_numBytes[31:0]
always @(posedge ACLK) begin
    if (w_hs && waddr == ADDR_NUMBYTES_DATA_0)
        int_numBytes[31:0] <= (WDATA[31:0] & wmask) | (int_numBytes[31:0] & ~wmask);
end

// int_numBytes_ap_vld
always @(posedge ACLK) begin
    if (~ARESETN)
        int_numBytes_ap_vld <= 1'b0;
    else if (w_hs && waddr == ADDR_NUMBYTES_CTRL && WSTRB[0] && WDATA[0])
        int_numBytes_ap_vld <= 1'b1;
    else
        int_numBytes_ap_vld <= 1'b0; // self clear
end

// int_mode[31:0]
always @(posedge ACLK) begin
    if (w_hs && waddr == ADDR_MODE_DATA_0)
        int_mode[31:0] <= (WDATA[31:0] & wmask) | (int_mode[31:0] & ~wmask);
end

// int_mode_ap_vld
always @(posedge ACLK) begin
    if (~ARESETN)
        int_mode_ap_vld <= 1'b0;
    else if (w_hs && waddr == ADDR_MODE_CTRL && WSTRB[0] && WDATA[0])
        int_mode_ap_vld <= 1'b1;
    else
        int_mode_ap_vld <= 1'b0; // self clear
end

//+++++++++++++++++++++++++++++++++++++++++++++++++++++++

endmodule
