{"sha": "66d617d083aa4fe61a5206d1fc5356b47f33d114", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NjZkNjE3ZDA4M2FhNGZlNjFhNTIwNmQxZmM1MzU2YjQ3ZjMzZDExNA==", "commit": {"author": {"name": "Uros Bizjak", "email": "ubizjak@gmail.com", "date": "2018-01-26T15:36:32Z"}, "committer": {"name": "Uros Bizjak", "email": "uros@gcc.gnu.org", "date": "2018-01-26T15:36:32Z"}, "message": "re PR target/81763 (Issues with BMI on 32bit x86 apps on GCC 7.1+)\n\n\tPR target/81763\n\t* config/i386/i386.md (*andndi3_doubleword): Add earlyclobber\n\tto (=&r,r,rm) alternative. Add (=r,0,rm) and (=r,r,0) alternatives.\n\nFrom-SVN: r257096", "tree": {"sha": "0000692af7d51ed4160a6a3e4eab635ad256bf77", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/0000692af7d51ed4160a6a3e4eab635ad256bf77"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/66d617d083aa4fe61a5206d1fc5356b47f33d114", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/66d617d083aa4fe61a5206d1fc5356b47f33d114", "html_url": "https://github.com/Rust-GCC/gccrs/commit/66d617d083aa4fe61a5206d1fc5356b47f33d114", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/66d617d083aa4fe61a5206d1fc5356b47f33d114/comments", "author": {"login": "ubizjak", "id": 55479990, "node_id": "MDQ6VXNlcjU1NDc5OTkw", "avatar_url": "https://avatars.githubusercontent.com/u/55479990?v=4", "gravatar_id": "", "url": "https://api.github.com/users/ubizjak", "html_url": "https://github.com/ubizjak", "followers_url": "https://api.github.com/users/ubizjak/followers", "following_url": "https://api.github.com/users/ubizjak/following{/other_user}", "gists_url": "https://api.github.com/users/ubizjak/gists{/gist_id}", "starred_url": "https://api.github.com/users/ubizjak/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/ubizjak/subscriptions", "organizations_url": "https://api.github.com/users/ubizjak/orgs", "repos_url": "https://api.github.com/users/ubizjak/repos", "events_url": "https://api.github.com/users/ubizjak/events{/privacy}", "received_events_url": "https://api.github.com/users/ubizjak/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "f5ef2a143cc5ab8e8d8e25e2e74228d160bacb55", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f5ef2a143cc5ab8e8d8e25e2e74228d160bacb55", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f5ef2a143cc5ab8e8d8e25e2e74228d160bacb55"}], "stats": {"total": 14, "additions": 10, "deletions": 4}, "files": [{"sha": "c23cb360725918e60cb92ff9f6c2ae38b5ee0b13", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/66d617d083aa4fe61a5206d1fc5356b47f33d114/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/66d617d083aa4fe61a5206d1fc5356b47f33d114/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=66d617d083aa4fe61a5206d1fc5356b47f33d114", "patch": "@@ -1,3 +1,9 @@\n+2018-01-26  Uros Bizjak  <ubizjak@gmail.com>\n+\n+\tPR target/81763\n+\t* config/i386/i386.md (*andndi3_doubleword): Add earlyclobber\n+\tto (=&r,r,rm) alternative. Add (=r,0,rm) and (=r,r,0) alternatives.\n+\n 2018-01-26  Richard Biener  <rguenther@suse.de>\n \n \tPR rtl-optimization/84003"}, {"sha": "fe9649d8738c73d0f0ca945dbe40b4aa0461e968", "filename": "gcc/config/i386/i386.md", "status": "modified", "additions": 4, "deletions": 4, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/66d617d083aa4fe61a5206d1fc5356b47f33d114/gcc%2Fconfig%2Fi386%2Fi386.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/66d617d083aa4fe61a5206d1fc5356b47f33d114/gcc%2Fconfig%2Fi386%2Fi386.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fi386.md?ref=66d617d083aa4fe61a5206d1fc5356b47f33d114", "patch": "@@ -9250,14 +9250,14 @@\n })\n \n (define_insn \"*andndi3_doubleword\"\n-  [(set (match_operand:DI 0 \"register_operand\" \"=r,&r\")\n+  [(set (match_operand:DI 0 \"register_operand\" \"=&r,r,r,&r\")\n \t(and:DI\n-\t  (not:DI (match_operand:DI 1 \"register_operand\" \"r,0\"))\n-\t  (match_operand:DI 2 \"nonimmediate_operand\" \"rm,rm\")))\n+\t  (not:DI (match_operand:DI 1 \"register_operand\" \"r,0,r,0\"))\n+\t  (match_operand:DI 2 \"nonimmediate_operand\" \"rm,rm,0,rm\")))\n    (clobber (reg:CC FLAGS_REG))]\n   \"!TARGET_64BIT && TARGET_STV && TARGET_SSE2\"\n   \"#\"\n-  [(set_attr \"isa\" \"bmi,*\")])\n+  [(set_attr \"isa\" \"bmi,bmi,bmi,*\")])\n \n (define_split\n   [(set (match_operand:DI 0 \"register_operand\")"}]}