

================================================================
== Vivado HLS Report for 'iiccomm3'
================================================================
* Date:           Wed Aug  8 15:38:22 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        iiccomm3
* Solution:       iiccomm3
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   38|   38|   38|   38|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 

* FSM state operations: 

 <State 1> : 3.50ns
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%iic_V_addr = getelementptr i32* %iic_V, i64 268436552"
ST_1 : Operation 41 [7/7] (3.50ns)   --->   "%iic_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr, i32 1)" [iiccomm3.cpp:75]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 2> : 3.50ns
ST_2 : Operation 42 [6/7] (3.50ns)   --->   "%iic_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr, i32 1)" [iiccomm3.cpp:75]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 3> : 3.50ns
ST_3 : Operation 43 [5/7] (3.50ns)   --->   "%iic_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr, i32 1)" [iiccomm3.cpp:75]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 3.50ns
ST_4 : Operation 44 [4/7] (3.50ns)   --->   "%iic_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr, i32 1)" [iiccomm3.cpp:75]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 3.50ns
ST_5 : Operation 45 [3/7] (3.50ns)   --->   "%iic_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr, i32 1)" [iiccomm3.cpp:75]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 3.50ns
ST_6 : Operation 46 [2/7] (3.50ns)   --->   "%iic_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr, i32 1)" [iiccomm3.cpp:75]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 3.50ns
ST_7 : Operation 47 [1/7] (3.50ns)   --->   "%iic_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr, i32 1)" [iiccomm3.cpp:75]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 3.50ns
ST_8 : Operation 48 [1/1] (3.50ns)   --->   "%iic_V_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %iic_V_addr)" [iiccomm3.cpp:75]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 9> : 3.50ns
ST_9 : Operation 49 [1/1] (3.50ns)   --->   "%iic_V_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_V_addr, i32 1)" [iiccomm3.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 10> : 3.50ns
ST_10 : Operation 50 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %empty_pirq_outValue_V, i32 %iic_V_addr_read)" [iiccomm3.cpp:76]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 51 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %length1_V, i32 32)" [iiccomm3.cpp:77]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 52 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %iic_V_addr, i32 15, i4 -1)" [iiccomm3.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 53 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %full_pirq_outValue_V, i32 15)" [iiccomm3.cpp:82]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%iic_V_addr_1 = getelementptr i32* %iic_V, i64 268436544"
ST_10 : Operation 55 [1/1] (3.50ns)   --->   "%iic_V_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_V_addr_1, i32 1)" [iiccomm3.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 56 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %ctrl_reg_outValue_V, i32 1)" [iiccomm3.cpp:90]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 57 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %tx_fifo_outValue1_V, i32 492)" [iiccomm3.cpp:102]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 58 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %tx_fifo_outValue2_V, i32 208)" [iiccomm3.cpp:112]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 59 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %tx_fifo_outValue3_V, i32 493)" [iiccomm3.cpp:122]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

 <State 11> : 3.50ns
ST_11 : Operation 60 [5/5] (3.50ns)   --->   "%iic_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr)" [iiccomm3.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 61 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %iic_V_addr_1, i32 1, i4 -1)" [iiccomm3.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 12> : 3.50ns
ST_12 : Operation 62 [4/5] (3.50ns)   --->   "%iic_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr)" [iiccomm3.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 63 [5/5] (3.50ns)   --->   "%iic_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_1)" [iiccomm3.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 13> : 3.50ns
ST_13 : Operation 64 [3/5] (3.50ns)   --->   "%iic_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr)" [iiccomm3.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 65 [4/5] (3.50ns)   --->   "%iic_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_1)" [iiccomm3.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 14> : 3.50ns
ST_14 : Operation 66 [2/5] (3.50ns)   --->   "%iic_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr)" [iiccomm3.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 67 [3/5] (3.50ns)   --->   "%iic_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_1)" [iiccomm3.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 15> : 3.50ns
ST_15 : Operation 68 [1/5] (3.50ns)   --->   "%iic_V_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr)" [iiccomm3.cpp:80]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 69 [2/5] (3.50ns)   --->   "%iic_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_1)" [iiccomm3.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 16> : 3.50ns
ST_16 : Operation 70 [1/5] (3.50ns)   --->   "%iic_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_1)" [iiccomm3.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 17> : 3.50ns
ST_17 : Operation 71 [1/1] (0.00ns)   --->   "%iic_V_addr_2 = getelementptr i32* %iic_V, i64 268436545"
ST_17 : Operation 72 [7/7] (3.50ns)   --->   "%iic_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_2, i32 1)" [iiccomm3.cpp:93]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 18> : 3.50ns
ST_18 : Operation 73 [6/7] (3.50ns)   --->   "%iic_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_2, i32 1)" [iiccomm3.cpp:93]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 19> : 3.50ns
ST_19 : Operation 74 [5/7] (3.50ns)   --->   "%iic_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_2, i32 1)" [iiccomm3.cpp:93]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 20> : 3.50ns
ST_20 : Operation 75 [4/7] (3.50ns)   --->   "%iic_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_2, i32 1)" [iiccomm3.cpp:93]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 21> : 3.50ns
ST_21 : Operation 76 [3/7] (3.50ns)   --->   "%iic_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_2, i32 1)" [iiccomm3.cpp:93]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 22> : 3.50ns
ST_22 : Operation 77 [2/7] (3.50ns)   --->   "%iic_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_2, i32 1)" [iiccomm3.cpp:93]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 23> : 3.50ns
ST_23 : Operation 78 [1/7] (3.50ns)   --->   "%iic_V_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_2, i32 1)" [iiccomm3.cpp:93]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 24> : 3.50ns
ST_24 : Operation 79 [1/1] (3.50ns)   --->   "%iic_V_addr_2_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %iic_V_addr_2)" [iiccomm3.cpp:93]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 80 [1/1] (0.00ns)   --->   "%iic_V_addr_3 = getelementptr i32* %iic_V, i64 268436546"
ST_24 : Operation 81 [1/1] (3.50ns)   --->   "%iic_V_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %iic_V_addr_3, i32 1)" [iiccomm3.cpp:124]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 25> : 3.50ns
ST_25 : Operation 82 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %stat_reg_outValue1_V, i32 %iic_V_addr_2_read)" [iiccomm3.cpp:94]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_25 : Operation 83 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %stat_reg_outValue2_V, i32 %iic_V_addr_2_read)" [iiccomm3.cpp:106]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_25 : Operation 84 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %stat_reg_outValue3_V, i32 %iic_V_addr_2_read)" [iiccomm3.cpp:116]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_25 : Operation 85 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %iic_V_addr_3, i32 513, i4 -1)" [iiccomm3.cpp:124]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 86 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %stat_reg_outValue4_V, i32 %iic_V_addr_2_read)" [iiccomm3.cpp:128]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

 <State 26> : 3.50ns
ST_26 : Operation 87 [5/5] (3.50ns)   --->   "%iic_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_3)" [iiccomm3.cpp:124]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 27> : 3.50ns
ST_27 : Operation 88 [4/5] (3.50ns)   --->   "%iic_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_3)" [iiccomm3.cpp:124]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 28> : 3.50ns
ST_28 : Operation 89 [3/5] (3.50ns)   --->   "%iic_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_3)" [iiccomm3.cpp:124]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 29> : 3.50ns
ST_29 : Operation 90 [2/5] (3.50ns)   --->   "%iic_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_3)" [iiccomm3.cpp:124]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 30> : 3.50ns
ST_30 : Operation 91 [1/5] (3.50ns)   --->   "%iic_V_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %iic_V_addr_3)" [iiccomm3.cpp:124]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 31> : 3.50ns
ST_31 : Operation 92 [1/1] (0.00ns)   --->   "%iic_V_addr_4 = getelementptr i32* %iic_V, i64 268436547"
ST_31 : Operation 93 [7/7] (3.50ns)   --->   "%iic_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_4, i32 1)" [iiccomm3.cpp:131]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 32> : 3.50ns
ST_32 : Operation 94 [6/7] (3.50ns)   --->   "%iic_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_4, i32 1)" [iiccomm3.cpp:131]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 33> : 3.50ns
ST_33 : Operation 95 [5/7] (3.50ns)   --->   "%iic_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_4, i32 1)" [iiccomm3.cpp:131]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 34> : 3.50ns
ST_34 : Operation 96 [4/7] (3.50ns)   --->   "%iic_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_4, i32 1)" [iiccomm3.cpp:131]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 35> : 3.50ns
ST_35 : Operation 97 [3/7] (3.50ns)   --->   "%iic_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_4, i32 1)" [iiccomm3.cpp:131]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 36> : 3.50ns
ST_36 : Operation 98 [2/7] (3.50ns)   --->   "%iic_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_4, i32 1)" [iiccomm3.cpp:131]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 37> : 3.50ns
ST_37 : Operation 99 [1/7] (3.50ns)   --->   "%iic_V_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %iic_V_addr_4, i32 1)" [iiccomm3.cpp:131]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 38> : 3.50ns
ST_38 : Operation 100 [1/1] (3.50ns)   --->   "%iic_V_addr_4_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %iic_V_addr_4)" [iiccomm3.cpp:131]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 39> : 1.00ns
ST_39 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %iic_V), !map !29"
ST_39 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stat_reg_outValue1_V), !map !35"
ST_39 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stat_reg_outValue2_V), !map !39"
ST_39 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stat_reg_outValue3_V), !map !43"
ST_39 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stat_reg_outValue4_V), !map !47"
ST_39 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %ctrl_reg_outValue_V), !map !51"
ST_39 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %empty_pirq_outValue_V), !map !55"
ST_39 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %full_pirq_outValue_V), !map !59"
ST_39 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %tx_fifo_outValue1_V), !map !63"
ST_39 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %tx_fifo_outValue2_V), !map !67"
ST_39 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %tx_fifo_outValue3_V), !map !71"
ST_39 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %rx_fifo_outValue_V), !map !75"
ST_39 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %length1_V), !map !79"
ST_39 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @iiccomm3_str) nounwind"
ST_39 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind" [iiccomm3.cpp:57]
ST_39 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %iic_V, [6 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str13, [1 x i8]* @p_str13)"
ST_39 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stat_reg_outValue1_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind" [iiccomm3.cpp:60]
ST_39 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stat_reg_outValue2_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind" [iiccomm3.cpp:61]
ST_39 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stat_reg_outValue3_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind" [iiccomm3.cpp:62]
ST_39 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stat_reg_outValue4_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind" [iiccomm3.cpp:63]
ST_39 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %empty_pirq_outValue_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind" [iiccomm3.cpp:64]
ST_39 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %full_pirq_outValue_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind" [iiccomm3.cpp:65]
ST_39 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %rx_fifo_outValue_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind" [iiccomm3.cpp:66]
ST_39 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %tx_fifo_outValue1_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind" [iiccomm3.cpp:67]
ST_39 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %ctrl_reg_outValue_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind" [iiccomm3.cpp:68]
ST_39 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %tx_fifo_outValue2_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind" [iiccomm3.cpp:69]
ST_39 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %tx_fifo_outValue3_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind" [iiccomm3.cpp:70]
ST_39 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %length1_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str13, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind" [iiccomm3.cpp:71]
ST_39 : Operation 129 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %rx_fifo_outValue_V, i32 %iic_V_addr_4_read)" [iiccomm3.cpp:132]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_39 : Operation 130 [1/1] (0.00ns)   --->   "ret void" [iiccomm3.cpp:134]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ iic_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ stat_reg_outValue1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ stat_reg_outValue2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ stat_reg_outValue3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ stat_reg_outValue4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ ctrl_reg_outValue_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ empty_pirq_outValue_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ full_pirq_outValue_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tx_fifo_outValue1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tx_fifo_outValue2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tx_fifo_outValue3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ rx_fifo_outValue_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ length1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
iic_V_addr        (getelementptr) [ 0011111111111111000000000000000000000000]
iic_V_load_req    (readreq      ) [ 0000000000000000000000000000000000000000]
iic_V_addr_read   (read         ) [ 0000000001100000000000000000000000000000]
iic_V_addr_req    (writereq     ) [ 0000000000000000000000000000000000000000]
StgValue_50       (write        ) [ 0000000000000000000000000000000000000000]
StgValue_51       (write        ) [ 0000000000000000000000000000000000000000]
StgValue_52       (write        ) [ 0000000000000000000000000000000000000000]
StgValue_53       (write        ) [ 0000000000000000000000000000000000000000]
iic_V_addr_1      (getelementptr) [ 0000000000011111100000000000000000000000]
iic_V_addr_1_req  (writereq     ) [ 0000000000000000000000000000000000000000]
StgValue_56       (write        ) [ 0000000000000000000000000000000000000000]
StgValue_57       (write        ) [ 0000000000000000000000000000000000000000]
StgValue_58       (write        ) [ 0000000000000000000000000000000000000000]
StgValue_59       (write        ) [ 0000000000000000000000000000000000000000]
StgValue_61       (write        ) [ 0000000000000000000000000000000000000000]
iic_V_addr_resp   (writeresp    ) [ 0000000000000000000000000000000000000000]
iic_V_addr_1_resp (writeresp    ) [ 0000000000000000000000000000000000000000]
iic_V_addr_2      (getelementptr) [ 0000000000000000001111111000000000000000]
iic_V_load_1_req  (readreq      ) [ 0000000000000000000000000000000000000000]
iic_V_addr_2_read (read         ) [ 0000000000000000000000000100000000000000]
iic_V_addr_3      (getelementptr) [ 0000000000000000000000000111111000000000]
iic_V_addr_3_req  (writereq     ) [ 0000000000000000000000000000000000000000]
StgValue_82       (write        ) [ 0000000000000000000000000000000000000000]
StgValue_83       (write        ) [ 0000000000000000000000000000000000000000]
StgValue_84       (write        ) [ 0000000000000000000000000000000000000000]
StgValue_85       (write        ) [ 0000000000000000000000000000000000000000]
StgValue_86       (write        ) [ 0000000000000000000000000000000000000000]
iic_V_addr_3_resp (writeresp    ) [ 0000000000000000000000000000000000000000]
iic_V_addr_4      (getelementptr) [ 0000000000000000000000000000000011111110]
iic_V_load_2_req  (readreq      ) [ 0000000000000000000000000000000000000000]
iic_V_addr_4_read (read         ) [ 0000000000000000000000000000000000000001]
StgValue_101      (specbitsmap  ) [ 0000000000000000000000000000000000000000]
StgValue_102      (specbitsmap  ) [ 0000000000000000000000000000000000000000]
StgValue_103      (specbitsmap  ) [ 0000000000000000000000000000000000000000]
StgValue_104      (specbitsmap  ) [ 0000000000000000000000000000000000000000]
StgValue_105      (specbitsmap  ) [ 0000000000000000000000000000000000000000]
StgValue_106      (specbitsmap  ) [ 0000000000000000000000000000000000000000]
StgValue_107      (specbitsmap  ) [ 0000000000000000000000000000000000000000]
StgValue_108      (specbitsmap  ) [ 0000000000000000000000000000000000000000]
StgValue_109      (specbitsmap  ) [ 0000000000000000000000000000000000000000]
StgValue_110      (specbitsmap  ) [ 0000000000000000000000000000000000000000]
StgValue_111      (specbitsmap  ) [ 0000000000000000000000000000000000000000]
StgValue_112      (specbitsmap  ) [ 0000000000000000000000000000000000000000]
StgValue_113      (specbitsmap  ) [ 0000000000000000000000000000000000000000]
StgValue_114      (spectopmodule) [ 0000000000000000000000000000000000000000]
StgValue_115      (specinterface) [ 0000000000000000000000000000000000000000]
StgValue_116      (specinterface) [ 0000000000000000000000000000000000000000]
StgValue_117      (specinterface) [ 0000000000000000000000000000000000000000]
StgValue_118      (specinterface) [ 0000000000000000000000000000000000000000]
StgValue_119      (specinterface) [ 0000000000000000000000000000000000000000]
StgValue_120      (specinterface) [ 0000000000000000000000000000000000000000]
StgValue_121      (specinterface) [ 0000000000000000000000000000000000000000]
StgValue_122      (specinterface) [ 0000000000000000000000000000000000000000]
StgValue_123      (specinterface) [ 0000000000000000000000000000000000000000]
StgValue_124      (specinterface) [ 0000000000000000000000000000000000000000]
StgValue_125      (specinterface) [ 0000000000000000000000000000000000000000]
StgValue_126      (specinterface) [ 0000000000000000000000000000000000000000]
StgValue_127      (specinterface) [ 0000000000000000000000000000000000000000]
StgValue_128      (specinterface) [ 0000000000000000000000000000000000000000]
StgValue_129      (write        ) [ 0000000000000000000000000000000000000000]
StgValue_130      (ret          ) [ 0000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="iic_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iic_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stat_reg_outValue1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stat_reg_outValue1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stat_reg_outValue2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stat_reg_outValue2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stat_reg_outValue3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stat_reg_outValue3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stat_reg_outValue4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stat_reg_outValue4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ctrl_reg_outValue_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl_reg_outValue_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="empty_pirq_outValue_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_pirq_outValue_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="full_pirq_outValue_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full_pirq_outValue_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tx_fifo_outValue1_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_fifo_outValue1_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="tx_fifo_outValue2_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_fifo_outValue2_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="tx_fifo_outValue3_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_fifo_outValue3_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="rx_fifo_outValue_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_fifo_outValue_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="length1_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="length1_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="iiccomm3_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="grp_writeresp_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="iic_V_load_req/1 iic_V_addr_req/9 iic_V_addr_resp/11 "/>
</bind>
</comp>

<comp id="89" class="1004" name="iic_V_addr_read_read_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="7"/>
<pin id="92" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_V_addr_read/8 "/>
</bind>
</comp>

<comp id="95" class="1004" name="StgValue_50_write_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="0" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="0" index="2" bw="32" slack="2"/>
<pin id="99" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_50/10 "/>
</bind>
</comp>

<comp id="102" class="1004" name="StgValue_51_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="7" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_51/10 "/>
</bind>
</comp>

<comp id="110" class="1004" name="StgValue_52_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="9"/>
<pin id="113" dir="0" index="2" bw="5" slack="0"/>
<pin id="114" dir="0" index="3" bw="1" slack="0"/>
<pin id="115" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_52/10 "/>
</bind>
</comp>

<comp id="119" class="1004" name="StgValue_53_write_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="0" index="2" bw="5" slack="0"/>
<pin id="123" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_53/10 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_writeresp_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="1" slack="0"/>
<pin id="131" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="iic_V_addr_1_req/10 iic_V_addr_1_resp/12 "/>
</bind>
</comp>

<comp id="134" class="1004" name="StgValue_56_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_56/10 "/>
</bind>
</comp>

<comp id="142" class="1004" name="StgValue_57_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="10" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_57/10 "/>
</bind>
</comp>

<comp id="150" class="1004" name="StgValue_58_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="9" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_58/10 "/>
</bind>
</comp>

<comp id="158" class="1004" name="StgValue_59_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="10" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_59/10 "/>
</bind>
</comp>

<comp id="167" class="1004" name="StgValue_61_write_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="0" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="1"/>
<pin id="170" dir="0" index="2" bw="1" slack="0"/>
<pin id="171" dir="0" index="3" bw="1" slack="0"/>
<pin id="172" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_61/11 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_readreq_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="1" slack="0"/>
<pin id="181" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iic_V_load_1_req/17 "/>
</bind>
</comp>

<comp id="184" class="1004" name="iic_V_addr_2_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="7"/>
<pin id="187" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_V_addr_2_read/24 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_writeresp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="iic_V_addr_3_req/24 iic_V_addr_3_resp/26 "/>
</bind>
</comp>

<comp id="196" class="1004" name="StgValue_82_write_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="32" slack="1"/>
<pin id="200" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_82/25 "/>
</bind>
</comp>

<comp id="203" class="1004" name="StgValue_83_write_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="0" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="32" slack="1"/>
<pin id="207" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_83/25 "/>
</bind>
</comp>

<comp id="210" class="1004" name="StgValue_84_write_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="32" slack="1"/>
<pin id="214" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_84/25 "/>
</bind>
</comp>

<comp id="217" class="1004" name="StgValue_85_write_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="0" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="1"/>
<pin id="220" dir="0" index="2" bw="11" slack="0"/>
<pin id="221" dir="0" index="3" bw="1" slack="0"/>
<pin id="222" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_85/25 "/>
</bind>
</comp>

<comp id="226" class="1004" name="StgValue_86_write_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="32" slack="1"/>
<pin id="230" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_86/25 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_readreq_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="iic_V_load_2_req/31 "/>
</bind>
</comp>

<comp id="241" class="1004" name="iic_V_addr_4_read_read_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="7"/>
<pin id="244" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iic_V_addr_4_read/38 "/>
</bind>
</comp>

<comp id="246" class="1004" name="StgValue_129_write_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="0" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="0" index="2" bw="32" slack="1"/>
<pin id="250" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_129/39 "/>
</bind>
</comp>

<comp id="253" class="1004" name="iic_V_addr_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="30" slack="0"/>
<pin id="256" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_V_addr/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="iic_V_addr_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="30" slack="0"/>
<pin id="263" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_V_addr_1/10 "/>
</bind>
</comp>

<comp id="267" class="1004" name="iic_V_addr_2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="30" slack="0"/>
<pin id="270" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_V_addr_2/17 "/>
</bind>
</comp>

<comp id="274" class="1004" name="iic_V_addr_3_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="30" slack="0"/>
<pin id="277" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_V_addr_3/24 "/>
</bind>
</comp>

<comp id="281" class="1004" name="iic_V_addr_4_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="30" slack="0"/>
<pin id="284" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iic_V_addr_4/31 "/>
</bind>
</comp>

<comp id="288" class="1005" name="iic_V_addr_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_V_addr "/>
</bind>
</comp>

<comp id="295" class="1005" name="iic_V_addr_read_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="2"/>
<pin id="297" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="iic_V_addr_read "/>
</bind>
</comp>

<comp id="300" class="1005" name="iic_V_addr_1_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_V_addr_1 "/>
</bind>
</comp>

<comp id="306" class="1005" name="iic_V_addr_2_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_V_addr_2 "/>
</bind>
</comp>

<comp id="312" class="1005" name="iic_V_addr_2_read_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_V_addr_2_read "/>
</bind>
</comp>

<comp id="320" class="1005" name="iic_V_addr_3_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_V_addr_3 "/>
</bind>
</comp>

<comp id="326" class="1005" name="iic_V_addr_4_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_V_addr_4 "/>
</bind>
</comp>

<comp id="332" class="1005" name="iic_V_addr_4_read_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iic_V_addr_4_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="28" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="30" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="93"><net_src comp="32" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="34" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="100"><net_src comp="36" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="38" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="116"><net_src comp="40" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="42" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="118"><net_src comp="44" pin="0"/><net_sink comp="110" pin=3"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="42" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="132"><net_src comp="34" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="139"><net_src comp="36" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="147"><net_src comp="36" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="16" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="48" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="157"><net_src comp="50" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="52" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="166"><net_src comp="54" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="173"><net_src comp="40" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="30" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="175"><net_src comp="44" pin="0"/><net_sink comp="167" pin=3"/></net>

<net id="176"><net_src comp="54" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="30" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="188"><net_src comp="32" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="34" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="201"><net_src comp="36" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="2" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="36" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="4" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="36" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="6" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="223"><net_src comp="40" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="60" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="225"><net_src comp="44" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="231"><net_src comp="36" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="8" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="54" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="239"><net_src comp="28" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="30" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="245"><net_src comp="32" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="36" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="22" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="0" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="26" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="259"><net_src comp="253" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="264"><net_src comp="0" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="46" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="266"><net_src comp="260" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="271"><net_src comp="0" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="56" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="273"><net_src comp="267" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="278"><net_src comp="0" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="58" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="280"><net_src comp="274" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="285"><net_src comp="0" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="62" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="287"><net_src comp="281" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="291"><net_src comp="253" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="294"><net_src comp="288" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="298"><net_src comp="89" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="303"><net_src comp="260" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="309"><net_src comp="267" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="315"><net_src comp="184" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="318"><net_src comp="312" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="319"><net_src comp="312" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="323"><net_src comp="274" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="329"><net_src comp="281" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="335"><net_src comp="241" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="246" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: iic_V | {9 10 11 12 13 14 15 16 24 25 26 27 28 29 30 }
	Port: stat_reg_outValue1_V | {25 }
	Port: stat_reg_outValue2_V | {25 }
	Port: stat_reg_outValue3_V | {25 }
	Port: stat_reg_outValue4_V | {25 }
	Port: ctrl_reg_outValue_V | {10 }
	Port: empty_pirq_outValue_V | {10 }
	Port: full_pirq_outValue_V | {10 }
	Port: tx_fifo_outValue1_V | {10 }
	Port: tx_fifo_outValue2_V | {10 }
	Port: tx_fifo_outValue3_V | {10 }
	Port: rx_fifo_outValue_V | {39 }
	Port: length1_V | {10 }
 - Input state : 
	Port: iiccomm3 : iic_V | {1 2 3 4 5 6 7 8 17 18 19 20 21 22 23 24 31 32 33 34 35 36 37 38 }
  - Chain level:
	State 1
		iic_V_load_req : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		iic_V_addr_1_req : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		iic_V_load_1_req : 1
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		iic_V_addr_3_req : 1
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
		iic_V_load_2_req : 1
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|
| Operation|        Functional Unit        |
|----------|-------------------------------|
|          |      grp_writeresp_fu_82      |
| writeresp|      grp_writeresp_fu_127     |
|          |      grp_writeresp_fu_189     |
|----------|-------------------------------|
|          |   iic_V_addr_read_read_fu_89  |
|   read   | iic_V_addr_2_read_read_fu_184 |
|          | iic_V_addr_4_read_read_fu_241 |
|----------|-------------------------------|
|          |    StgValue_50_write_fu_95    |
|          |    StgValue_51_write_fu_102   |
|          |    StgValue_52_write_fu_110   |
|          |    StgValue_53_write_fu_119   |
|          |    StgValue_56_write_fu_134   |
|          |    StgValue_57_write_fu_142   |
|          |    StgValue_58_write_fu_150   |
|   write  |    StgValue_59_write_fu_158   |
|          |    StgValue_61_write_fu_167   |
|          |    StgValue_82_write_fu_196   |
|          |    StgValue_83_write_fu_203   |
|          |    StgValue_84_write_fu_210   |
|          |    StgValue_85_write_fu_217   |
|          |    StgValue_86_write_fu_226   |
|          |   StgValue_129_write_fu_246   |
|----------|-------------------------------|
|  readreq |       grp_readreq_fu_177      |
|          |       grp_readreq_fu_234      |
|----------|-------------------------------|
|   Total  |                               |
|----------|-------------------------------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   iic_V_addr_1_reg_300  |   32   |
|iic_V_addr_2_read_reg_312|   32   |
|   iic_V_addr_2_reg_306  |   32   |
|   iic_V_addr_3_reg_320  |   32   |
|iic_V_addr_4_read_reg_332|   32   |
|   iic_V_addr_4_reg_326  |   32   |
| iic_V_addr_read_reg_295 |   32   |
|    iic_V_addr_reg_288   |   32   |
+-------------------------+--------+
|          Total          |   256  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_writeresp_fu_82 |  p0  |   3  |   1  |    3   |
|  grp_writeresp_fu_82 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_127 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_127 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_177  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_189 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_189 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_234  |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   327  || 14.1977 ||    45   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   14   |    -   |   45   |
|  Register |    -   |   256  |    -   |
+-----------+--------+--------+--------+
|   Total   |   14   |   256  |   45   |
+-----------+--------+--------+--------+
