#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Sun Sep 17 00:49:08 2017
# Process ID: 828
# Current directory: D:/ACAProject/Pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8028 D:\ACAProject\Pipeline\Pipeline.xpr
# Log file: D:/ACAProject/Pipeline/vivado.log
# Journal file: D:/ACAProject/Pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ACAProject/Pipeline/Pipeline.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 691.609 ; gain = 90.191
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RegFile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RegFile_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RegFile_tb_behav xil_defaultlib.RegFile_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture bench of entity xil_defaultlib.regfile_tb
Built simulation snapshot RegFile_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xsim.dir/RegFile_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 17 00:55:18 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 697.930 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "RegFile_tb_behav -key {Behavioral:sim_1:Functional:RegFile_tb} -tclbatch {RegFile_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source RegFile_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 703.500 ; gain = 5.570
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RegFile_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 703.500 ; gain = 5.570
run 3 ns
run 3 ns
run 3 ns
run 3 ns
run 3 ns
run 3 ns
run 3 ns
run 3 ns
run 3 ns
run 3 ns
run 3 ns
run 3 ns
run 3 ns
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RegFile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RegFile_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RegFile_tb_behav xil_defaultlib.RegFile_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture bench of entity xil_defaultlib.regfile_tb
Built simulation snapshot RegFile_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'relaunch_xsim_kernel' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RegFile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RegFile_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RegFile_tb_behav xil_defaultlib.RegFile_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture bench of entity xil_defaultlib.regfile_tb
Built simulation snapshot RegFile_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
WARNING: [Simulator 45-19] The specified log file simulate.log could not be opened.
Vivado Simulator 2016.1
Time resolution is 1 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run 3 ns
run 3 ns
run 3 ns
run 3 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 10 ns
run 10 ns
add_bp {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd} 45
run 10 ns
Stopped at time : 125 ns : File "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" Line 45
step
Stopped at time : 130 ns : File "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd" Line 92
step
Stopped at time : 130 ns : File "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd" Line 93
step
Stopped at time : 130 ns : File "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd" Line 94
step
Stopped at time : 130 ns : File "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd" Line 95
step
Stopped at time : 130 ns : File "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd" Line 96
step
Stopped at time : 130 ns : File "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd" Line 125
step
Stopped at time : 130 ns : File "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd" Line 126
step
Stopped at time : 130 ns : File "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" Line 45
step
Stopped at time : 135 ns : File "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd" Line 127
step
Stopped at time : 135 ns : File "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd" Line 128
step
Stopped at time : 135 ns : File "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" Line 45
step
Stopped at time : 140 ns : File "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd" Line 99
step
Stopped at time : 140 ns : File "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd" Line 100
step
Stopped at time : 140 ns : File "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd" Line 125
step
Stopped at time : 140 ns : File "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd" Line 126
step
Stopped at time : 140 ns : File "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" Line 45
step
Stopped at time : 145 ns : File "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd" Line 127
step
Stopped at time : 145 ns : File "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd" Line 128
step
Stopped at time : 145 ns : File "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" Line 45
step
Stopped at time : 150 ns : File "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd" Line 101
step
Stopped at time : 150 ns : File "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd" Line 102
step
Stopped at time : 150 ns : File "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd" Line 125
step
Stopped at time : 150 ns : File "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd" Line 126
remove_bps -file {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd} -line 45
add_bp {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd} 46
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RegFile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RegFile_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RegFile_tb_behav xil_defaultlib.RegFile_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture bench of entity xil_defaultlib.regfile_tb
Built simulation snapshot RegFile_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xsim.dir/RegFile_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 17 01:22:13 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "RegFile_tb_behav -key {Behavioral:sim_1:Functional:RegFile_tb} -tclbatch {RegFile_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
ERROR: [Simtcl 6-50] Simulation engine failed to start: The Simulation shut down unexpectedly during initialization.
Please see the Tcl Console or the Messages for details.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:57 . Memory (MB): peak = 774.652 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RegFile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RegFile_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RegFile_tb_behav xil_defaultlib.RegFile_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture bench of entity xil_defaultlib.regfile_tb
Built simulation snapshot RegFile_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xsim.dir/RegFile_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 17 01:24:36 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "RegFile_tb_behav -key {Behavioral:sim_1:Functional:RegFile_tb} -tclbatch {RegFile_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-4707] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:32 . Memory (MB): peak = 774.652 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_runs impl_1 -jobs 2
[Sun Sep 17 01:26:06 2017] Launched impl_1...
Run output will be captured here: D:/ACAProject/Pipeline/Pipeline.runs/impl_1/runme.log
reset_run impl_1 -noclean_dir 
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RegFile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RegFile_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RegFile_tb_behav xil_defaultlib.RegFile_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture bench of entity xil_defaultlib.regfile_tb
Built simulation snapshot RegFile_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xsim.dir/RegFile_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 17 01:27:38 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "RegFile_tb_behav -key {Behavioral:sim_1:Functional:RegFile_tb} -tclbatch {RegFile_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source RegFile_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RegFile_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 774.652 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 4 ns
run 4 ns
run 4 ns
step
Stopped at time : 115 ns : File "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd" Line 125
step
Stopped at time : 115 ns : File "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd" Line 126
step
Stopped at time : 115 ns : File "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" Line 45
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/PipelineCPU/PipelineCPU.bd}
Adding cell -- xilinx.com:module_ref:RegFile:1.0 - RegFile_0
Successfully read diagram <PipelineCPU> from BD file <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/PipelineCPU/PipelineCPU.bd>
delete_bd_objs [get_bd_cells RegFile_0]
generate_target all [get_files  D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/PipelineCPU/PipelineCPU.bd]
VHDL Output written to : D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/PipelineCPU/hdl/PipelineCPU.vhd
VHDL Output written to : D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/PipelineCPU/hdl/PipelineCPU_wrapper.vhd
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/PipelineCPU/PipelineCPU.bd> 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Exporting to file D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/PipelineCPU/hw_handoff/PipelineCPU.hwh
Generated Block Design Tcl file D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/PipelineCPU/hw_handoff/PipelineCPU_bd.tcl
Generated Hardware Definition File D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/PipelineCPU/hdl/PipelineCPU.hwdef
export_ip_user_files -of_objects [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/PipelineCPU/PipelineCPU.bd] -no_script -force -quiet
export_simulation -of_objects [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/PipelineCPU/PipelineCPU.bd] -directory D:/ACAProject/Pipeline/Pipeline.ip_user_files/sim_scripts -ip_user_files_dir D:/ACAProject/Pipeline/Pipeline.ip_user_files -ipstatic_source_dir D:/ACAProject/Pipeline/Pipeline.ip_user_files/ipstatic -force -quiet
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/PipelineCPU/PipelineCPU.bd}
create_bd_cell -type module -reference RegFile RegFile_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
save_bd_design
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/PipelineCPU/PipelineCPU.bd> 
update_module_reference PipelineCPU_RegFile_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/PipelineCPU/PipelineCPU.bd'
INFO: [IP_Flow 19-1972] Upgraded PipelineCPU_RegFile_0_0 from RegFile_v1_0 1.0 to RegFile_v1_0 1.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'EN_I'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'module reference PipelineCPU_RegFile_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'module reference PipelineCPU_RegFile_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/PipelineCPU/PipelineCPU.bd> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RegFile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RegFile_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RegFile_tb_behav xil_defaultlib.RegFile_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-704] formal en_i has no actual or default value [D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd:30]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit regfile_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib [D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd:1]
[Sun Sep 17 14:22:22 2017] Launched synth_1...
Run output will be captured here: D:/ACAProject/Pipeline/Pipeline.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RegFile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RegFile_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RegFile_tb_behav xil_defaultlib.RegFile_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-704] formal en_i has no actual or default value [D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd:30]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit regfile_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RegFile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RegFile_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile_tb
ERROR: [VRFC 10-1412] syntax error near in [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd:43]
ERROR: [VRFC 10-91] en_i is not declared [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd:56]
ERROR: [VRFC 10-91] wen_i is not declared [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd:57]
ERROR: [VRFC 10-91] wen_i is not declared [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd:75]
ERROR: [VRFC 10-91] wen_i is not declared [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd:82]
ERROR: [VRFC 10-91] wen_i is not declared [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd:89]
ERROR: [VRFC 10-91] wen_i is not declared [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd:96]
ERROR: [VRFC 10-91] wen_i is not declared [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd:109]
ERROR: [VRFC 10-91] wen_i is not declared [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd:114]
ERROR: [VRFC 10-1504] unit bench ignored due to previous errors [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd:28]
INFO: [VRFC 10-240] VHDL file D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RegFile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RegFile_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RegFile_tb_behav xil_defaultlib.RegFile_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture bench of entity xil_defaultlib.regfile_tb
Built simulation snapshot RegFile_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xsim.dir/RegFile_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 17 14:35:55 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "RegFile_tb_behav -key {Behavioral:sim_1:Functional:RegFile_tb} -tclbatch {RegFile_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source RegFile_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RegFile_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 978.602 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_bd_design {D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/PipelineCPU/PipelineCPU.bd}
make_wrapper -files [get_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/PipelineCPU/PipelineCPU.bd] -top
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/RegFile_0/CLK_I
/RegFile_0/EN_I
/RegFile_0/WEN_I
/RegFile_0/WSEL_I
/RegFile_0/WD_I
/RegFile_0/IR_I

VHDL Output written to : D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/PipelineCPU/hdl/PipelineCPU.vhd
VHDL Output written to : D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/PipelineCPU/hdl/PipelineCPU_wrapper.vhd
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/PipelineCPU/PipelineCPU.bd> 
add_files -norecurse D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/PipelineCPU/hdl/PipelineCPU_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd w ]
add_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd
update_compile_order -fileset sources_1
update_module_reference PipelineCPU_RegFile_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/PipelineCPU/PipelineCPU.bd'
INFO: [IP_Flow 19-1972] Upgraded PipelineCPU_RegFile_0_0 from RegFile_v1_0 1.0 to RegFile_v1_0 1.0
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/PipelineCPU/PipelineCPU.bd> 
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd w ]
add_files -fileset sim_1 D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'RegFile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RegFile_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/RegFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/imports/new/RegFile_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegFile_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RegFile_tb_behav xil_defaultlib.RegFile_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.RegFile [regfile_default]
Compiling architecture bench of entity xil_defaultlib.regfile_tb
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Built simulation snapshot RegFile_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-4704] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 994.703 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property top DataMem_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'DataMem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj DataMem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem
ERROR: [VRFC 10-91] to_integer is not declared [D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd:43]
ERROR: [VRFC 10-91] to_integer is not declared [D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd:45]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd:34]
INFO: [VRFC 10-240] VHDL file D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'DataMem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj DataMem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem_tb
ERROR: [VRFC 10-1449] this construct is only supported in VHDL 1076-2008 [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd:65]
ERROR: [VRFC 10-1449] this construct is only supported in VHDL 1076-2008 [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd:66]
ERROR: [VRFC 10-1449] this construct is only supported in VHDL 1076-2008 [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd:71]
ERROR: [VRFC 10-1449] this construct is only supported in VHDL 1076-2008 [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd:72]
ERROR: [VRFC 10-1449] this construct is only supported in VHDL 1076-2008 [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd:77]
ERROR: [VRFC 10-1449] this construct is only supported in VHDL 1076-2008 [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd:78]
ERROR: [VRFC 10-1449] this construct is only supported in VHDL 1076-2008 [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd:83]
ERROR: [VRFC 10-1449] this construct is only supported in VHDL 1076-2008 [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd:84]
ERROR: [VRFC 10-1449] this construct is only supported in VHDL 1076-2008 [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd:89]
ERROR: [VRFC 10-1449] this construct is only supported in VHDL 1076-2008 [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd:90]
ERROR: [VRFC 10-1449] this construct is only supported in VHDL 1076-2008 [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd:95]
ERROR: [VRFC 10-1449] this construct is only supported in VHDL 1076-2008 [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd:96]
ERROR: [VRFC 10-1504] unit bench ignored due to previous errors [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd:28]
INFO: [VRFC 10-240] VHDL file D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'DataMem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj DataMem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DataMem_tb_behav xil_defaultlib.DataMem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 12 elements ; expected 32 [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd:66]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit datamem_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'DataMem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj DataMem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DataMem_tb_behav xil_defaultlib.DataMem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 10 elements ; formal add_i expects 32 [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd:55]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit datamem_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'DataMem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj DataMem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DataMem_tb_behav xil_defaultlib.DataMem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 28 elements ; expected 10 [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd:66]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit datamem_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'DataMem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj DataMem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DataMem_tb_behav xil_defaultlib.DataMem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 12 elements ; expected 10 [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd:66]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit datamem_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'DataMem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj DataMem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem_tb
ERROR: [VRFC 10-1412] syntax error near ' [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd:66]
ERROR: [VRFC 10-1412] syntax error near ' [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd:72]
ERROR: [VRFC 10-1412] syntax error near ' [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd:78]
ERROR: [VRFC 10-1412] syntax error near ' [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd:84]
ERROR: [VRFC 10-1412] syntax error near ' [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd:90]
ERROR: [VRFC 10-1412] syntax error near ' [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd:96]
ERROR: [VRFC 10-1504] unit bench ignored due to previous errors [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd:28]
INFO: [VRFC 10-240] VHDL file D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'DataMem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj DataMem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem_tb
ERROR: [VRFC 10-487] character ''' is not in element type std_logic [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd:78]
ERROR: [VRFC 10-1504] unit bench ignored due to previous errors [D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd:28]
INFO: [VRFC 10-240] VHDL file D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'DataMem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj DataMem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DataMem_tb_behav xil_defaultlib.DataMem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.DataMem [datamem_default]
Compiling architecture bench of entity xil_defaultlib.datamem_tb
Built simulation snapshot DataMem_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xsim.dir/DataMem_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 18 00:10:05 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "DataMem_tb_behav -key {Behavioral:sim_1:Functional:DataMem_tb} -tclbatch {DataMem_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
ERROR: [Simtcl 6-50] Simulation engine failed to start: The Simulation shut down unexpectedly during initialization.
Please see the Tcl Console or the Messages for details.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:02:00 . Memory (MB): peak = 994.703 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'DataMem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
"xvhdl -m64 --relax -prj DataMem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/DataMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem
INFO: [VRFC 10-163] Analyzing VHDL file "D:/ACAProject/Pipeline/Pipeline.srcs/sim_1/new/DataMem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMem_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c1687369d13444b18ba1dc54c79fdcd1 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DataMem_tb_behav xil_defaultlib.DataMem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.DataMem [datamem_default]
Compiling architecture bench of entity xil_defaultlib.datamem_tb
Built simulation snapshot DataMem_tb_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav/xsim.dir/DataMem_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Sep 18 00:12:09 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ACAProject/Pipeline/Pipeline.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "DataMem_tb_behav -key {Behavioral:sim_1:Functional:DataMem_tb} -tclbatch {DataMem_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source DataMem_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DataMem_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 994.703 ; gain = 0.000
run 100 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
run 4 ns
run 4 ns
run 4 ns
set_property -name {xsim.simulate.runtime} -value {0ns} -objects [get_filesets sim_1]
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
run 4 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/ALU.vhd w ]
add_files D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/new/ALU.vhd
update_compile_order -fileset sources_1
update_module_reference PipelineCPU_RegFile_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/PipelineCPU/PipelineCPU.bd'
INFO: [IP_Flow 19-1972] Upgraded PipelineCPU_RegFile_0_0 from RegFile_v1_0 1.0 to RegFile_v1_0 1.0
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/PipelineCPU/PipelineCPU.bd> 
update_module_reference PipelineCPU_RegFile_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/PipelineCPU/PipelineCPU.bd'
INFO: [IP_Flow 19-1972] Upgraded PipelineCPU_RegFile_0_0 from RegFile_v1_0 1.0 to RegFile_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'IR_I'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'RD_O'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'RSADD_I'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'RTADD_I'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'RT_O'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'module reference PipelineCPU_RegFile_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'module reference PipelineCPU_RegFile_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:/ACAProject/Pipeline/Pipeline.srcs/sources_1/bd/PipelineCPU/PipelineCPU.bd> 
