-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity flashMemAccess is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    flashAggregateMemCmd_1_dout : IN STD_LOGIC_VECTOR (45 downto 0);
    flashAggregateMemCmd_1_empty_n : IN STD_LOGIC;
    flashAggregateMemCmd_1_read : OUT STD_LOGIC;
    wrDataIn_V_V_TVALID : IN STD_LOGIC;
    rdDataOut_V_V_TREADY : IN STD_LOGIC;
    rdDataOut_V_V_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    rdDataOut_V_V_TVALID : OUT STD_LOGIC;
    wrDataIn_V_V_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    wrDataIn_V_V_TREADY : OUT STD_LOGIC );
end;


architecture behav of flashMemAccess is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_iter0_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_ST_iter1_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_iter2_fsm_state3 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_iter1_fsm_state0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_iter2_fsm_state0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv13_1FFF : STD_LOGIC_VECTOR (12 downto 0) := "1111111111111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_iter0_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    signal ap_CS_iter0_fsm_state1 : STD_LOGIC;
    signal ap_CS_iter1_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    signal ap_CS_iter1_fsm_state0 : STD_LOGIC;
    signal ap_CS_iter2_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    signal ap_CS_iter2_fsm_state0 : STD_LOGIC;
    signal tmp_nbreadreq_fu_76_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op11_read_state1 : BOOLEAN;
    signal inputWord_rdOrWr_V_l_load_fu_182_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_nbreadreq_fu_90_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op35_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal rdDataOut_V_V_1_ack_in : STD_LOGIC;
    signal memState_load_reg_250 : STD_LOGIC_VECTOR (0 downto 0);
    signal inputWord_rdOrWr_V_l_reg_254 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op46_write_state2 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal ap_CS_iter1_fsm_state2 : STD_LOGIC;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal memState_load_reg_250_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal inputWord_rdOrWr_V_l_reg_254_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op56_write_state3 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_CS_iter2_fsm_state3 : STD_LOGIC;
    signal rdDataOut_V_V_1_data_out : STD_LOGIC_VECTOR (63 downto 0);
    signal rdDataOut_V_V_1_vld_in : STD_LOGIC;
    signal rdDataOut_V_V_1_vld_out : STD_LOGIC;
    signal rdDataOut_V_V_1_ack_out : STD_LOGIC;
    signal rdDataOut_V_V_1_payload_A : STD_LOGIC_VECTOR (63 downto 0);
    signal rdDataOut_V_V_1_payload_B : STD_LOGIC_VECTOR (63 downto 0);
    signal rdDataOut_V_V_1_sel_rd : STD_LOGIC := '0';
    signal rdDataOut_V_V_1_sel_wr : STD_LOGIC := '0';
    signal rdDataOut_V_V_1_sel : STD_LOGIC;
    signal rdDataOut_V_V_1_load_A : STD_LOGIC;
    signal rdDataOut_V_V_1_load_B : STD_LOGIC;
    signal rdDataOut_V_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal rdDataOut_V_V_1_state_cmp_full : STD_LOGIC;
    signal memState : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal inputWord_address_V : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal inputWord_count_V : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    signal inputWord_rdOrWr_V : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal memArray_V_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal memArray_V_ce0 : STD_LOGIC;
    signal memArray_V_we0 : STD_LOGIC;
    signal memArray_V_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal rdDataOut_V_V_TDATA_blk_n : STD_LOGIC;
    signal wrDataIn_V_V_TDATA_blk_n : STD_LOGIC;
    signal flashAggregateMemCmd_1_blk_n : STD_LOGIC;
    signal grp_fu_134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_fu_236_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_9_i_fu_245_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_4_fu_186_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_150_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_139_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_2_fu_232_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_fu_241_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_iter0_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_iter1_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_iter2_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_condition_364 : BOOLEAN;

    component flashMemAccess_memArray_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    memArray_V_U : component flashMemAccess_memArray_V
    generic map (
        DataWidth => 64,
        AddressRange => 65536,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => memArray_V_address0,
        ce0 => memArray_V_ce0,
        we0 => memArray_V_we0,
        d0 => wrDataIn_V_V_TDATA,
        q0 => memArray_V_q0);





    ap_CS_iter0_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
            else
                ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter1_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
            else
                ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter2_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
            else
                ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((rdDataOut_V_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    rdDataOut_V_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                rdDataOut_V_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((rdDataOut_V_V_1_ack_out = ap_const_logic_1) and (rdDataOut_V_V_1_vld_out = ap_const_logic_1))) then 
                                        rdDataOut_V_V_1_sel_rd <= not(rdDataOut_V_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    rdDataOut_V_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                rdDataOut_V_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((rdDataOut_V_V_1_ack_in = ap_const_logic_1) and (rdDataOut_V_V_1_vld_in = ap_const_logic_1))) then 
                                        rdDataOut_V_V_1_sel_wr <= not(rdDataOut_V_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    rdDataOut_V_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                rdDataOut_V_V_1_state <= ap_const_lv2_0;
            else
                if ((((rdDataOut_V_V_1_vld_in = ap_const_logic_0) and (rdDataOut_V_V_1_state = ap_const_lv2_2)) or ((rdDataOut_V_V_1_vld_in = ap_const_logic_0) and (rdDataOut_V_V_1_ack_out = ap_const_logic_1) and (rdDataOut_V_V_1_state = ap_const_lv2_3)))) then 
                    rdDataOut_V_V_1_state <= ap_const_lv2_2;
                elsif ((((rdDataOut_V_V_1_ack_out = ap_const_logic_0) and (rdDataOut_V_V_1_state = ap_const_lv2_1)) or ((rdDataOut_V_V_1_ack_out = ap_const_logic_0) and (rdDataOut_V_V_1_vld_in = ap_const_logic_1) and (rdDataOut_V_V_1_state = ap_const_lv2_3)))) then 
                    rdDataOut_V_V_1_state <= ap_const_lv2_1;
                elsif (((not(((rdDataOut_V_V_1_vld_in = ap_const_logic_0) and (rdDataOut_V_V_1_ack_out = ap_const_logic_1))) and not(((rdDataOut_V_V_1_ack_out = ap_const_logic_0) and (rdDataOut_V_V_1_vld_in = ap_const_logic_1))) and (rdDataOut_V_V_1_state = ap_const_lv2_3)) or ((rdDataOut_V_V_1_ack_out = ap_const_logic_1) and (rdDataOut_V_V_1_state = ap_const_lv2_1)) or ((rdDataOut_V_V_1_vld_in = ap_const_logic_1) and (rdDataOut_V_V_1_state = ap_const_lv2_2)))) then 
                    rdDataOut_V_V_1_state <= ap_const_lv2_3;
                else 
                    rdDataOut_V_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    inputWord_address_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_const_boolean_1 = ap_block_state2_io)) or ((wrDataIn_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op35_read_state1 = ap_const_boolean_1)) or ((flashAggregateMemCmd_1_empty_n = ap_const_logic_0) and (ap_predicate_op11_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((rdDataOut_V_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))))) and (tmp_1_nbreadreq_fu_90_p3 = ap_const_lv1_1) and (inputWord_rdOrWr_V = ap_const_lv1_1) and (grp_fu_134_p2 = ap_const_lv1_0) and (memState = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_const_boolean_1 = ap_block_state2_io)) or ((wrDataIn_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op35_read_state1 = ap_const_boolean_1)) or ((flashAggregateMemCmd_1_empty_n = ap_const_logic_0) and (ap_predicate_op11_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((rdDataOut_V_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))))) and (inputWord_rdOrWr_V_l_load_fu_182_p1 = ap_const_lv1_0) and (grp_fu_134_p2 = ap_const_lv1_0) and (memState = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1)))) then 
                inputWord_address_V <= grp_fu_150_p2;
            elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_const_boolean_1 = ap_block_state2_io)) or ((wrDataIn_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op35_read_state1 = ap_const_boolean_1)) or ((flashAggregateMemCmd_1_empty_n = ap_const_logic_0) and (ap_predicate_op11_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((rdDataOut_V_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))))) and (tmp_nbreadreq_fu_76_p3 = ap_const_lv1_1) and (memState = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
                inputWord_address_V <= tmp_4_fu_186_p1;
            end if; 
        end if;
    end process;

    inputWord_count_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_const_boolean_1 = ap_block_state2_io)) or ((wrDataIn_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op35_read_state1 = ap_const_boolean_1)) or ((flashAggregateMemCmd_1_empty_n = ap_const_logic_0) and (ap_predicate_op11_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((rdDataOut_V_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))))) and (tmp_1_nbreadreq_fu_90_p3 = ap_const_lv1_1) and (inputWord_rdOrWr_V = ap_const_lv1_1) and (grp_fu_134_p2 = ap_const_lv1_0) and (memState = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_const_boolean_1 = ap_block_state2_io)) or ((wrDataIn_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op35_read_state1 = ap_const_boolean_1)) or ((flashAggregateMemCmd_1_empty_n = ap_const_logic_0) and (ap_predicate_op11_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((rdDataOut_V_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))))) and (inputWord_rdOrWr_V_l_load_fu_182_p1 = ap_const_lv1_0) and (grp_fu_134_p2 = ap_const_lv1_0) and (memState = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1)))) then 
                inputWord_count_V <= grp_fu_139_p2;
            elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_const_boolean_1 = ap_block_state2_io)) or ((wrDataIn_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op35_read_state1 = ap_const_boolean_1)) or ((flashAggregateMemCmd_1_empty_n = ap_const_logic_0) and (ap_predicate_op11_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((rdDataOut_V_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))))) and (tmp_nbreadreq_fu_76_p3 = ap_const_lv1_1) and (memState = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
                inputWord_count_V <= flashAggregateMemCmd_1_dout(44 downto 32);
            end if; 
        end if;
    end process;

    memState_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_const_boolean_1 = ap_block_state2_io)) or ((wrDataIn_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op35_read_state1 = ap_const_boolean_1)) or ((flashAggregateMemCmd_1_empty_n = ap_const_logic_0) and (ap_predicate_op11_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((rdDataOut_V_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))))) and (tmp_1_nbreadreq_fu_90_p3 = ap_const_lv1_1) and (inputWord_rdOrWr_V = ap_const_lv1_1) and (grp_fu_134_p2 = ap_const_lv1_1) and (memState = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_const_boolean_1 = ap_block_state2_io)) or ((wrDataIn_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op35_read_state1 = ap_const_boolean_1)) or ((flashAggregateMemCmd_1_empty_n = ap_const_logic_0) and (ap_predicate_op11_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((rdDataOut_V_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))))) and (grp_fu_134_p2 = ap_const_lv1_1) and (inputWord_rdOrWr_V_l_load_fu_182_p1 = ap_const_lv1_0) and (memState = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1)))) then 
                memState <= ap_const_lv1_0;
            elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_const_boolean_1 = ap_block_state2_io)) or ((wrDataIn_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op35_read_state1 = ap_const_boolean_1)) or ((flashAggregateMemCmd_1_empty_n = ap_const_logic_0) and (ap_predicate_op11_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((rdDataOut_V_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))))) and (tmp_nbreadreq_fu_76_p3 = ap_const_lv1_1) and (memState = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
                memState <= ap_const_lv1_1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_const_boolean_1 = ap_block_state2_io)) or ((wrDataIn_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op35_read_state1 = ap_const_boolean_1)) or ((flashAggregateMemCmd_1_empty_n = ap_const_logic_0) and (ap_predicate_op11_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((rdDataOut_V_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))))) and (tmp_nbreadreq_fu_76_p3 = ap_const_lv1_1) and (memState = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then
                inputWord_rdOrWr_V <= flashAggregateMemCmd_1_dout(45 downto 45);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_const_boolean_1 = ap_block_state2_io)) or ((wrDataIn_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op35_read_state1 = ap_const_boolean_1)) or ((flashAggregateMemCmd_1_empty_n = ap_const_logic_0) and (ap_predicate_op11_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((rdDataOut_V_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then
                inputWord_rdOrWr_V_l_reg_254 <= inputWord_rdOrWr_V;
                memState_load_reg_250 <= memState;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_boolean_1 = ap_block_state2_io) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((rdDataOut_V_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2))) then
                inputWord_rdOrWr_V_l_reg_254_pp0_iter1_reg <= inputWord_rdOrWr_V_l_reg_254;
                memState_load_reg_250_pp0_iter1_reg <= memState_load_reg_250;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((rdDataOut_V_V_1_load_A = ap_const_logic_1)) then
                rdDataOut_V_V_1_payload_A <= memArray_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((rdDataOut_V_V_1_load_B = ap_const_logic_1)) then
                rdDataOut_V_V_1_payload_B <= memArray_V_q0;
            end if;
        end if;
    end process;

    ap_NS_iter0_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_iter0_fsm, flashAggregateMemCmd_1_empty_n, ap_predicate_op11_read_state1, wrDataIn_V_V_TVALID, ap_predicate_op35_read_state1, rdDataOut_V_V_1_ack_in, ap_block_state2_io, ap_CS_iter1_fsm_state2, ap_block_state3_io, ap_CS_iter2_fsm_state3)
    begin
        case ap_CS_iter0_fsm is
            when ap_ST_iter0_fsm_state1 => 
                ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state1;
            when others =>  
                ap_NS_iter0_fsm <= "X";
        end case;
    end process;

    ap_NS_iter1_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_iter0_fsm_state1, ap_CS_iter1_fsm, flashAggregateMemCmd_1_empty_n, ap_predicate_op11_read_state1, wrDataIn_V_V_TVALID, ap_predicate_op35_read_state1, rdDataOut_V_V_1_ack_in, ap_block_state2_io, ap_CS_iter1_fsm_state2, ap_block_state3_io, ap_CS_iter2_fsm_state3)
    begin
        case ap_CS_iter1_fsm is
            when ap_ST_iter1_fsm_state2 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((wrDataIn_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op35_read_state1 = ap_const_boolean_1)) or ((flashAggregateMemCmd_1_empty_n = ap_const_logic_0) and (ap_predicate_op11_read_state1 = ap_const_boolean_1)))) and not(((ap_const_boolean_1 = ap_block_state2_io) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((rdDataOut_V_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state2;
                elsif ((not(((ap_const_boolean_1 = ap_block_state2_io) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((rdDataOut_V_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))))) and ((ap_const_logic_0 = ap_CS_iter0_fsm_state1) or ((ap_const_logic_1 = ap_CS_iter0_fsm_state1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((wrDataIn_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op35_read_state1 = ap_const_boolean_1)) or ((flashAggregateMemCmd_1_empty_n = ap_const_logic_0) and (ap_predicate_op11_read_state1 = ap_const_boolean_1))))))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state0;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state2;
                end if;
            when ap_ST_iter1_fsm_state0 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_const_boolean_1 = ap_block_state2_io)) or ((wrDataIn_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op35_read_state1 = ap_const_boolean_1)) or ((flashAggregateMemCmd_1_empty_n = ap_const_logic_0) and (ap_predicate_op11_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((rdDataOut_V_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state2;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter1_fsm <= "XX";
        end case;
    end process;

    ap_NS_iter2_fsm_assign_proc : process (ap_done_reg, ap_CS_iter2_fsm, rdDataOut_V_V_1_ack_in, ap_block_state2_io, ap_CS_iter1_fsm_state2, ap_block_state3_io, ap_CS_iter2_fsm_state3)
    begin
        case ap_CS_iter2_fsm is
            when ap_ST_iter2_fsm_state3 => 
                if ((not(((rdDataOut_V_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io) or (ap_done_reg = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_state2_io) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state3;
                elsif ((not(((rdDataOut_V_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io) or (ap_done_reg = ap_const_logic_1))) and ((ap_const_logic_0 = ap_CS_iter1_fsm_state2) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_const_boolean_1 = ap_block_state2_io))))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state0;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state3;
                end if;
            when ap_ST_iter2_fsm_state0 => 
                if ((not(((ap_const_boolean_1 = ap_block_state2_io) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((rdDataOut_V_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state3;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter2_fsm <= "XX";
        end case;
    end process;
    ap_CS_iter0_fsm_state1 <= ap_CS_iter0_fsm(0);
    ap_CS_iter1_fsm_state0 <= ap_CS_iter1_fsm(0);
    ap_CS_iter1_fsm_state2 <= ap_CS_iter1_fsm(1);
    ap_CS_iter2_fsm_state0 <= ap_CS_iter2_fsm(0);
    ap_CS_iter2_fsm_state3 <= ap_CS_iter2_fsm(1);

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, ap_done_reg, flashAggregateMemCmd_1_empty_n, ap_predicate_op11_read_state1, wrDataIn_V_V_TVALID, ap_predicate_op35_read_state1)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((wrDataIn_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op35_read_state1 = ap_const_boolean_1)) or ((flashAggregateMemCmd_1_empty_n = ap_const_logic_0) and (ap_predicate_op11_read_state1 = ap_const_boolean_1)));
    end process;


    ap_block_state2_io_assign_proc : process(rdDataOut_V_V_1_ack_in, ap_predicate_op46_write_state2)
    begin
                ap_block_state2_io <= ((rdDataOut_V_V_1_ack_in = ap_const_logic_0) and (ap_predicate_op46_write_state2 = ap_const_boolean_1));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_io_assign_proc : process(rdDataOut_V_V_1_ack_in, ap_predicate_op56_write_state3)
    begin
                ap_block_state3_io <= ((rdDataOut_V_V_1_ack_in = ap_const_logic_0) and (ap_predicate_op56_write_state3 = ap_const_boolean_1));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(rdDataOut_V_V_1_ack_in)
    begin
                ap_block_state3_pp0_stage0_iter2 <= (rdDataOut_V_V_1_ack_in = ap_const_logic_0);
    end process;


    ap_condition_364_assign_proc : process(ap_start, ap_CS_iter0_fsm_state1, memState)
    begin
                ap_condition_364 <= ((memState = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_start = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, rdDataOut_V_V_1_ack_in, ap_block_state3_io, ap_CS_iter2_fsm_state3)
    begin
        if ((not(((rdDataOut_V_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_iter0_fsm_state1, ap_CS_iter1_fsm_state0, ap_CS_iter2_fsm_state0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_iter2_fsm_state0) and (ap_const_logic_1 = ap_CS_iter1_fsm_state0) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op11_read_state1_assign_proc : process(tmp_nbreadreq_fu_76_p3, memState)
    begin
                ap_predicate_op11_read_state1 <= ((tmp_nbreadreq_fu_76_p3 = ap_const_lv1_1) and (memState = ap_const_lv1_0));
    end process;


    ap_predicate_op35_read_state1_assign_proc : process(tmp_1_nbreadreq_fu_90_p3, memState, inputWord_rdOrWr_V)
    begin
                ap_predicate_op35_read_state1 <= ((tmp_1_nbreadreq_fu_90_p3 = ap_const_lv1_1) and (inputWord_rdOrWr_V = ap_const_lv1_1) and (memState = ap_const_lv1_1));
    end process;


    ap_predicate_op46_write_state2_assign_proc : process(memState_load_reg_250, inputWord_rdOrWr_V_l_reg_254)
    begin
                ap_predicate_op46_write_state2 <= ((memState_load_reg_250 = ap_const_lv1_1) and (inputWord_rdOrWr_V_l_reg_254 = ap_const_lv1_0));
    end process;


    ap_predicate_op56_write_state3_assign_proc : process(memState_load_reg_250_pp0_iter1_reg, inputWord_rdOrWr_V_l_reg_254_pp0_iter1_reg)
    begin
                ap_predicate_op56_write_state3 <= ((memState_load_reg_250_pp0_iter1_reg = ap_const_lv1_1) and (inputWord_rdOrWr_V_l_reg_254_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_done_reg, ap_CS_iter0_fsm_state1, flashAggregateMemCmd_1_empty_n, ap_predicate_op11_read_state1, wrDataIn_V_V_TVALID, ap_predicate_op35_read_state1, rdDataOut_V_V_1_ack_in, ap_block_state2_io, ap_CS_iter1_fsm_state2, ap_block_state3_io, ap_CS_iter2_fsm_state3)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_const_boolean_1 = ap_block_state2_io)) or ((wrDataIn_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op35_read_state1 = ap_const_boolean_1)) or ((flashAggregateMemCmd_1_empty_n = ap_const_logic_0) and (ap_predicate_op11_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((rdDataOut_V_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    flashAggregateMemCmd_1_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_iter0_fsm_state1, flashAggregateMemCmd_1_empty_n, ap_predicate_op11_read_state1)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_start = ap_const_logic_1) and (ap_predicate_op11_read_state1 = ap_const_boolean_1))) then 
            flashAggregateMemCmd_1_blk_n <= flashAggregateMemCmd_1_empty_n;
        else 
            flashAggregateMemCmd_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    flashAggregateMemCmd_1_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_iter0_fsm_state1, flashAggregateMemCmd_1_empty_n, ap_predicate_op11_read_state1, wrDataIn_V_V_TVALID, ap_predicate_op35_read_state1, rdDataOut_V_V_1_ack_in, ap_block_state2_io, ap_CS_iter1_fsm_state2, ap_block_state3_io, ap_CS_iter2_fsm_state3)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_const_boolean_1 = ap_block_state2_io)) or ((wrDataIn_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op35_read_state1 = ap_const_boolean_1)) or ((flashAggregateMemCmd_1_empty_n = ap_const_logic_0) and (ap_predicate_op11_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((rdDataOut_V_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_predicate_op11_read_state1 = ap_const_boolean_1))) then 
            flashAggregateMemCmd_1_read <= ap_const_logic_1;
        else 
            flashAggregateMemCmd_1_read <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_134_p2 <= "1" when (inputWord_count_V = ap_const_lv13_1) else "0";
    grp_fu_139_p2 <= std_logic_vector(unsigned(inputWord_count_V) + unsigned(ap_const_lv13_1FFF));
    grp_fu_150_p2 <= std_logic_vector(unsigned(inputWord_address_V) + unsigned(ap_const_lv32_1));
    inputWord_rdOrWr_V_l_load_fu_182_p1 <= inputWord_rdOrWr_V;

    memArray_V_address0_assign_proc : process(inputWord_rdOrWr_V_l_load_fu_182_p1, tmp_1_nbreadreq_fu_90_p3, inputWord_rdOrWr_V, tmp_6_i_fu_236_p1, tmp_9_i_fu_245_p1, ap_condition_364)
    begin
        if ((ap_const_boolean_1 = ap_condition_364)) then
            if (((tmp_1_nbreadreq_fu_90_p3 = ap_const_lv1_1) and (inputWord_rdOrWr_V = ap_const_lv1_1))) then 
                memArray_V_address0 <= tmp_9_i_fu_245_p1(16 - 1 downto 0);
            elsif ((inputWord_rdOrWr_V_l_load_fu_182_p1 = ap_const_lv1_0)) then 
                memArray_V_address0 <= tmp_6_i_fu_236_p1(16 - 1 downto 0);
            else 
                memArray_V_address0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            memArray_V_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    memArray_V_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_iter0_fsm_state1, flashAggregateMemCmd_1_empty_n, ap_predicate_op11_read_state1, wrDataIn_V_V_TVALID, inputWord_rdOrWr_V_l_load_fu_182_p1, tmp_1_nbreadreq_fu_90_p3, ap_predicate_op35_read_state1, rdDataOut_V_V_1_ack_in, ap_block_state2_io, ap_CS_iter1_fsm_state2, ap_block_state3_io, ap_CS_iter2_fsm_state3, memState, inputWord_rdOrWr_V)
    begin
        if (((not(((ap_const_boolean_1 = ap_block_state2_io) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((rdDataOut_V_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_const_boolean_1 = ap_block_state2_io)) or ((wrDataIn_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op35_read_state1 = ap_const_boolean_1)) or ((flashAggregateMemCmd_1_empty_n = ap_const_logic_0) and (ap_predicate_op11_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((rdDataOut_V_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))))) and (tmp_1_nbreadreq_fu_90_p3 = ap_const_lv1_1) and (inputWord_rdOrWr_V = ap_const_lv1_1) and (memState = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_const_boolean_1 = ap_block_state2_io)) or ((wrDataIn_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op35_read_state1 = ap_const_boolean_1)) or ((flashAggregateMemCmd_1_empty_n = ap_const_logic_0) and (ap_predicate_op11_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((rdDataOut_V_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))))) and (inputWord_rdOrWr_V_l_load_fu_182_p1 = ap_const_lv1_0) and (memState = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1)))) then 
            memArray_V_ce0 <= ap_const_logic_1;
        else 
            memArray_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    memArray_V_we0_assign_proc : process(ap_start, ap_done_reg, ap_CS_iter0_fsm_state1, flashAggregateMemCmd_1_empty_n, ap_predicate_op11_read_state1, wrDataIn_V_V_TVALID, tmp_1_nbreadreq_fu_90_p3, ap_predicate_op35_read_state1, rdDataOut_V_V_1_ack_in, ap_block_state2_io, ap_CS_iter1_fsm_state2, ap_block_state3_io, ap_CS_iter2_fsm_state3, memState, inputWord_rdOrWr_V)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_const_boolean_1 = ap_block_state2_io)) or ((wrDataIn_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op35_read_state1 = ap_const_boolean_1)) or ((flashAggregateMemCmd_1_empty_n = ap_const_logic_0) and (ap_predicate_op11_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((rdDataOut_V_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))))) and (tmp_1_nbreadreq_fu_90_p3 = ap_const_lv1_1) and (inputWord_rdOrWr_V = ap_const_lv1_1) and (memState = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
            memArray_V_we0 <= ap_const_logic_1;
        else 
            memArray_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    rdDataOut_V_V_1_ack_in <= rdDataOut_V_V_1_state(1);
    rdDataOut_V_V_1_ack_out <= rdDataOut_V_V_TREADY;

    rdDataOut_V_V_1_data_out_assign_proc : process(rdDataOut_V_V_1_payload_A, rdDataOut_V_V_1_payload_B, rdDataOut_V_V_1_sel)
    begin
        if ((rdDataOut_V_V_1_sel = ap_const_logic_1)) then 
            rdDataOut_V_V_1_data_out <= rdDataOut_V_V_1_payload_B;
        else 
            rdDataOut_V_V_1_data_out <= rdDataOut_V_V_1_payload_A;
        end if; 
    end process;

    rdDataOut_V_V_1_load_A <= (rdDataOut_V_V_1_state_cmp_full and not(rdDataOut_V_V_1_sel_wr));
    rdDataOut_V_V_1_load_B <= (rdDataOut_V_V_1_state_cmp_full and rdDataOut_V_V_1_sel_wr);
    rdDataOut_V_V_1_sel <= rdDataOut_V_V_1_sel_rd;
    rdDataOut_V_V_1_state_cmp_full <= '0' when (rdDataOut_V_V_1_state = ap_const_lv2_1) else '1';

    rdDataOut_V_V_1_vld_in_assign_proc : process(ap_done_reg, rdDataOut_V_V_1_ack_in, ap_predicate_op46_write_state2, ap_block_state2_io, ap_CS_iter1_fsm_state2, ap_block_state3_io, ap_CS_iter2_fsm_state3)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state2_io) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((rdDataOut_V_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_predicate_op46_write_state2 = ap_const_boolean_1))) then 
            rdDataOut_V_V_1_vld_in <= ap_const_logic_1;
        else 
            rdDataOut_V_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    rdDataOut_V_V_1_vld_out <= rdDataOut_V_V_1_state(0);
    rdDataOut_V_V_TDATA <= rdDataOut_V_V_1_data_out;

    rdDataOut_V_V_TDATA_blk_n_assign_proc : process(ap_predicate_op46_write_state2, ap_CS_iter1_fsm_state2, ap_predicate_op56_write_state3, ap_CS_iter2_fsm_state3, rdDataOut_V_V_1_state)
    begin
        if ((((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_predicate_op46_write_state2 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and (ap_predicate_op56_write_state3 = ap_const_boolean_1)))) then 
            rdDataOut_V_V_TDATA_blk_n <= rdDataOut_V_V_1_state(1);
        else 
            rdDataOut_V_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rdDataOut_V_V_TVALID <= rdDataOut_V_V_1_state(0);
    tmp_1_nbreadreq_fu_90_p3 <= (0=>wrDataIn_V_V_TVALID, others=>'-');
    tmp_2_fu_232_p1 <= inputWord_address_V(16 - 1 downto 0);
    tmp_4_fu_186_p1 <= flashAggregateMemCmd_1_dout(32 - 1 downto 0);
    tmp_6_fu_241_p1 <= inputWord_address_V(16 - 1 downto 0);
    tmp_6_i_fu_236_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_232_p1),64));
    tmp_9_i_fu_245_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_241_p1),64));
    tmp_nbreadreq_fu_76_p3 <= (0=>flashAggregateMemCmd_1_empty_n, others=>'-');

    wrDataIn_V_V_TDATA_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_iter0_fsm_state1, wrDataIn_V_V_TVALID, ap_predicate_op35_read_state1)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_start = ap_const_logic_1) and (ap_predicate_op35_read_state1 = ap_const_boolean_1))) then 
            wrDataIn_V_V_TDATA_blk_n <= wrDataIn_V_V_TVALID;
        else 
            wrDataIn_V_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    wrDataIn_V_V_TREADY_assign_proc : process(ap_start, ap_done_reg, ap_CS_iter0_fsm_state1, flashAggregateMemCmd_1_empty_n, ap_predicate_op11_read_state1, wrDataIn_V_V_TVALID, ap_predicate_op35_read_state1, rdDataOut_V_V_1_ack_in, ap_block_state2_io, ap_CS_iter1_fsm_state2, ap_block_state3_io, ap_CS_iter2_fsm_state3)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_const_boolean_1 = ap_block_state2_io)) or ((wrDataIn_V_V_TVALID = ap_const_logic_0) and (ap_predicate_op35_read_state1 = ap_const_boolean_1)) or ((flashAggregateMemCmd_1_empty_n = ap_const_logic_0) and (ap_predicate_op11_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((rdDataOut_V_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_predicate_op35_read_state1 = ap_const_boolean_1))) then 
            wrDataIn_V_V_TREADY <= ap_const_logic_1;
        else 
            wrDataIn_V_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;

end behav;
