0.6
2019.2
Nov  6 2019
21:57:16
D:/Users/Sander/Documents/GitHub/ECE3300L/Lab3/Lab3.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/Users/Sander/Documents/GitHub/ECE3300L/Lab3/Lab3.srcs/sim_1/new/sim.v,1582171813,verilog,,,,sim,,,,,,,,
D:/Users/Sander/Documents/GitHub/ECE3300L/Lab3/Lab3.srcs/sources_1/new/bcd_adder.v,1582176793,verilog,,D:/Users/Sander/Documents/GitHub/ECE3300L/Lab3/Lab3.srcs/sim_1/new/sim.v,,bcd_adder,,,,,,,,
