
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036728    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001129    0.000565    0.000565 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004002    0.028679    0.156623    0.157187 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.028679    0.000002    0.157190 ^ fanout75/A (sg13g2_buf_4)
     6    0.025245    0.040993    0.096055    0.253244 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.040993    0.000023    0.253267 ^ fanout73/A (sg13g2_buf_4)
     8    0.033083    0.048576    0.109092    0.362359 ^ fanout73/X (sg13g2_buf_4)
                                                         net73 (net)
                      0.048576    0.000080    0.362439 ^ _226_/A (sg13g2_xor2_1)
     3    0.011853    0.126283    0.150706    0.513145 ^ _226_/X (sg13g2_xor2_1)
                                                         _051_ (net)
                      0.126283    0.000021    0.513166 ^ _240_/B (sg13g2_nand2_1)
     3    0.010153    0.077792    0.110870    0.624036 v _240_/Y (sg13g2_nand2_1)
                                                         _065_ (net)
                      0.077792    0.000041    0.624077 v _268_/A1 (sg13g2_a21oi_1)
     1    0.003292    0.066540    0.080450    0.704527 ^ _268_/Y (sg13g2_a21oi_1)
                                                         _092_ (net)
                      0.066540    0.000004    0.704531 ^ _269_/B1 (sg13g2_a21oi_1)
     1    0.003235    0.046658    0.042344    0.746875 v _269_/Y (sg13g2_a21oi_1)
                                                         _093_ (net)
                      0.046658    0.000003    0.746878 v _270_/A2 (sg13g2_a21oi_1)
     1    0.003434    0.057900    0.079569    0.826447 ^ _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.057900    0.000005    0.826452 ^ _273_/A (sg13g2_nor2_1)
     1    0.003189    0.029237    0.044426    0.870878 v _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.029237    0.000003    0.870881 v _274_/B1 (sg13g2_a22oi_1)
     1    0.053900    0.470001    0.369960    1.240841 ^ _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.470003    0.000724    1.241565 ^ sine_out[1] (out)
                                              1.241565   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.241565   data arrival time
---------------------------------------------------------------------------------------------
                                              2.608435   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
