m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/simulation/modelsim
vtestbench
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1555385804
!i10b 1
!s100 :LhaglZ^R>afY?J=@bkXo1
IBI]?^1KFF_3iPX[_ki:eG3
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 testbench_sv_unit
S1
R0
w1555385777
8E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/testbench.sv
FE:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/testbench.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1555385804.000000
!s107 E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/testbench.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided|E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/testbench.sv|
!i113 1
Z6 o-sv -work work
Z7 !s92 -sv -work work +incdir+E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided
Z8 tCvgOpt 0
vVGA_controller
R1
R2
!i10b 1
!s100 5PzzDS0FNH:jPFDnQzT:;2
I9RK`]ND4;VJh2N[O<`n=z2
R3
!s105 VGA_controller_sv_unit
S1
R0
w1555385794
8E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/VGA_controller.sv
FE:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/VGA_controller.sv
L0 26
R4
r1
!s85 0
31
R5
!s107 E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/VGA_controller.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided|E:/My_Document/ECE385/Lab8/tianhao6/lab8_final_version/Lab8_provided/VGA_controller.sv|
!i113 1
R6
R7
R8
n@v@g@a_controller
