Running: D:\Program\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Jableader/Documents/Xilinx/ADS_Assignment_3/TestThreeSecondLatch_isim_beh.exe -prj C:/Users/Jableader/Documents/Xilinx/ADS_Assignment_3/TestThreeSecondLatch_beh.prj work.TestThreeSecondLatch 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Jableader/Documents/Xilinx/ADS_Assignment_3/CommonUnits.vhd" into library work
Parsing VHDL file "C:/Users/Jableader/Documents/Xilinx/ADS_Assignment_3/debounce.vhd" into library work
Parsing VHDL file "C:/Users/Jableader/Documents/Xilinx/ADS_Assignment_3/TestThreeSecondLatch.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package commonunits
Compiling architecture behavoural of entity threeSecondLatch [\threeSecondLatch(1)\]
Compiling architecture behavior of entity testthreesecondlatch
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable C:/Users/Jableader/Documents/Xilinx/ADS_Assignment_3/TestThreeSecondLatch_isim_beh.exe
Fuse Memory Usage: 34032 KB
Fuse CPU Usage: 406 ms
