-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity memRead is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    cc2memReadMd_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    cc2memReadMd_V_empty_n : IN STD_LOGIC;
    cc2memReadMd_V_read : OUT STD_LOGIC;
    cc2memRead_V_dout : IN STD_LOGIC_VECTOR (129 downto 0);
    cc2memRead_V_empty_n : IN STD_LOGIC;
    cc2memRead_V_read : OUT STD_LOGIC;
    memRd2comp_V_din : OUT STD_LOGIC_VECTOR (129 downto 0);
    memRd2comp_V_full_n : IN STD_LOGIC;
    memRd2comp_V_write : OUT STD_LOGIC;
    memRd2compMd_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    memRd2compMd_V_full_n : IN STD_LOGIC;
    memRd2compMd_V_write : OUT STD_LOGIC;
    memRdCtrl_V_TREADY : IN STD_LOGIC;
    memRdCtrl_V_TDATA : OUT STD_LOGIC_VECTOR (39 downto 0);
    memRdCtrl_V_TVALID : OUT STD_LOGIC );
end;


architecture behav of memRead is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_iter0_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_ST_iter1_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_iter2_fsm_state3 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_iter1_fsm_state0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_iter2_fsm_state0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_81 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000001";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv8_8 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_11 : STD_LOGIC_VECTOR (7 downto 0) := "00010001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv128_lc_2 : STD_LOGIC_VECTOR (127 downto 0) := "11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv40_0 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv130_lc_1 : STD_LOGIC_VECTOR (129 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_iter0_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    signal ap_CS_iter0_fsm_state1 : STD_LOGIC;
    signal ap_CS_iter1_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    signal ap_CS_iter1_fsm_state0 : STD_LOGIC;
    signal ap_CS_iter2_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    signal ap_CS_iter2_fsm_state0 : STD_LOGIC;
    signal tmp_nbreadreq_fu_152_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_nbreadreq_fu_160_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op9_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal memRdState_load_reg_408 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal tmp_reg_412 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal tmp_29_reg_416 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_predicate_op48_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal memRdCtrl_V_1_ack_in : STD_LOGIC;
    signal tmp_i_reg_430 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_predicate_op46_write_state2 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal ap_CS_iter1_fsm_state2 : STD_LOGIC;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal memRdState_load_reg_408_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal tmp_reg_412_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal tmp_29_reg_416_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal tmp_i_reg_430_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_predicate_op57_write_state3 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_CS_iter2_fsm_state3 : STD_LOGIC;
    signal memRdCtrl_V_1_data_out : STD_LOGIC_VECTOR (39 downto 0);
    signal memRdCtrl_V_1_vld_in : STD_LOGIC;
    signal memRdCtrl_V_1_vld_out : STD_LOGIC;
    signal memRdCtrl_V_1_ack_out : STD_LOGIC;
    signal memRdCtrl_V_1_payload_A : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000000";
    signal memRdCtrl_V_1_payload_B : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000000";
    signal memRdCtrl_V_1_sel_rd : STD_LOGIC := '0';
    signal memRdCtrl_V_1_sel_wr : STD_LOGIC := '0';
    signal memRdCtrl_V_1_sel : STD_LOGIC;
    signal memRdCtrl_V_1_load_A : STD_LOGIC;
    signal memRdCtrl_V_1_load_B : STD_LOGIC;
    signal memRdCtrl_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal memRdCtrl_V_1_state_cmp_full : STD_LOGIC;
    signal memRdState : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal memRdCtrl_V_TDATA_blk_n : STD_LOGIC;
    signal cc2memReadMd_V_blk_n : STD_LOGIC;
    signal cc2memRead_V_blk_n : STD_LOGIC;
    signal memRd2comp_V_blk_n : STD_LOGIC;
    signal memRd2compMd_V_blk_n : STD_LOGIC;
    signal tmp27_reg_420 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal grp_fu_201_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_fu_231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_237_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_30_reg_434 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal tmp_128_i_fu_255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_128_i_reg_439 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal tmp_data_V_fu_329_p3 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_data_V_reg_444 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal tmp_43_i_reg_449 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal tmp_5_reg_454 : STD_LOGIC_VECTOR (129 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    signal tmp_2_fu_396_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_3_fu_401_p3 : STD_LOGIC_VECTOR (129 downto 0);
    signal tmp_operation_V_fu_213_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_keyLength_V_fu_217_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_fu_247_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_31_fu_267_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_131_i_fu_277_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_336_fu_285_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_337_fu_291_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal p_Val2_s_fu_227_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_338_fu_295_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_340_fu_307_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_341_fu_313_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal p_Result_s_fu_301_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_342_fu_317_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal tmp_129_i_fu_261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_23_fu_323_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal p_0184_1_0_v_cast_i_c_fu_371_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal memData_count_V_cast_fu_368_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal memData_count_V_fu_378_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Result_i_fu_359_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_s_fu_384_p5 : STD_LOGIC_VECTOR (36 downto 0);
    signal ap_NS_iter0_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_iter1_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_iter2_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_condition_295 : BOOLEAN;
    signal ap_condition_299 : BOOLEAN;
    signal ap_condition_149 : BOOLEAN;


begin




    ap_CS_iter0_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
            else
                ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter1_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
            else
                ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter2_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
            else
                ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((memRdCtrl_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    memRdCtrl_V_1_payload_A_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                memRdCtrl_V_1_payload_A <= ap_const_lv40_0;
            else
                if ((memRdCtrl_V_1_load_A = ap_const_logic_1)) then 
                    memRdCtrl_V_1_payload_A <= tmp_2_fu_396_p1;
                end if; 
            end if;
        end if;
    end process;


    memRdCtrl_V_1_payload_B_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                memRdCtrl_V_1_payload_B <= ap_const_lv40_0;
            else
                if ((memRdCtrl_V_1_load_B = ap_const_logic_1)) then 
                    memRdCtrl_V_1_payload_B <= tmp_2_fu_396_p1;
                end if; 
            end if;
        end if;
    end process;


    memRdCtrl_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                memRdCtrl_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((memRdCtrl_V_1_ack_out = ap_const_logic_1) and (memRdCtrl_V_1_vld_out = ap_const_logic_1))) then 
                                        memRdCtrl_V_1_sel_rd <= not(memRdCtrl_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    memRdCtrl_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                memRdCtrl_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((memRdCtrl_V_1_vld_in = ap_const_logic_1) and (memRdCtrl_V_1_ack_in = ap_const_logic_1))) then 
                                        memRdCtrl_V_1_sel_wr <= not(memRdCtrl_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    memRdCtrl_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                memRdCtrl_V_1_state <= ap_const_lv2_0;
            else
                if ((((memRdCtrl_V_1_vld_in = ap_const_logic_0) and (memRdCtrl_V_1_state = ap_const_lv2_2)) or ((memRdCtrl_V_1_vld_in = ap_const_logic_0) and (memRdCtrl_V_1_ack_out = ap_const_logic_1) and (memRdCtrl_V_1_state = ap_const_lv2_3)))) then 
                    memRdCtrl_V_1_state <= ap_const_lv2_2;
                elsif ((((memRdCtrl_V_1_ack_out = ap_const_logic_0) and (memRdCtrl_V_1_state = ap_const_lv2_1)) or ((memRdCtrl_V_1_ack_out = ap_const_logic_0) and (memRdCtrl_V_1_vld_in = ap_const_logic_1) and (memRdCtrl_V_1_state = ap_const_lv2_3)))) then 
                    memRdCtrl_V_1_state <= ap_const_lv2_1;
                elsif (((not(((memRdCtrl_V_1_vld_in = ap_const_logic_0) and (memRdCtrl_V_1_ack_out = ap_const_logic_1))) and not(((memRdCtrl_V_1_ack_out = ap_const_logic_0) and (memRdCtrl_V_1_vld_in = ap_const_logic_1))) and (memRdCtrl_V_1_state = ap_const_lv2_3)) or ((memRdCtrl_V_1_ack_out = ap_const_logic_1) and (memRdCtrl_V_1_state = ap_const_lv2_1)) or ((memRdCtrl_V_1_vld_in = ap_const_logic_1) and (memRdCtrl_V_1_state = ap_const_lv2_2)))) then 
                    memRdCtrl_V_1_state <= ap_const_lv2_3;
                else 
                    memRdCtrl_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    memRdState_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                memRdState <= ap_const_lv1_0;
            else
                if ((ap_const_boolean_1 = ap_condition_149)) then
                    if (((grp_fu_201_p3 = ap_const_lv1_1) and (memRdState = ap_const_lv1_1))) then 
                        memRdState <= ap_const_lv1_0;
                    elsif ((ap_const_boolean_1 = ap_condition_299)) then 
                        memRdState <= ap_const_lv1_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    memRdState_load_reg_408_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                memRdState_load_reg_408 <= ap_const_lv1_0;
            else
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (memRdState = ap_const_lv1_1)) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((cc2memReadMd_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((memRdCtrl_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and ((ap_const_boolean_1 = ap_block_state2_io) or ((memRd2compMd_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((memRdState_load_reg_408 = ap_const_lv1_1) and (memRd2comp_V_full_n = ap_const_logic_0)) or ((memRd2comp_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
                    memRdState_load_reg_408 <= memRdState;
                end if; 
            end if;
        end if;
    end process;


    memRdState_load_reg_408_pp0_iter1_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                memRdState_load_reg_408_pp0_iter1_reg <= ap_const_lv1_0;
            else
                if ((not(((ap_const_boolean_1 = ap_block_state2_io) or (ap_done_reg = ap_const_logic_1) or ((memRd2compMd_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((memRdState_load_reg_408 = ap_const_lv1_1) and (memRd2comp_V_full_n = ap_const_logic_0)) or ((memRd2comp_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((memRdCtrl_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2))) then 
                    memRdState_load_reg_408_pp0_iter1_reg <= memRdState_load_reg_408;
                end if; 
            end if;
        end if;
    end process;


    tmp27_reg_420_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp27_reg_420 <= ap_const_lv64_0;
            else
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (memRdState = ap_const_lv1_1)) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((cc2memReadMd_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((memRdCtrl_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and ((ap_const_boolean_1 = ap_block_state2_io) or ((memRd2compMd_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((memRdState_load_reg_408 = ap_const_lv1_1) and (memRd2comp_V_full_n = ap_const_logic_0)) or ((memRd2comp_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_predicate_op9_read_state1 = ap_const_boolean_1))) then 
                    tmp27_reg_420 <= cc2memReadMd_V_dout;
                end if; 
            end if;
        end if;
    end process;


    tmp_128_i_reg_439_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_128_i_reg_439 <= ap_const_lv1_0;
            else
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (memRdState = ap_const_lv1_1)) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((cc2memReadMd_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((memRdCtrl_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and ((ap_const_boolean_1 = ap_block_state2_io) or ((memRd2compMd_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((memRdState_load_reg_408 = ap_const_lv1_1) and (memRd2comp_V_full_n = ap_const_logic_0)) or ((memRd2comp_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)))))) and (tmp_29_nbreadreq_fu_160_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_152_p3 = ap_const_lv1_1) and (tmp_i_fu_231_p2 = ap_const_lv1_0) and (memRdState = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
                    tmp_128_i_reg_439 <= tmp_128_i_fu_255_p2;
                end if; 
            end if;
        end if;
    end process;


    tmp_29_reg_416_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_29_reg_416 <= ap_const_lv1_0;
            else
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (memRdState = ap_const_lv1_1)) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((cc2memReadMd_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((memRdCtrl_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and ((ap_const_boolean_1 = ap_block_state2_io) or ((memRd2compMd_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((memRdState_load_reg_408 = ap_const_lv1_1) and (memRd2comp_V_full_n = ap_const_logic_0)) or ((memRd2comp_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)))))) and (tmp_nbreadreq_fu_152_p3 = ap_const_lv1_1) and (memRdState = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
                    tmp_29_reg_416 <= (0=>cc2memRead_V_empty_n, others=>'-');
                end if; 
            end if;
        end if;
    end process;


    tmp_29_reg_416_pp0_iter1_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_29_reg_416_pp0_iter1_reg <= ap_const_lv1_0;
            else
                if ((not(((ap_const_boolean_1 = ap_block_state2_io) or (ap_done_reg = ap_const_logic_1) or ((memRd2compMd_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((memRdState_load_reg_408 = ap_const_lv1_1) and (memRd2comp_V_full_n = ap_const_logic_0)) or ((memRd2comp_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((memRdCtrl_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2))) then 
                    tmp_29_reg_416_pp0_iter1_reg <= tmp_29_reg_416;
                end if; 
            end if;
        end if;
    end process;


    tmp_30_reg_434_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_30_reg_434 <= ap_const_lv4_0;
            else
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (memRdState = ap_const_lv1_1)) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((cc2memReadMd_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((memRdCtrl_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and ((ap_const_boolean_1 = ap_block_state2_io) or ((memRd2compMd_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((memRdState_load_reg_408 = ap_const_lv1_1) and (memRd2comp_V_full_n = ap_const_logic_0)) or ((memRd2comp_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)))))) and (tmp_29_nbreadreq_fu_160_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_152_p3 = ap_const_lv1_1) and (tmp_i_fu_231_p2 = ap_const_lv1_0) and (memRdState = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
                    tmp_30_reg_434 <= cc2memReadMd_V_dout(47 downto 44);
                end if; 
            end if;
        end if;
    end process;


    tmp_43_i_reg_449_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_43_i_reg_449 <= ap_const_lv2_0;
            else
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (memRdState = ap_const_lv1_1)) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((cc2memReadMd_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((memRdCtrl_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and ((ap_const_boolean_1 = ap_block_state2_io) or ((memRd2compMd_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((memRdState_load_reg_408 = ap_const_lv1_1) and (memRd2comp_V_full_n = ap_const_logic_0)) or ((memRd2comp_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)))))) and (tmp_29_nbreadreq_fu_160_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_152_p3 = ap_const_lv1_1) and (memRdState = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
                    tmp_43_i_reg_449 <= cc2memRead_V_dout(129 downto 128);
                end if; 
            end if;
        end if;
    end process;


    tmp_5_reg_454_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_5_reg_454 <= ap_const_lv130_lc_1;
            else
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (memRdState = ap_const_lv1_1)) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((cc2memReadMd_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((memRdCtrl_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and ((ap_const_boolean_1 = ap_block_state2_io) or ((memRd2compMd_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((memRdState_load_reg_408 = ap_const_lv1_1) and (memRd2comp_V_full_n = ap_const_logic_0)) or ((memRd2comp_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)))))) and (memRdState = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
                    tmp_5_reg_454 <= cc2memRead_V_dout;
                end if; 
            end if;
        end if;
    end process;


    tmp_data_V_reg_444_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_data_V_reg_444 <= ap_const_lv128_lc_1;
            else
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (memRdState = ap_const_lv1_1)) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((cc2memReadMd_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((memRdCtrl_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and ((ap_const_boolean_1 = ap_block_state2_io) or ((memRd2compMd_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((memRdState_load_reg_408 = ap_const_lv1_1) and (memRd2comp_V_full_n = ap_const_logic_0)) or ((memRd2comp_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)))))) and (tmp_29_nbreadreq_fu_160_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_152_p3 = ap_const_lv1_1) and (memRdState = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
                    tmp_data_V_reg_444 <= tmp_data_V_fu_329_p3;
                end if; 
            end if;
        end if;
    end process;


    tmp_i_reg_430_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_i_reg_430 <= ap_const_lv1_0;
            else
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (memRdState = ap_const_lv1_1)) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((cc2memReadMd_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((memRdCtrl_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and ((ap_const_boolean_1 = ap_block_state2_io) or ((memRd2compMd_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((memRdState_load_reg_408 = ap_const_lv1_1) and (memRd2comp_V_full_n = ap_const_logic_0)) or ((memRd2comp_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_predicate_op9_read_state1 = ap_const_boolean_1))) then 
                    tmp_i_reg_430 <= tmp_i_fu_231_p2;
                end if; 
            end if;
        end if;
    end process;


    tmp_i_reg_430_pp0_iter1_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_i_reg_430_pp0_iter1_reg <= ap_const_lv1_0;
            else
                if ((not(((ap_const_boolean_1 = ap_block_state2_io) or (ap_done_reg = ap_const_logic_1) or ((memRd2compMd_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((memRdState_load_reg_408 = ap_const_lv1_1) and (memRd2comp_V_full_n = ap_const_logic_0)) or ((memRd2comp_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((memRdCtrl_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2))) then 
                    tmp_i_reg_430_pp0_iter1_reg <= tmp_i_reg_430;
                end if; 
            end if;
        end if;
    end process;


    tmp_reg_412_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_reg_412 <= ap_const_lv1_0;
            else
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (memRdState = ap_const_lv1_1)) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((cc2memReadMd_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((memRdCtrl_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and ((ap_const_boolean_1 = ap_block_state2_io) or ((memRd2compMd_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((memRdState_load_reg_408 = ap_const_lv1_1) and (memRd2comp_V_full_n = ap_const_logic_0)) or ((memRd2comp_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)))))) and (memRdState = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
                    tmp_reg_412 <= (0=>cc2memReadMd_V_empty_n, others=>'-');
                end if; 
            end if;
        end if;
    end process;


    tmp_reg_412_pp0_iter1_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tmp_reg_412_pp0_iter1_reg <= ap_const_lv1_0;
            else
                if ((not(((ap_const_boolean_1 = ap_block_state2_io) or (ap_done_reg = ap_const_logic_1) or ((memRd2compMd_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((memRdState_load_reg_408 = ap_const_lv1_1) and (memRd2comp_V_full_n = ap_const_logic_0)) or ((memRd2comp_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((memRdCtrl_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2))) then 
                    tmp_reg_412_pp0_iter1_reg <= tmp_reg_412;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_iter0_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_iter0_fsm, cc2memReadMd_V_empty_n, ap_predicate_op9_read_state1, cc2memRead_V_empty_n, memRd2comp_V_full_n, memRdState_load_reg_408, ap_predicate_op48_write_state2, memRd2compMd_V_full_n, memRdCtrl_V_1_ack_in, ap_block_state2_io, ap_CS_iter1_fsm_state2, ap_block_state3_io, ap_CS_iter2_fsm_state3, memRdState)
    begin
        case ap_CS_iter0_fsm is
            when ap_ST_iter0_fsm_state1 => 
                ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state1;
            when others =>  
                ap_NS_iter0_fsm <= "X";
        end case;
    end process;

    ap_NS_iter1_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_iter0_fsm_state1, ap_CS_iter1_fsm, cc2memReadMd_V_empty_n, ap_predicate_op9_read_state1, cc2memRead_V_empty_n, memRd2comp_V_full_n, memRdState_load_reg_408, ap_predicate_op48_write_state2, memRd2compMd_V_full_n, memRdCtrl_V_1_ack_in, ap_block_state2_io, ap_CS_iter1_fsm_state2, ap_block_state3_io, ap_CS_iter2_fsm_state3, memRdState)
    begin
        case ap_CS_iter1_fsm is
            when ap_ST_iter1_fsm_state2 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (memRdState = ap_const_lv1_1)) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((cc2memReadMd_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)))) and not(((ap_const_boolean_1 = ap_block_state2_io) or (ap_done_reg = ap_const_logic_1) or ((memRd2compMd_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((memRdState_load_reg_408 = ap_const_lv1_1) and (memRd2comp_V_full_n = ap_const_logic_0)) or ((memRd2comp_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((memRdCtrl_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state2;
                elsif ((not(((ap_const_boolean_1 = ap_block_state2_io) or (ap_done_reg = ap_const_logic_1) or ((memRd2compMd_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((memRdState_load_reg_408 = ap_const_lv1_1) and (memRd2comp_V_full_n = ap_const_logic_0)) or ((memRd2comp_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((memRdCtrl_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))))) and ((ap_const_logic_0 = ap_CS_iter0_fsm_state1) or ((ap_const_logic_1 = ap_CS_iter0_fsm_state1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (memRdState = ap_const_lv1_1)) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((cc2memReadMd_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1))))))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state0;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state2;
                end if;
            when ap_ST_iter1_fsm_state0 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (memRdState = ap_const_lv1_1)) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((cc2memReadMd_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((memRdCtrl_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and ((ap_const_boolean_1 = ap_block_state2_io) or ((memRd2compMd_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((memRdState_load_reg_408 = ap_const_lv1_1) and (memRd2comp_V_full_n = ap_const_logic_0)) or ((memRd2comp_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state2;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter1_fsm <= "XX";
        end case;
    end process;

    ap_NS_iter2_fsm_assign_proc : process (ap_done_reg, ap_CS_iter2_fsm, memRd2comp_V_full_n, memRdState_load_reg_408, ap_predicate_op48_write_state2, memRd2compMd_V_full_n, memRdCtrl_V_1_ack_in, ap_block_state2_io, ap_CS_iter1_fsm_state2, ap_block_state3_io, ap_CS_iter2_fsm_state3)
    begin
        case ap_CS_iter2_fsm is
            when ap_ST_iter2_fsm_state3 => 
                if ((not(((memRdCtrl_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io) or (ap_done_reg = ap_const_logic_1))) and not(((ap_const_boolean_1 = ap_block_state2_io) or ((memRd2compMd_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((memRdState_load_reg_408 = ap_const_lv1_1) and (memRd2comp_V_full_n = ap_const_logic_0)) or ((memRd2comp_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state3;
                elsif ((not(((memRdCtrl_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io) or (ap_done_reg = ap_const_logic_1))) and ((ap_const_logic_0 = ap_CS_iter1_fsm_state2) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and ((ap_const_boolean_1 = ap_block_state2_io) or ((memRd2compMd_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((memRdState_load_reg_408 = ap_const_lv1_1) and (memRd2comp_V_full_n = ap_const_logic_0)) or ((memRd2comp_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1))))))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state0;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state3;
                end if;
            when ap_ST_iter2_fsm_state0 => 
                if ((not(((ap_const_boolean_1 = ap_block_state2_io) or (ap_done_reg = ap_const_logic_1) or ((memRd2compMd_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((memRdState_load_reg_408 = ap_const_lv1_1) and (memRd2comp_V_full_n = ap_const_logic_0)) or ((memRd2comp_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((memRdCtrl_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state3;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter2_fsm <= "XX";
        end case;
    end process;
    ap_CS_iter0_fsm_state1 <= ap_CS_iter0_fsm(0);
    ap_CS_iter1_fsm_state0 <= ap_CS_iter1_fsm(0);
    ap_CS_iter1_fsm_state2 <= ap_CS_iter1_fsm(1);
    ap_CS_iter2_fsm_state0 <= ap_CS_iter2_fsm(0);
    ap_CS_iter2_fsm_state3 <= ap_CS_iter2_fsm(1);

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, ap_done_reg, cc2memReadMd_V_empty_n, ap_predicate_op9_read_state1, cc2memRead_V_empty_n, memRdState)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (memRdState = ap_const_lv1_1)) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((cc2memReadMd_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)));
    end process;


    ap_block_state2_io_assign_proc : process(memRdCtrl_V_1_ack_in, ap_predicate_op46_write_state2)
    begin
                ap_block_state2_io <= ((memRdCtrl_V_1_ack_in = ap_const_logic_0) and (ap_predicate_op46_write_state2 = ap_const_boolean_1));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(memRd2comp_V_full_n, memRdState_load_reg_408, ap_predicate_op48_write_state2, memRd2compMd_V_full_n)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((memRd2compMd_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((memRdState_load_reg_408 = ap_const_lv1_1) and (memRd2comp_V_full_n = ap_const_logic_0)) or ((memRd2comp_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)));
    end process;


    ap_block_state3_io_assign_proc : process(memRdCtrl_V_1_ack_in, ap_predicate_op57_write_state3)
    begin
                ap_block_state3_io <= ((memRdCtrl_V_1_ack_in = ap_const_logic_0) and (ap_predicate_op57_write_state3 = ap_const_boolean_1));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(memRdCtrl_V_1_ack_in)
    begin
                ap_block_state3_pp0_stage0_iter2 <= (memRdCtrl_V_1_ack_in = ap_const_logic_0);
    end process;


    ap_condition_149_assign_proc : process(ap_start, ap_done_reg, ap_CS_iter0_fsm_state1, cc2memReadMd_V_empty_n, ap_predicate_op9_read_state1, cc2memRead_V_empty_n, memRd2comp_V_full_n, memRdState_load_reg_408, ap_predicate_op48_write_state2, memRd2compMd_V_full_n, memRdCtrl_V_1_ack_in, ap_block_state2_io, ap_CS_iter1_fsm_state2, ap_block_state3_io, ap_CS_iter2_fsm_state3, memRdState)
    begin
                ap_condition_149 <= (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (memRdState = ap_const_lv1_1)) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((cc2memReadMd_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((memRdCtrl_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and ((ap_const_boolean_1 = ap_block_state2_io) or ((memRd2compMd_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((memRdState_load_reg_408 = ap_const_lv1_1) and (memRd2comp_V_full_n = ap_const_logic_0)) or ((memRd2comp_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1));
    end process;


    ap_condition_295_assign_proc : process(ap_done_reg, memRd2comp_V_full_n, memRdState_load_reg_408, ap_predicate_op48_write_state2, memRd2compMd_V_full_n, memRdCtrl_V_1_ack_in, ap_CS_iter1_fsm_state2, ap_CS_iter2_fsm_state3)
    begin
                ap_condition_295 <= (not(((ap_done_reg = ap_const_logic_1) or ((memRd2compMd_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((memRdState_load_reg_408 = ap_const_lv1_1) and (memRd2comp_V_full_n = ap_const_logic_0)) or ((memRd2comp_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((memRdCtrl_V_1_ack_in = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3)))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2));
    end process;


    ap_condition_299_assign_proc : process(tmp_nbreadreq_fu_152_p3, tmp_29_nbreadreq_fu_160_p3, memRdState, grp_fu_201_p3)
    begin
                ap_condition_299 <= ((tmp_29_nbreadreq_fu_160_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_152_p3 = ap_const_lv1_1) and (grp_fu_201_p3 = ap_const_lv1_0) and (memRdState = ap_const_lv1_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, memRdCtrl_V_1_ack_in, ap_block_state3_io, ap_CS_iter2_fsm_state3)
    begin
        if ((not(((memRdCtrl_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_iter0_fsm_state1, ap_CS_iter1_fsm_state0, ap_CS_iter2_fsm_state0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_iter2_fsm_state0) and (ap_const_logic_1 = ap_CS_iter1_fsm_state0) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op46_write_state2_assign_proc : process(memRdState_load_reg_408, tmp_reg_412, tmp_29_reg_416, tmp_i_reg_430)
    begin
                ap_predicate_op46_write_state2 <= ((tmp_29_reg_416 = ap_const_lv1_1) and (tmp_reg_412 = ap_const_lv1_1) and (memRdState_load_reg_408 = ap_const_lv1_0) and (tmp_i_reg_430 = ap_const_lv1_0));
    end process;


    ap_predicate_op48_write_state2_assign_proc : process(memRdState_load_reg_408, tmp_reg_412, tmp_29_reg_416)
    begin
                ap_predicate_op48_write_state2 <= ((tmp_29_reg_416 = ap_const_lv1_1) and (tmp_reg_412 = ap_const_lv1_1) and (memRdState_load_reg_408 = ap_const_lv1_0));
    end process;


    ap_predicate_op57_write_state3_assign_proc : process(memRdState_load_reg_408_pp0_iter1_reg, tmp_reg_412_pp0_iter1_reg, tmp_29_reg_416_pp0_iter1_reg, tmp_i_reg_430_pp0_iter1_reg)
    begin
                ap_predicate_op57_write_state3 <= ((tmp_29_reg_416_pp0_iter1_reg = ap_const_lv1_1) and (tmp_reg_412_pp0_iter1_reg = ap_const_lv1_1) and (tmp_i_reg_430_pp0_iter1_reg = ap_const_lv1_0) and (memRdState_load_reg_408_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op9_read_state1_assign_proc : process(tmp_nbreadreq_fu_152_p3, tmp_29_nbreadreq_fu_160_p3, memRdState)
    begin
                ap_predicate_op9_read_state1 <= ((tmp_29_nbreadreq_fu_160_p3 = ap_const_lv1_1) and (tmp_nbreadreq_fu_152_p3 = ap_const_lv1_1) and (memRdState = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_done_reg, ap_CS_iter0_fsm_state1, cc2memReadMd_V_empty_n, ap_predicate_op9_read_state1, cc2memRead_V_empty_n, memRd2comp_V_full_n, memRdState_load_reg_408, ap_predicate_op48_write_state2, memRd2compMd_V_full_n, memRdCtrl_V_1_ack_in, ap_block_state2_io, ap_CS_iter1_fsm_state2, ap_block_state3_io, ap_CS_iter2_fsm_state3, memRdState)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (memRdState = ap_const_lv1_1)) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((cc2memReadMd_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((memRdCtrl_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and ((ap_const_boolean_1 = ap_block_state2_io) or ((memRd2compMd_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((memRdState_load_reg_408 = ap_const_lv1_1) and (memRd2comp_V_full_n = ap_const_logic_0)) or ((memRd2comp_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    cc2memReadMd_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_iter0_fsm_state1, cc2memReadMd_V_empty_n, ap_predicate_op9_read_state1)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_start = ap_const_logic_1) and (ap_predicate_op9_read_state1 = ap_const_boolean_1))) then 
            cc2memReadMd_V_blk_n <= cc2memReadMd_V_empty_n;
        else 
            cc2memReadMd_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cc2memReadMd_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_iter0_fsm_state1, cc2memReadMd_V_empty_n, ap_predicate_op9_read_state1, cc2memRead_V_empty_n, memRd2comp_V_full_n, memRdState_load_reg_408, ap_predicate_op48_write_state2, memRd2compMd_V_full_n, memRdCtrl_V_1_ack_in, ap_block_state2_io, ap_CS_iter1_fsm_state2, ap_block_state3_io, ap_CS_iter2_fsm_state3, memRdState)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (memRdState = ap_const_lv1_1)) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((cc2memReadMd_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((memRdCtrl_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and ((ap_const_boolean_1 = ap_block_state2_io) or ((memRd2compMd_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((memRdState_load_reg_408 = ap_const_lv1_1) and (memRd2comp_V_full_n = ap_const_logic_0)) or ((memRd2comp_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_predicate_op9_read_state1 = ap_const_boolean_1))) then 
            cc2memReadMd_V_read <= ap_const_logic_1;
        else 
            cc2memReadMd_V_read <= ap_const_logic_0;
        end if; 
    end process;


    cc2memRead_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_iter0_fsm_state1, ap_predicate_op9_read_state1, cc2memRead_V_empty_n, memRdState)
    begin
        if (((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (memRdState = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_start = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_start = ap_const_logic_1) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)))) then 
            cc2memRead_V_blk_n <= cc2memRead_V_empty_n;
        else 
            cc2memRead_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    cc2memRead_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_iter0_fsm_state1, cc2memReadMd_V_empty_n, ap_predicate_op9_read_state1, cc2memRead_V_empty_n, memRd2comp_V_full_n, memRdState_load_reg_408, ap_predicate_op48_write_state2, memRd2compMd_V_full_n, memRdCtrl_V_1_ack_in, ap_block_state2_io, ap_CS_iter1_fsm_state2, ap_block_state3_io, ap_CS_iter2_fsm_state3, memRdState)
    begin
        if (((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (memRdState = ap_const_lv1_1)) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((cc2memReadMd_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((memRdCtrl_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and ((ap_const_boolean_1 = ap_block_state2_io) or ((memRd2compMd_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((memRdState_load_reg_408 = ap_const_lv1_1) and (memRd2comp_V_full_n = ap_const_logic_0)) or ((memRd2comp_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)))))) and (memRdState = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (memRdState = ap_const_lv1_1)) or ((cc2memRead_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((cc2memReadMd_V_empty_n = ap_const_logic_0) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((memRdCtrl_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and ((ap_const_boolean_1 = ap_block_state2_io) or ((memRd2compMd_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((memRdState_load_reg_408 = ap_const_lv1_1) and (memRd2comp_V_full_n = ap_const_logic_0)) or ((memRd2comp_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_predicate_op9_read_state1 = ap_const_boolean_1)))) then 
            cc2memRead_V_read <= ap_const_logic_1;
        else 
            cc2memRead_V_read <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_201_p3 <= cc2memRead_V_dout(129 downto 129);
    memData_count_V_cast_fu_368_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_30_reg_434),5));
    memData_count_V_fu_378_p2 <= std_logic_vector(unsigned(p_0184_1_0_v_cast_i_c_fu_371_p3) + unsigned(memData_count_V_cast_fu_368_p1));

    memRd2compMd_V_blk_n_assign_proc : process(ap_predicate_op48_write_state2, memRd2compMd_V_full_n, ap_CS_iter1_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_predicate_op48_write_state2 = ap_const_boolean_1))) then 
            memRd2compMd_V_blk_n <= memRd2compMd_V_full_n;
        else 
            memRd2compMd_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    memRd2compMd_V_din <= tmp27_reg_420;

    memRd2compMd_V_write_assign_proc : process(ap_done_reg, memRd2comp_V_full_n, memRdState_load_reg_408, ap_predicate_op48_write_state2, memRd2compMd_V_full_n, memRdCtrl_V_1_ack_in, ap_block_state2_io, ap_CS_iter1_fsm_state2, ap_block_state3_io, ap_CS_iter2_fsm_state3)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state2_io) or (ap_done_reg = ap_const_logic_1) or ((memRd2compMd_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((memRdState_load_reg_408 = ap_const_lv1_1) and (memRd2comp_V_full_n = ap_const_logic_0)) or ((memRd2comp_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((memRdCtrl_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_predicate_op48_write_state2 = ap_const_boolean_1))) then 
            memRd2compMd_V_write <= ap_const_logic_1;
        else 
            memRd2compMd_V_write <= ap_const_logic_0;
        end if; 
    end process;


    memRd2comp_V_blk_n_assign_proc : process(memRd2comp_V_full_n, memRdState_load_reg_408, ap_predicate_op48_write_state2, ap_CS_iter1_fsm_state2)
    begin
        if ((((memRdState_load_reg_408 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2)) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)))) then 
            memRd2comp_V_blk_n <= memRd2comp_V_full_n;
        else 
            memRd2comp_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    memRd2comp_V_din_assign_proc : process(memRdState_load_reg_408, ap_predicate_op48_write_state2, tmp_5_reg_454, tmp_3_fu_401_p3, ap_condition_295)
    begin
        if ((ap_const_boolean_1 = ap_condition_295)) then
            if ((memRdState_load_reg_408 = ap_const_lv1_1)) then 
                memRd2comp_V_din <= tmp_5_reg_454;
            elsif ((ap_predicate_op48_write_state2 = ap_const_boolean_1)) then 
                memRd2comp_V_din <= tmp_3_fu_401_p3;
            else 
                memRd2comp_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            memRd2comp_V_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    memRd2comp_V_write_assign_proc : process(ap_done_reg, memRd2comp_V_full_n, memRdState_load_reg_408, ap_predicate_op48_write_state2, memRd2compMd_V_full_n, memRdCtrl_V_1_ack_in, ap_block_state2_io, ap_CS_iter1_fsm_state2, ap_block_state3_io, ap_CS_iter2_fsm_state3)
    begin
        if (((not(((ap_const_boolean_1 = ap_block_state2_io) or (ap_done_reg = ap_const_logic_1) or ((memRd2compMd_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((memRdState_load_reg_408 = ap_const_lv1_1) and (memRd2comp_V_full_n = ap_const_logic_0)) or ((memRd2comp_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((memRdCtrl_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))))) and (memRdState_load_reg_408 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2)) or (not(((ap_const_boolean_1 = ap_block_state2_io) or (ap_done_reg = ap_const_logic_1) or ((memRd2compMd_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((memRdState_load_reg_408 = ap_const_lv1_1) and (memRd2comp_V_full_n = ap_const_logic_0)) or ((memRd2comp_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((memRdCtrl_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)))) then 
            memRd2comp_V_write <= ap_const_logic_1;
        else 
            memRd2comp_V_write <= ap_const_logic_0;
        end if; 
    end process;

    memRdCtrl_V_1_ack_in <= memRdCtrl_V_1_state(1);
    memRdCtrl_V_1_ack_out <= memRdCtrl_V_TREADY;

    memRdCtrl_V_1_data_out_assign_proc : process(memRdCtrl_V_1_payload_A, memRdCtrl_V_1_payload_B, memRdCtrl_V_1_sel)
    begin
        if ((memRdCtrl_V_1_sel = ap_const_logic_1)) then 
            memRdCtrl_V_1_data_out <= memRdCtrl_V_1_payload_B;
        else 
            memRdCtrl_V_1_data_out <= memRdCtrl_V_1_payload_A;
        end if; 
    end process;

    memRdCtrl_V_1_load_A <= (memRdCtrl_V_1_state_cmp_full and not(memRdCtrl_V_1_sel_wr));
    memRdCtrl_V_1_load_B <= (memRdCtrl_V_1_state_cmp_full and memRdCtrl_V_1_sel_wr);
    memRdCtrl_V_1_sel <= memRdCtrl_V_1_sel_rd;
    memRdCtrl_V_1_state_cmp_full <= '0' when (memRdCtrl_V_1_state = ap_const_lv2_1) else '1';

    memRdCtrl_V_1_vld_in_assign_proc : process(ap_done_reg, memRd2comp_V_full_n, memRdState_load_reg_408, ap_predicate_op48_write_state2, memRd2compMd_V_full_n, memRdCtrl_V_1_ack_in, ap_predicate_op46_write_state2, ap_block_state2_io, ap_CS_iter1_fsm_state2, ap_block_state3_io, ap_CS_iter2_fsm_state3)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state2_io) or (ap_done_reg = ap_const_logic_1) or ((memRd2compMd_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((memRdState_load_reg_408 = ap_const_lv1_1) and (memRd2comp_V_full_n = ap_const_logic_0)) or ((memRd2comp_V_full_n = ap_const_logic_0) and (ap_predicate_op48_write_state2 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and ((memRdCtrl_V_1_ack_in = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state3_io))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_predicate_op46_write_state2 = ap_const_boolean_1))) then 
            memRdCtrl_V_1_vld_in <= ap_const_logic_1;
        else 
            memRdCtrl_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    memRdCtrl_V_1_vld_out <= memRdCtrl_V_1_state(0);
    memRdCtrl_V_TDATA <= memRdCtrl_V_1_data_out;

    memRdCtrl_V_TDATA_blk_n_assign_proc : process(ap_predicate_op46_write_state2, ap_CS_iter1_fsm_state2, ap_predicate_op57_write_state3, ap_CS_iter2_fsm_state3, memRdCtrl_V_1_state)
    begin
        if ((((ap_const_logic_1 = ap_CS_iter2_fsm_state3) and (ap_predicate_op57_write_state3 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (ap_predicate_op46_write_state2 = ap_const_boolean_1)))) then 
            memRdCtrl_V_TDATA_blk_n <= memRdCtrl_V_1_state(1);
        else 
            memRdCtrl_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    memRdCtrl_V_TVALID <= memRdCtrl_V_1_state(0);
    p_0184_1_0_v_cast_i_c_fu_371_p3 <= 
        ap_const_lv5_2 when (tmp_128_i_reg_439(0) = '1') else 
        ap_const_lv5_1;
    p_Result_23_fu_323_p2 <= (tmp_342_fu_317_p2 and p_Result_s_fu_301_p2);
    p_Result_i_fu_359_p4 <= tmp27_reg_420(14 downto 8);
    p_Result_s_fu_301_p2 <= (tmp_338_fu_295_p2 and p_Val2_s_fu_227_p1);
    p_Val2_s_fu_227_p1 <= cc2memRead_V_dout(128 - 1 downto 0);
    r_V_fu_247_p3 <= (tmp_30_fu_237_p4 & ap_const_lv4_0);
    tmp_128_i_fu_255_p2 <= "1" when (unsigned(tmp_keyLength_V_fu_217_p4) > unsigned(r_V_fu_247_p3)) else "0";
    tmp_129_i_fu_261_p2 <= "1" when (unsigned(tmp_keyLength_V_fu_217_p4) < unsigned(ap_const_lv8_11)) else "0";
    tmp_131_i_fu_277_p3 <= (tmp_31_fu_267_p4 & ap_const_lv3_0);
    tmp_29_nbreadreq_fu_160_p3 <= (0=>cc2memRead_V_empty_n, others=>'-');
    tmp_2_fu_396_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_384_p5),40));
    tmp_30_fu_237_p4 <= cc2memReadMd_V_dout(47 downto 44);
    tmp_31_fu_267_p4 <= cc2memReadMd_V_dout(44 downto 40);
    tmp_336_fu_285_p2 <= std_logic_vector(signed(ap_const_lv8_80) - signed(tmp_131_i_fu_277_p3));
    tmp_337_fu_291_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_336_fu_285_p2),128));
    tmp_338_fu_295_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv128_lc_2),to_integer(unsigned('0' & tmp_337_fu_291_p1(31-1 downto 0)))));
    tmp_340_fu_307_p2 <= std_logic_vector(signed(ap_const_lv8_80) - signed(tmp_131_i_fu_277_p3));
    tmp_341_fu_313_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_340_fu_307_p2),128));
    tmp_342_fu_317_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv128_lc_2),to_integer(unsigned('0' & tmp_341_fu_313_p1(31-1 downto 0)))));
    tmp_3_fu_401_p3 <= (tmp_43_i_reg_449 & tmp_data_V_reg_444);
    tmp_data_V_fu_329_p3 <= 
        p_Result_23_fu_323_p2 when (tmp_129_i_fu_261_p2(0) = '1') else 
        p_Val2_s_fu_227_p1;
    tmp_i_fu_231_p2 <= "1" when (tmp_operation_V_fu_213_p1 = ap_const_lv8_8) else "0";
    tmp_keyLength_V_fu_217_p4 <= cc2memReadMd_V_dout(47 downto 40);
    tmp_nbreadreq_fu_152_p3 <= (0=>cc2memReadMd_V_empty_n, others=>'-');
    tmp_operation_V_fu_213_p1 <= cc2memReadMd_V_dout(8 - 1 downto 0);
    tmp_s_fu_384_p5 <= (((memData_count_V_fu_378_p2 & ap_const_lv22_0) & p_Result_i_fu_359_p4) & ap_const_lv3_0);
end behav;
