$date
	Thu Nov 20 16:42:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_flip_flop_en_tb $end
$var wire 1 ! l_qn $end
$var wire 1 " l_q $end
$var reg 1 # l_clk $end
$var reg 1 $ l_d $end
$var reg 1 % l_en $end
$scope module dut $end
$var wire 1 # i_clk $end
$var wire 1 $ i_d $end
$var wire 1 % i_en $end
$var wire 1 ! o_qn $end
$var wire 1 " o_q $end
$var wire 1 & l_d_mux $end
$scope module d_flip_flop_inst $end
$var wire 1 # i_clk $end
$var wire 1 & i_d $end
$var wire 1 ! o_qn $end
$var wire 1 " o_q $end
$var wire 1 ' l_primary_qn $end
$var wire 1 ( l_primary_q $end
$scope module d_latch_primary $end
$var wire 1 ) i_clk $end
$var wire 1 & i_d $end
$var wire 1 * l_r $end
$var wire 1 + l_s $end
$var wire 1 ' o_qn $end
$var wire 1 ( o_q $end
$scope module sr_latch_inst $end
$var wire 1 * i_r $end
$var wire 1 + i_s $end
$var wire 1 ( o_q $end
$var wire 1 ' o_qn $end
$upscope $end
$upscope $end
$scope module d_latch_secondary $end
$var wire 1 # i_clk $end
$var wire 1 ( i_d $end
$var wire 1 , l_r $end
$var wire 1 - l_s $end
$var wire 1 ! o_qn $end
$var wire 1 " o_q $end
$scope module sr_latch_inst $end
$var wire 1 , i_r $end
$var wire 1 - i_s $end
$var wire 1 " o_q $end
$var wire 1 ! o_qn $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module decoder_2_4 $end
$var wire 2 . i_binary [1:0] $end
$var reg 4 / o_one_hot [3:0] $end
$upscope $end
$scope module mux_4 $end
$var wire 64 0 i_in0 [63:0] $end
$var wire 64 1 i_in1 [63:0] $end
$var wire 64 2 i_in2 [63:0] $end
$var wire 64 3 i_in3 [63:0] $end
$var wire 2 4 i_s [1:0] $end
$var wire 64 5 o_out [63:0] $end
$var wire 64 6 l_mux_low [63:0] $end
$var wire 64 7 l_mux_high [63:0] $end
$var parameter 32 8 N $end
$scope module mux_final $end
$var wire 1 9 i_s $end
$var wire 64 : o_out [63:0] $end
$var wire 64 ; i_in1 [63:0] $end
$var wire 64 < i_in0 [63:0] $end
$var parameter 32 = N $end
$upscope $end
$scope module mux_high $end
$var wire 64 > i_in0 [63:0] $end
$var wire 64 ? i_in1 [63:0] $end
$var wire 1 @ i_s $end
$var wire 64 A o_out [63:0] $end
$var parameter 32 B N $end
$upscope $end
$scope module mux_low $end
$var wire 64 C i_in0 [63:0] $end
$var wire 64 D i_in1 [63:0] $end
$var wire 1 E i_s $end
$var wire 64 F o_out [63:0] $end
$var parameter 32 G N $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000000 G
b1000000 B
b1000000 =
b1000000 8
$end
#0
$dumpvars
bz F
zE
bz D
bz C
bz A
z@
bz ?
bz >
bz <
bz ;
bz :
z9
bz 7
bz 6
bz 5
bz 4
bz 3
bz 2
bz 1
bz 0
bx /
bz .
0-
0,
0+
1*
1)
0(
1'
0&
1%
0$
0#
x"
x!
$end
#5
1!
0*
0"
0)
1,
1#
#10
1(
0'
1+
1)
0,
1&
0#
1$
#15
1"
0+
0!
0)
1-
1#
#20
1+
1)
0-
0#
0$
0%
#25
0+
0)
1-
1#
#30
1+
1)
0-
0#
1$
#35
0+
0)
1-
1#
#40
1'
0(
1*
1)
0-
0&
0#
0$
1%
#45
1!
0*
0"
0)
1,
1#
#50
1*
1)
0,
0#
1$
0%
#55
0*
0)
1,
1#
#60
1(
0'
1+
1)
0,
1&
0#
1%
#65
1"
0+
0!
0)
1-
1#
#70
1+
1)
0-
0#
