// =========================================================================
// Practical 4: StarCore-1 — Single-Cycle Processor in Verilog
// =========================================================================
//
// GROUP NUMBER:16
//
// MEMBERS:
//   - Member 1 Zameer Mahomed, MHMZAM005
//   - Member 2 Mahir Khan, KHNMAH014

// File        : GPR.v
// Description : General Purpose Register File.
//               8 registers, each 16 bits wide (R0–R7).
//               Two asynchronous (combinational) read ports.
//               One synchronous (clocked, positive-edge) write port.
//
// Task 2 — Student Implementation Required
// =============================================================================

`timescale 1ns / 1ps
`include "../src/Parameter.v"

module GPR (
    input        clk,

    // --- Write port (synchronous) -------------------------------------------
    input        reg_write_en,          // Write enable; write occurs on posedge clk
    input  [2:0] reg_write_dest,        // Destination register address (0–7)
    input  [15:0] reg_write_data,       // Data to write

    // --- Read port 1 (asynchronous) ------------------------------------------
    input  [2:0] reg_read_addr_1,       // Source register 1 address (RS1)
    output [15:0] reg_read_data_1,      // Data from RS1 — available immediately

    // --- Read port 2 (asynchronous) ------------------------------------------
    input  [2:0] reg_read_addr_2,       // Source register 2 address (RS2 / WS for I-type)
    output [15:0] reg_read_data_2       // Data from RS2 — available immediately
);

    // -------------------------------------------------------------------------
    // TODO: Declare the internal register array.
    //       You need an array of 8 registers, each 16 bits wide.
    //
    //       reg [15:0] reg_array [7:0];
    // -------------------------------------------------------------------------
    reg [15:0] reg_array [7:0];

    // -------------------------------------------------------------------------
    // TODO: Initialise all registers to zero at simulation start.
    //       Use an initial block with a for loop.
    //
    //       integer i;
    //       initial begin
    //           for (i = 0; i < 8; i = i + 1)
    //               reg_array[i] <= 16'd0;
    //       end
    // -------------------------------------------------------------------------
    integer i;
    initial begin
        for (i = 0; i < 8; i = i + 1) begin
            reg_array[i] <= 16'd0;
        end
    end
    // -------------------------------------------------------------------------
    // TODO: Implement the synchronous write port.
    //       Write reg_write_data to reg_array[reg_write_dest] on the rising
    //       clock edge, but only when reg_write_en is asserted.
    //
    //       Use: always @(posedge clk) begin
    //                if (reg_write_en)
    //                    reg_array[...] <= ...;
    //            end
    //
    //       IMPORTANT: Use non-blocking assignment (<=) here.
    //                  This models a real flip-flop-based register.
    // -------------------------------------------------------------------------
    always @(posedge clk) begin //upon clockedge
        if (reg_write_en && (reg_write_dest != 3'd0))//manual states that R0 must always be zero
        //this does not let any value get written to R0 esnuring its always 0
        //if (reg_write_en)
            reg_array[reg_write_dest] <= reg_write_data; //write to reg and <= for non-blocking
        
    end
    // -------------------------------------------------------------------------
    // TODO: Implement the two asynchronous read ports.
    //       Both outputs must be continuous (combinational) assignments.
    //       They must update immediately whenever the address inputs change.
    //
    //       assign reg_read_data_1 = reg_array[reg_read_addr_1];
    //       assign reg_read_data_2 = reg_array[reg_read_addr_2];
    //
    //       NOTE: Because reads are asynchronous and the write is synchronous,
    //       if reg_read_addr_1 == reg_write_dest when reg_write_en is high,
    //       the read port returns the OLD value (before the write commits).
    //       Document this write-before-read behaviour in your report.
    // -------------------------------------------------------------------------
    assign reg_read_data_1 = reg_array[reg_read_addr_1];
    assign reg_read_data_2 = reg_array[reg_read_addr_2];


endmodule
