STIL 1.0 { Design 2005; }
Header {
   Title "  TetraMAX(R)  O-2018.06-SP1-i20180719_204316 STIL output";
   Date "Thu Jan 27 08:08:59 2022";
   Source "Minimal STIL for design `async_fifo'";
   History {
      Ann {*  Incoming_Date "Mon Jan 24 06:00:42 2022"  *}
      Ann {*  Incoming_Src "DFT Compiler O-2018.06-SP1"  *}
      Ann {*    Collapsed Transition Fault Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* fault class                     code   #faults *}
      Ann {* ------------------------------  ----  --------- *}
      Ann {* Detected                         DT       2410 *}
      Ann {*   detected_by_simulation         DS       (642) *}
      Ann {*   detected_by_implication        DI      (1240) *}
      Ann {*   transition-partially_detected   TP       (528) *}
      Ann {* Possibly detected                PT          0 *}
      Ann {* Undetectable                     UD         20 *}
      Ann {*   undetectable-tied              UT        (18) *}
      Ann {*   undetectable-redundant         UR         (2) *}
      Ann {* ATPG untestable                  AU       2519 *}
      Ann {*   atpg_untestable-not_detected   AN      (2519) *}
      Ann {* Not detected                     ND         43 *}
      Ann {*   not-observed                   NO        (43) *}
      Ann {* ----------------------------------------------- *}
      Ann {* total faults                              4992 *}
      Ann {* test coverage                            48.47% *}
      Ann {* fault coverage                           48.28% *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {*            Pattern Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* #internal patterns                         127 *}
      Ann {*     #basic_scan patterns                     1 *}
      Ann {*     #fast_sequential patterns              126 *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {* rule  severity  #fails  description *}
      Ann {* ----  --------  ------  --------------------------------- *}
      Ann {* B7    warning       16  undriven module output pin *}
      Ann {* B8    warning       10  unconnected module input pin *}
      Ann {* B9    warning       12  undriven module internal net *}
      Ann {* B10   warning       34  unconnected module internal net *}
      Ann {* S19   warning       23  nonscan cell disturb *}
      Ann {* C3    warning        1  no latch transparency when clocks off *}
      Ann {* C8    warning        2  LS port clock path affected by new capture  (nomask) *}
      Ann {* C9    warning       16  TE port clock path affected by new capture  (nomask) *}
      Ann {* C16   warning        2  nonscan cell port unable to capture *}
      Ann {* V6    warning        1  unused item *}
      Ann {* V14   warning        4  missing state *}
      Ann {* R10   warning       36  two chains always have the same unload signature *}
      Ann {* R11   warning      136  X on chain affects observability of other chains *}
      Ann {* R30   warning      231  two nonclock chains not independent when clock chain inputs are ignored *}
      Ann {*  *}
      Ann {* clock_name        off  usage *}
      Ann {* ----------------  ---  -------------------------- *}
      Ann {* wrst_n             1    *}
      Ann {* rrst_n             1    *}
      Ann {* wclk               0   master shift nonscan_DLAT nonscan_DFF  *}
      Ann {* rclk               0   master shift nonscan_DLAT nonscan_DFF  *}
      Ann {* ate_wclk           0   refclock shift  *}
      Ann {* ate_rclk           0   refclock shift  *}
      Ann {*  *}
      Ann {* port_name         constraint_value *}
      Ann {* ----------------  --------------- *}
      Ann {* wrst_n              1 *}
      Ann {* wen                 1 *}
      Ann {* wptr_clr            0 *}
      Ann {* rrst_n              1 *}
      Ann {* ren                 1 *}
      Ann {* rptr_clr            0 *}
      Ann {* test_se             0 *}
      Ann {* atpg_mode           1 *}
      Ann {* test_mode           1 *}
      Ann {* ate_wclk            0 *}
      Ann {* ate_rclk            0 *}
      Ann {* occ_rst             0 *}
      Ann {* occ_mode            1 *}
      Ann {* pll_bypass          0 *}
      Ann {* test_mode1          1 *}
      Ann {*  *}
      Ann {* There are no equivalent pins *}
      Ann {* There are no net connections *}
      Ann {* top_module_name = async_fifo *}
      Ann {* Unified STIL Flow *}
      Ann {* serial_flag = 0 *}
   }
}
Signals {
   "wclk" In; "wrst_n" In; "wen" In; "wptr_clr" In; "wdata[7]" In; "wdata[6]" In;
   "wdata[5]" In; "wdata[4]" In; "wdata[3]" In; "wdata[2]" In; "wdata[1]" In; "wdata[0]" In;
   "rclk" In; "rrst_n" In; "ren" In; "rptr_clr" In; "near_full_mrgn[4]" In; "near_full_mrgn[3]" In;
   "near_full_mrgn[2]" In; "near_full_mrgn[1]" In; "near_full_mrgn[0]" In; "near_empty_mrgn[4]" In;
   "near_empty_mrgn[3]" In; "near_empty_mrgn[2]" In; "near_empty_mrgn[1]" In; 
   "near_empty_mrgn[0]" In; "test_si" In { ScanIn; } "test_se" In; "atpg_mode" In;
   "test_mode" In; "ate_wclk" In; "ate_rclk" In; "occ_rst" In; "occ_mode" In; "pll_bypass" In;
   "test_mode1" In; "test_si_1" In { ScanIn; } "test_si_2" In { ScanIn; } "test_si_3" In
   { ScanIn; } "rdata[7]" Out; "rdata[6]" Out; "rdata[5]" Out; "rdata[4]" Out; "rdata[3]" Out;
   "rdata[2]" Out; "rdata[1]" Out; "rdata[0]" Out; "full" Out; "empty" Out; "near_full" Out;
   "near_empty" Out; "over_flow" Out; "under_flow" Out; "test_so" Out { ScanOut; }
   "test_so_1" Out { ScanOut; } "test_so_2" Out { ScanOut; } "test_so_3" Out { ScanOut;
   } "fifo_mem/U256/Z" Pseudo { ScanIn; } "fifo_mem/U202/Z" Pseudo { ScanIn; } 
   "sync_rst_r/dff2_reg/Q" Pseudo { ScanOut; } "fifo_mem/mem_reg_15__7_/Q" Pseudo
   { ScanOut; } "snps_clk_chain_0/U_shftreg_0_ff_5_q_reg/Q" Pseudo; "fifo_mem/U277/Z" Pseudo
   { ScanIn; } "snps_clk_chain_1/U_shftreg_0_ff_5_q_reg/Q" Pseudo; "fifo_mem/mem_reg_6__7_/Q" Pseudo
   { ScanOut; } "fifo_mem/U418/Z" Pseudo { ScanIn; } 
   "snps_clk_chain_0/U_shftreg_0_ff_4_q_reg/Q" Pseudo; "fifo_mem/U229/Z" Pseudo {
   ScanIn; } "occ_wclk/U2/Z" Pseudo; "snps_clk_chain_1/U_shftreg_0_ff_4_q_reg/Q" Pseudo;
   "fifo_mem/mem_reg_12__7_/Q" Pseudo { ScanOut; } "fifo_mem/U276/Z" Pseudo { ScanIn;
   } "sync_w2r/U5/Z" Pseudo { ScanIn; } "fifo_mem/mem_reg_3__7_/Q" Pseudo { ScanOut;
   } "fifo_mem/U265/Z" Pseudo { ScanIn; } "fifo_mem/U417/Z" Pseudo { ScanIn; } 
   "fifo_mem/U211/Z" Pseudo { ScanIn; } "snps_clk_chain_0/U_shftreg_0_ff_3_q_reg/Q" Pseudo;
   "snps_clk_chain_1/U_shftreg_0_ff_3_q_reg/Q" Pseudo; "fifo_mem/U275/Z" Pseudo {
   ScanIn; } "occ_rclk/fast_clk_clkgt/U2/A2" Pseudo; "fifo_mem/mem_reg_7__7_/Q" Pseudo
   { ScanOut; } "fifo_mem/mem_reg_0__7_/Q" Pseudo { ScanOut; } 
   "snps_clk_chain_0/U_shftreg_0_ff_2_q_reg/Q" Pseudo; 
   "snps_clk_chain_1/U_shftreg_0_ff_2_q_reg/Q" Pseudo; "fifo_mem/U238/Z" Pseudo {
   ScanIn; } "fifo_mem/mem_reg_13__7_/Q" Pseudo { ScanOut; } "occ_wclk/fast_clk_clkgt/U2/A2" Pseudo;
   "fifo_mem/U274/Z" Pseudo { ScanIn; } "sync_w2r/U3/Z" Pseudo { ScanIn; } 
   "fifo_mem/mem_reg_4__7_/Q" Pseudo { ScanOut; } "snps_clk_chain_0/U_shftreg_0_ff_1_q_reg/Q" Pseudo;
   "fifo_mem/U220/Z" Pseudo { ScanIn; } "snps_clk_chain_1/U_shftreg_0_ff_1_q_reg/Q" Pseudo;
   "U203/Z" Pseudo { ScanIn; } "sync_r2w/U5/Z" Pseudo { ScanIn; } "fifo_mem/mem_reg_10__7_/Q" Pseudo
   { ScanOut; } "snps_clk_chain_0/U_shftreg_0_ff_0_q_reg/Q" Pseudo { ScanOut; } 
   "fifo_mem/mem_reg_8__7_/Q" Pseudo { ScanOut; } "fifo_mem/mem_reg_1__7_/Q" Pseudo
   { ScanOut; } "snps_clk_chain_1/U_shftreg_0_ff_0_q_reg/Q" Pseudo { ScanOut; } "R_2/Q" Pseudo
   { ScanOut; } "fifo_mem/U247/Z" Pseudo { ScanIn; } "wptr_full_wbin_reg_0_/Q" Pseudo
   { ScanOut; } "U199/Z" Pseudo { ScanIn; } "fifo_mem/mem_reg_14__7_/Q" Pseudo { ScanOut;
   } "occ_rclk/U2/Z" Pseudo; "snps_clk_chain_0/U_shftreg_0_ff_7_q_reg/Q" Pseudo; 
   "fifo_mem/mem_reg_5__7_/Q" Pseudo { ScanOut; } "snps_clk_chain_1/U_shftreg_0_ff_7_q_reg/Q" Pseudo;
   "sync_w2r/sync_out_reg_3_/Q" Pseudo { ScanOut; } "rptr_empty_rbin_reg_3_/Q" Pseudo
   { ScanOut; } "U201/Z" Pseudo { ScanIn; } "U198/Z" Pseudo { ScanIn; } 
   "fifo_mem/mem_reg_11__7_/Q" Pseudo { ScanOut; } "wptr_full_wptr_reg_3_/Q" Pseudo
   { ScanOut; } "sync_r2w/U3/Z" Pseudo { ScanIn; } 
   "snps_clk_chain_0/U_shftreg_0_ff_6_q_reg/Q" Pseudo; "fifo_mem/U193/Z" Pseudo {
   ScanIn; } "snps_clk_chain_1/U_shftreg_0_ff_6_q_reg/Q" Pseudo; "fifo_mem/U419/Z" Pseudo
   { ScanIn; } "fifo_mem/mem_reg_9__7_/Q" Pseudo { ScanOut; } "fifo_mem/mem_reg_2__7_/Q" Pseudo
   { ScanOut; }
}
SignalGroups {
   "_pi" = '"atpg_mode" + "near_empty_mrgn[0]" + "near_empty_mrgn[1]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[3]" + "near_empty_mrgn[4]" +
   "near_full_mrgn[0]" + "near_full_mrgn[1]" + "near_full_mrgn[2]" +
   "near_full_mrgn[3]" + "near_full_mrgn[4]" + "rclk" + "ren" + "rptr_clr" +
   "rrst_n" + "test_mode" + "test_se" + "test_si" + "wclk" + "wdata[0]" +
   "wdata[1]" + "wdata[2]" + "wdata[3]" + "wdata[4]" + "wdata[5]" + "wdata[6]" +
   "wdata[7]" + "wen" + "wptr_clr" + "wrst_n" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "_in" = '"wclk" + "wrst_n" + "wen" + "wptr_clr" + "wdata[7]" + "wdata[6]" +
   "wdata[5]" + "wdata[4]" + "wdata[3]" + "wdata[2]" + "wdata[1]" + "wdata[0]" +
   "rclk" + "rrst_n" + "ren" + "rptr_clr" + "near_full_mrgn[4]" +
   "near_full_mrgn[3]" + "near_full_mrgn[2]" + "near_full_mrgn[1]" +
   "near_full_mrgn[0]" + "near_empty_mrgn[4]" + "near_empty_mrgn[3]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[1]" + "near_empty_mrgn[0]" +
   "test_si" + "test_se" + "atpg_mode" + "test_mode" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "all_inputs" = '"atpg_mode" + "near_empty_mrgn[0]" + "near_empty_mrgn[1]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[3]" + "near_empty_mrgn[4]" +
   "near_full_mrgn[0]" + "near_full_mrgn[1]" + "near_full_mrgn[2]" +
   "near_full_mrgn[3]" + "near_full_mrgn[4]" + "rclk" + "ren" + "rptr_clr" +
   "rrst_n" + "test_mode" + "test_se" + "test_si" + "wclk" + "wdata[0]" +
   "wdata[1]" + "wdata[2]" + "wdata[3]" + "wdata[4]" + "wdata[5]" + "wdata[6]" +
   "wdata[7]" + "wen" + "wptr_clr" + "wrst_n" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "_po" = '"empty" + "full" + "near_empty" + "near_full" + "over_flow" +
   "rdata[0]" + "rdata[1]" + "rdata[2]" + "rdata[3]" + "rdata[4]" + "rdata[5]" +
   "rdata[6]" + "rdata[7]" + "test_so" + "under_flow" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "_si" = '"test_si" + "test_si_1" + "test_si_2" + "test_si_3"' { ScanIn; } // #signals=4
   "all_outputs" = '"empty" + "full" + "near_empty" + "near_full" + "over_flow" +
   "rdata[0]" + "rdata[1]" + "rdata[2]" + "rdata[3]" + "rdata[4]" + "rdata[5]" +
   "rdata[6]" + "rdata[7]" + "test_so" + "under_flow" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "all_ports" = '"all_inputs" + "all_outputs"'; // #signals=57
   "_clk" = '"rclk" + "rrst_n" + "wclk" + "wrst_n" + "ate_wclk" + "ate_rclk"'; // #signals=6
   "_so" = '"test_so" + "test_so_1" + "test_so_2" + "test_so_3"' { ScanOut; } // #signals=4
   "_out" = '"rdata[7]" + "rdata[6]" + "rdata[5]" + "rdata[4]" + "rdata[3]" +
   "rdata[2]" + "rdata[1]" + "rdata[0]" + "full" + "empty" + "near_full" +
   "near_empty" + "over_flow" + "under_flow" + "test_so" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
}
Timing {
   WaveformTable "_allclock_launch_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_multiclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_allclock_launch_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_allclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_default_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
      }
   }
}
ScanStructures {
   ScanChain "1" {
      ScanLength 8;
      ScanIn "U199/Z";
      ScanOut "snps_clk_chain_0/U_shftreg_0_ff_0_q_reg/Q";
      ScanInversion 0;
      ScanCells "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_7_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_6_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_5_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_4_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_3_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_2_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_1_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_0_q_reg.D" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "2" {
      ScanLength 8;
      ScanIn "U198/Z";
      ScanOut "snps_clk_chain_1/U_shftreg_0_ff_0_q_reg/Q";
      ScanInversion 0;
      ScanCells "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_7_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_6_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_5_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_4_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_3_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_2_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_1_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_0_q_reg.D" ;
      ScanMasterClock "ate_rclk" ;
   }
   ScanChain "3" {
      ScanLength 9;
      ScanIn "sync_r2w/U3/Z";
      ScanOut "R_2/Q";
      ScanInversion 0;
      ScanCells "async_fifo.sync_r2w.temp_reg_0_.SD" "async_fifo.sync_r2w.sync_out_reg_0_.D" 
      "async_fifo.sync_r2w.temp_reg_1_.SD" "async_fifo.sync_r2w.sync_out_reg_1_.D" 
      "async_fifo.sync_r2w.temp_reg_2_.SD" "async_fifo.sync_r2w.sync_out_reg_2_.D" 
      "async_fifo.R_0.SD" "async_fifo.R_1.SD" "async_fifo.R_2.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "4" {
      ScanLength 8;
      ScanIn "fifo_mem/U193/Z";
      ScanOut "fifo_mem/mem_reg_0__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_0__0_.SD" "async_fifo.fifo_mem.mem_reg_0__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__2_.SD" "async_fifo.fifo_mem.mem_reg_0__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__4_.SD" "async_fifo.fifo_mem.mem_reg_0__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__6_.SD" "async_fifo.fifo_mem.mem_reg_0__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "5" {
      ScanLength 8;
      ScanIn "fifo_mem/U202/Z";
      ScanOut "fifo_mem/mem_reg_1__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_1__0_.SD" "async_fifo.fifo_mem.mem_reg_1__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__2_.SD" "async_fifo.fifo_mem.mem_reg_1__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__4_.SD" "async_fifo.fifo_mem.mem_reg_1__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__6_.SD" "async_fifo.fifo_mem.mem_reg_1__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "6" {
      ScanLength 8;
      ScanIn "fifo_mem/U211/Z";
      ScanOut "fifo_mem/mem_reg_2__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_2__0_.SD" "async_fifo.fifo_mem.mem_reg_2__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__2_.SD" "async_fifo.fifo_mem.mem_reg_2__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__4_.SD" "async_fifo.fifo_mem.mem_reg_2__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__6_.SD" "async_fifo.fifo_mem.mem_reg_2__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "7" {
      ScanLength 8;
      ScanIn "fifo_mem/U220/Z";
      ScanOut "fifo_mem/mem_reg_3__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_3__0_.SD" "async_fifo.fifo_mem.mem_reg_3__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__2_.SD" "async_fifo.fifo_mem.mem_reg_3__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__4_.SD" "async_fifo.fifo_mem.mem_reg_3__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__6_.SD" "async_fifo.fifo_mem.mem_reg_3__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "8" {
      ScanLength 8;
      ScanIn "fifo_mem/U229/Z";
      ScanOut "fifo_mem/mem_reg_4__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_4__0_.SD" "async_fifo.fifo_mem.mem_reg_4__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__2_.SD" "async_fifo.fifo_mem.mem_reg_4__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__4_.SD" "async_fifo.fifo_mem.mem_reg_4__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__6_.SD" "async_fifo.fifo_mem.mem_reg_4__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "9" {
      ScanLength 8;
      ScanIn "fifo_mem/U238/Z";
      ScanOut "fifo_mem/mem_reg_5__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_5__0_.SD" "async_fifo.fifo_mem.mem_reg_5__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__2_.SD" "async_fifo.fifo_mem.mem_reg_5__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__4_.SD" "async_fifo.fifo_mem.mem_reg_5__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__6_.SD" "async_fifo.fifo_mem.mem_reg_5__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "10" {
      ScanLength 8;
      ScanIn "fifo_mem/U247/Z";
      ScanOut "fifo_mem/mem_reg_6__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_6__0_.SD" "async_fifo.fifo_mem.mem_reg_6__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__2_.SD" "async_fifo.fifo_mem.mem_reg_6__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__4_.SD" "async_fifo.fifo_mem.mem_reg_6__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__6_.SD" "async_fifo.fifo_mem.mem_reg_6__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "11" {
      ScanLength 8;
      ScanIn "fifo_mem/U256/Z";
      ScanOut "fifo_mem/mem_reg_7__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_7__0_.SD" "async_fifo.fifo_mem.mem_reg_7__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__2_.SD" "async_fifo.fifo_mem.mem_reg_7__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__4_.SD" "async_fifo.fifo_mem.mem_reg_7__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__6_.SD" "async_fifo.fifo_mem.mem_reg_7__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "12" {
      ScanLength 8;
      ScanIn "fifo_mem/U265/Z";
      ScanOut "fifo_mem/mem_reg_8__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_8__0_.SD" "async_fifo.fifo_mem.mem_reg_8__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__2_.SD" "async_fifo.fifo_mem.mem_reg_8__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__4_.SD" "async_fifo.fifo_mem.mem_reg_8__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__6_.SD" "async_fifo.fifo_mem.mem_reg_8__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "13" {
      ScanLength 8;
      ScanIn "fifo_mem/U274/Z";
      ScanOut "fifo_mem/mem_reg_9__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_9__0_.SD" "async_fifo.fifo_mem.mem_reg_9__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__2_.SD" "async_fifo.fifo_mem.mem_reg_9__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__4_.SD" "async_fifo.fifo_mem.mem_reg_9__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__6_.SD" "async_fifo.fifo_mem.mem_reg_9__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "14" {
      ScanLength 8;
      ScanIn "fifo_mem/U275/Z";
      ScanOut "fifo_mem/mem_reg_10__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_10__0_.SD" "async_fifo.fifo_mem.mem_reg_10__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__2_.SD" "async_fifo.fifo_mem.mem_reg_10__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__4_.SD" "async_fifo.fifo_mem.mem_reg_10__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__6_.SD" "async_fifo.fifo_mem.mem_reg_10__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "15" {
      ScanLength 8;
      ScanIn "fifo_mem/U276/Z";
      ScanOut "fifo_mem/mem_reg_11__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_11__0_.SD" "async_fifo.fifo_mem.mem_reg_11__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__2_.SD" "async_fifo.fifo_mem.mem_reg_11__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__4_.SD" "async_fifo.fifo_mem.mem_reg_11__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__6_.SD" "async_fifo.fifo_mem.mem_reg_11__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "16" {
      ScanLength 8;
      ScanIn "fifo_mem/U277/Z";
      ScanOut "fifo_mem/mem_reg_12__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_12__0_.SD" "async_fifo.fifo_mem.mem_reg_12__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__2_.SD" "async_fifo.fifo_mem.mem_reg_12__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__4_.SD" "async_fifo.fifo_mem.mem_reg_12__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__6_.SD" "async_fifo.fifo_mem.mem_reg_12__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "17" {
      ScanLength 8;
      ScanIn "fifo_mem/U417/Z";
      ScanOut "fifo_mem/mem_reg_13__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_13__0_.SD" "async_fifo.fifo_mem.mem_reg_13__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__2_.SD" "async_fifo.fifo_mem.mem_reg_13__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__4_.SD" "async_fifo.fifo_mem.mem_reg_13__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__6_.SD" "async_fifo.fifo_mem.mem_reg_13__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "18" {
      ScanLength 8;
      ScanIn "fifo_mem/U418/Z";
      ScanOut "fifo_mem/mem_reg_14__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_14__0_.SD" "async_fifo.fifo_mem.mem_reg_14__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__2_.SD" "async_fifo.fifo_mem.mem_reg_14__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__4_.SD" "async_fifo.fifo_mem.mem_reg_14__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__6_.SD" "async_fifo.fifo_mem.mem_reg_14__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "19" {
      ScanLength 8;
      ScanIn "fifo_mem/U419/Z";
      ScanOut "fifo_mem/mem_reg_15__7_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.fifo_mem.mem_reg_15__0_.SD" "async_fifo.fifo_mem.mem_reg_15__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__2_.SD" "async_fifo.fifo_mem.mem_reg_15__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__4_.SD" "async_fifo.fifo_mem.mem_reg_15__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__6_.SD" "async_fifo.fifo_mem.mem_reg_15__7_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "20" {
      ScanLength 8;
      ScanIn "sync_r2w/U5/Z";
      ScanOut "wptr_full_wbin_reg_0_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.sync_r2w.temp_reg_3_.SD" "async_fifo.sync_r2w.temp_reg_4_.SD" 
      "async_fifo.sync_rst_w.dff1_reg.SD" "async_fifo.sync_rst_w.dff2_reg.SD" 
      "async_fifo.wptr_full_full_reg.SD" "async_fifo.wptr_full_near_full_reg.SD" 
      "async_fifo.wptr_full_over_flow_reg.SD" "async_fifo.wptr_full_wbin_reg_0_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "21" {
      ScanLength 8;
      ScanIn "U201/Z";
      ScanOut "wptr_full_wptr_reg_3_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.wptr_full_wbin_reg_1_.SD" "async_fifo.wptr_full_wbin_reg_2_.SD" 
      "async_fifo.wptr_full_wbin_reg_3_.SD" "async_fifo.wptr_full_wbin_reg_4_.SD" 
      "async_fifo.wptr_full_wptr_reg_0_.SD" "async_fifo.wptr_full_wptr_reg_1_.SD" 
      "async_fifo.wptr_full_wptr_reg_2_.SD" "async_fifo.wptr_full_wptr_reg_3_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "22" {
      ScanLength 8;
      ScanIn "sync_w2r/U3/Z";
      ScanOut "sync_w2r/sync_out_reg_3_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.sync_w2r.temp_reg_0_.SD" "async_fifo.sync_w2r.sync_out_reg_0_.D" 
      "async_fifo.sync_w2r.temp_reg_1_.SD" "async_fifo.sync_w2r.sync_out_reg_1_.D" 
      "async_fifo.sync_w2r.temp_reg_2_.SD" "async_fifo.sync_w2r.sync_out_reg_2_.D" 
      "async_fifo.sync_w2r.temp_reg_3_.SD" "async_fifo.sync_w2r.sync_out_reg_3_.D" ;
      ScanMasterClock "ate_rclk" ;
   }
   ScanChain "23" {
      ScanLength 8;
      ScanIn "sync_w2r/U5/Z";
      ScanOut "rptr_empty_rbin_reg_3_/Q";
      ScanInversion 0;
      ScanCells "async_fifo.sync_w2r.temp_reg_4_.SD" "async_fifo.sync_w2r.sync_out_reg_4_.D" 
      "async_fifo.rptr_empty_empty_reg.SD" "async_fifo.rptr_empty_near_empty_reg.SD" 
      "async_fifo.rptr_empty_rbin_reg_0_.SD" "async_fifo.rptr_empty_rbin_reg_1_.SD" 
      "async_fifo.rptr_empty_rbin_reg_2_.SD" "async_fifo.rptr_empty_rbin_reg_3_.SD" ;
      ScanMasterClock "ate_rclk" ;
   }
   ScanChain "24" {
      ScanLength 8;
      ScanIn "U203/Z";
      ScanOut "sync_rst_r/dff2_reg/Q";
      ScanInversion 0;
      ScanCells "async_fifo.rptr_empty_rbin_reg_4_.SD" "async_fifo.rptr_empty_rptr_reg_0_.SD" 
      "async_fifo.rptr_empty_rptr_reg_1_.SD" "async_fifo.rptr_empty_rptr_reg_2_.SD" 
      "async_fifo.rptr_empty_rptr_reg_3_.SD" "async_fifo.rptr_empty_under_flow_reg.SD" 
      "async_fifo.sync_rst_r.dff1_reg.SD" "async_fifo.sync_rst_r.dff2_reg.SD" ;
      ScanMasterClock "ate_rclk" ;
   }
   ScanChain "sccompin0" {
      ScanLength 10; // compressor length
      ScanIn "test_si";
   }
   ScanChain "sccompin1" {
      ScanLength 10; // compressor length
      ScanIn "test_si_1";
   }
   ScanChain "sccompout0" {
      ScanLength 10; // compressor length
      ScanOut "test_so";
   }
   ScanChain "sccompout1" {
      ScanLength 10; // compressor length
      ScanOut "test_so_1";
   }
   ScanChain "sccompout2" {
      ScanLength 10; // compressor length
      ScanOut "test_so_2";
   }
   ScanChain "sccompout3" {
      ScanLength 10; // compressor length
      ScanOut "test_so_3";
   }
   ScanChain "sccompin2" {
      ScanLength 10; // compressor length
      ScanIn "test_si_2";
   }
   ScanChain "sccompin3" {
      ScanLength 10; // compressor length
      ScanIn "test_si_3";
   }
   ScanChainGroups {
      "core_group" { "1"; "2"; "3"; "4"; "5"; "6"; "7"; "8"; "9"; "10"; "11"; "12"; "13"; "14"; 
         "15"; "16"; "17"; "18"; "19"; "20"; "21"; "22"; "23"; "24"; }
      "load_group" { "sccompin0"; "sccompin1"; }
      "unload_group" { "sccompout0"; "sccompout1"; "sccompout2"; "sccompout3"; }
      "mode_group" { "sccompin2"; "sccompin3"; }
   }
}
UserKeywords ClockStructures;
PatternBurst "TM4" {
   MacroDefs "TM4";
   Procedures "TM4";
   ClockStructures "TM4";
   PatList { "_pattern_" {
   }
}}
PatternExec "TM4" {
   PatternBurst "TM4";
}
ClockStructures "TM4" {
   PLLStructures occ_wclk {
      PLLCycles 8;
      Clocks {
         "ate_wclk" Reference;
         "ate_rclk" Reference;
         "wclk" PLL { OffState 0; }
         "occ_wclk/U2/Z" Internal { OffState 0;
            PLLSource "wclk";
            Cycle 0 "snps_clk_chain_0/U_shftreg_0_ff_7_q_reg/Q" 1;
            Cycle 1 "snps_clk_chain_0/U_shftreg_0_ff_6_q_reg/Q" 1;
            Cycle 2 "snps_clk_chain_0/U_shftreg_0_ff_5_q_reg/Q" 1;
            Cycle 3 "snps_clk_chain_0/U_shftreg_0_ff_4_q_reg/Q" 1;
            Cycle 4 "snps_clk_chain_0/U_shftreg_0_ff_3_q_reg/Q" 1;
            Cycle 5 "snps_clk_chain_0/U_shftreg_0_ff_2_q_reg/Q" 1;
            Cycle 6 "snps_clk_chain_0/U_shftreg_0_ff_1_q_reg/Q" 1;
            Cycle 7 "snps_clk_chain_0/U_shftreg_0_ff_0_q_reg/Q" 1;
         }
      }
   }
   PLLStructures occ_rclk {
      PLLCycles 8;
      Clocks {
         "ate_wclk" Reference;
         "ate_rclk" Reference;
         "rclk" PLL { OffState 0; }
         "occ_rclk/U2/Z" Internal { OffState 0;
            PLLSource "rclk";
            Cycle 0 "snps_clk_chain_1/U_shftreg_0_ff_7_q_reg/Q" 1;
            Cycle 1 "snps_clk_chain_1/U_shftreg_0_ff_6_q_reg/Q" 1;
            Cycle 2 "snps_clk_chain_1/U_shftreg_0_ff_5_q_reg/Q" 1;
            Cycle 3 "snps_clk_chain_1/U_shftreg_0_ff_4_q_reg/Q" 1;
            Cycle 4 "snps_clk_chain_1/U_shftreg_0_ff_3_q_reg/Q" 1;
            Cycle 5 "snps_clk_chain_1/U_shftreg_0_ff_2_q_reg/Q" 1;
            Cycle 6 "snps_clk_chain_1/U_shftreg_0_ff_1_q_reg/Q" 1;
            Cycle 7 "snps_clk_chain_1/U_shftreg_0_ff_0_q_reg/Q" 1;
         }
      }
   }
}
UserKeywords CompressorStructures;
CompressorStructures {
   Compressor "async_fifo_U_decompressor_TM4" {
      ModeGroup "mode_group";
      LoadGroup "load_group";
      CoreGroup "core_group";
      Modes 4;
      Mode 0 {
         ModeControls { "test_si_2"=0; "test_si_3"=0; }
         Connection 0 "2" "4" "6" "8" "10" ! "11" "13" "15" "18" "19" "21" !
         "24";
         Connection 1 "1" "3" "5" "7" "9" ! "12" "14" "16" "17" "20" "22" ! "23";
      }
      Mode 1 {
         ModeControls { "test_si_2"=0; "test_si_3"=1; }
         Connection 0 "2" "4" "5" "7" "10" "12" "14" ! "15" "18" "19" ! "22" "24";
         Connection 1 "1" "3" "6" "8" "9" "11" "13" ! "16" "17" "20" ! "21" "23";
      }
      Mode 2 {
         ModeControls { "test_si_2"=1; "test_si_3"=0; }
         Connection 0 "2" "3" "5" "8" "10" "12" ! "13" "16" ! "18" ! "20" "22" "24";
         Connection 1 "1" "4" "6" "7" "9" "11" ! "14" "15" ! "17" ! "19" "21" "23";
      }
      Mode 3 {
         ModeControls { "test_si_2"=1; "test_si_3"=1; }
         Connection 0 "2" "3" ! "5" "7" ! "9" "11" "13" "15" ! "18" "19" "21" "23";
         Connection 1 "1" "4" ! "6" "8" ! "10" "12" "14" "16" ! "17" "20" "22" "24";
      }
   }
   Compressor "async_fifo_U_compressor_TM4" {
      UnloadGroup "unload_group";
      CoreGroup "core_group";
      Mode {
         Connection "1" 0 1;
         Connection "2" 2;
         Connection "3" 3;
         Connection "4" 0;
         Connection "5" 1;
         Connection "6" 2;
         Connection "7" 3;
         Connection "8" 0;
         Connection "9" 1;
         Connection "10" 2;
         Connection "11" 3;
         Connection "12" 0;
         Connection "13" 1;
         Connection "14" 2;
         Connection "15" 3;
         Connection "16" 0;
         Connection "17" 1;
         Connection "18" 2 3;
         Connection "19" 0 1;
         Connection "20" 2 3;
         Connection "21" 0 1;
         Connection "22" 2 3;
         Connection "23" 0 1;
         Connection "24" 2 3;
      }
   }
}
Procedures "TM4" {
   "multiclock_capture" {
      W "_multiclock_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN110N0\r10 N 1000111NNN; "all_outputs"=\r18 X ; }
      F { "wrst_n"=1; "wen"=1; "wptr_clr"=0; "rrst_n"=1; "ren"=1; "rptr_clr"=0; "test_se"=0; "atpg_mode"=1; 
          "test_mode"=1; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=0; "test_mode1"=1; "ate_wclk"=P; "ate_rclk"=P; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_capture" {
      W "_allclock_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN110N0\r10 N 1000111NNN; "all_outputs"=\r18 X ; }
      F { "wrst_n"=1; "wen"=1; "wptr_clr"=0; "rrst_n"=1; "ren"=1; "rptr_clr"=0; "test_se"=0; "atpg_mode"=1; 
          "test_mode"=1; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=0; "test_mode1"=1; "ate_wclk"=P; "ate_rclk"=P; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_launch" {
      W "_allclock_launch_WFT_";
      C { "all_inputs"=1\r10 N 0NN110N0\r10 N 1000111NNN; "all_outputs"=\r18 X ; }
      F { "wrst_n"=1; "wen"=1; "wptr_clr"=0; "rrst_n"=1; "ren"=1; "rptr_clr"=0; "test_se"=0; "atpg_mode"=1; 
          "test_mode"=1; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=0; "test_mode1"=1; "ate_wclk"=P; "ate_rclk"=P; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_launch_capture" {
      W "_allclock_launch_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN110N0\r10 N 1000111NNN; "all_outputs"=\r18 X ; }
      F { "wrst_n"=1; "wen"=1; "wptr_clr"=0; "rrst_n"=1; "ren"=1; "rptr_clr"=0; "test_se"=0; "atpg_mode"=1; 
          "test_mode"=1; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=0; "test_mode1"=1; "ate_wclk"=P; "ate_rclk"=P; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "load_unload" {
      W "_default_WFT_";
      C { "atpg_mode"=1; "near_empty_mrgn[0]"=N; "near_empty_mrgn[1]"=N; "near_empty_mrgn[2]"=N; 
         "near_empty_mrgn[3]"=N; "near_empty_mrgn[4]"=N; "near_full_mrgn[0]"=N; "near_full_mrgn[1]"=N; 
         "near_full_mrgn[2]"=N; "near_full_mrgn[3]"=N; "near_full_mrgn[4]"=N; "rclk"=0; 
         "ren"=N; "rptr_clr"=N; "rrst_n"=1; "test_mode"=1; "test_se"=0; "test_si"=N; "wclk"=0; "wdata[0]"=N; 
         "wdata[1]"=N; "wdata[2]"=N; "wdata[3]"=N; "wdata[4]"=N; "wdata[5]"=N; "wdata[6]"=N; "wdata[7]"=N; 
         "wen"=N; "wptr_clr"=N; "wrst_n"=1; "empty"=X; "full"=X; "near_empty"=X; "near_full"=X; "over_flow"=X; 
         "rdata[0]"=X; "rdata[1]"=X; "rdata[2]"=X; "rdata[3]"=X; "rdata[4]"=X; "rdata[5]"=X; "rdata[6]"=X; 
         "rdata[7]"=X; "test_so"=X; "under_flow"=X; "ate_wclk"=0; "ate_rclk"=0; "occ_rst"=0; "occ_mode"=1; 
         "pll_bypass"=0; "test_mode1"=1; "test_si_1"=N; "test_so_1"=X; "test_si_2"=N; "test_so_2"=X; 
         "test_si_3"=N; "test_so_3"=X; }
      "TM4_pre_shift": V { "_clk"=0101PP; "test_se"=1; }
      Shift { ActiveScanChains "mode_group" "unload_group" "load_group" "core_group";
         W "_default_WFT_";
         V { "_clk"=P1P1PP; "_si"=####; "_so"=####; }
      }
   }
}
MacroDefs "TM4" {
   "test_setup" {
      W "_default_WFT_";
      C { "all_inputs"=\r39 N ; "all_outputs"=\r18 X ; }
      V { "atpg_mode"=1; "rclk"=0; "rrst_n"=1; "test_mode"=1; "wclk"=0; "wrst_n"=1; "ate_wclk"=P; "ate_rclk"=P; 
         "occ_rst"=1; "occ_mode"=1; "test_mode1"=1; }
      V { "test_se"=0; "occ_rst"=0; "pll_bypass"=0; "wen"=1; "wptr_clr"=0; "ren"=1; "rptr_clr"=0; }
   }
}
Pattern "_pattern_" {
   W "_multiclock_capture_WFT_";
   "precondition all Signals": C { "_pi"=\r39 0 ; "_po"=\r18 X ; }
   Macro "test_setup";
   Ann {* chain_test *}
   "pattern 0": Call "load_unload" { 
      "test_si_2"=0101001010; "test_si_3"=0110000110; "test_si"=0000000000; 
      "test_si_1"=0000000000; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=110011101100101100010000010101PP0101101; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=110011101100101100010000010101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=110011101100101100010000010101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=110011101100101100010000010101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=110011101100101100010000010101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=110011101100101100010000010101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=110011101100101100010000010101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=110011101100101100010000010101PP0101101; }
   Ann {* fast_sequential *}
   "pattern 1": Call "load_unload" { 
      "test_so"=LHLLHLLLHH; "test_so_1"=HHHHHHHHHH; "test_so_2"=HHHHHHHHHH; 
      "test_so_3"=LLLLLLHLHL; "test_si_2"=1100000000; "test_si_3"=0110001000; 
      "test_si"=1100000011; "test_si_1"=1000000000; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=101101011010101101000000100101PP0101010; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=101101011010101101000000100101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=101101011010101101000000100101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=101101011010101101000000100101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=101101011010101101000000100101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=101101011010101101000000100101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=101101011010101101000000100101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=101101011010101101000000100101PP0101010; }
   Ann {* fast_sequential *}
   "pattern 2": Call "load_unload" { 
      "test_so"=HHHHLHLLHH; "test_so_1"=LLLLHLLLHH; "test_so_2"=LLLHHLLLHH; 
      "test_so_3"=LHHLLHLLLH; "test_si_2"=0110111111; "test_si_3"=1101101100; 
      "test_si"=0000000000; "test_si_1"=1100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111101000000101100000111111101PP0101000; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111101000000101100000111111101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=111101000000101100000111111101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=111101000000101100000111111101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=111101000000101100000111111101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=111101000000101100000111111101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=111101000000101100000111111101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=111101000000101100000111111101PP0101000; }
   Ann {* fast_sequential *}
   "pattern 3": Call "load_unload" { 
      "test_so"=LLLHLHHHLL; "test_so_1"=LHHHHLLLHH; "test_so_2"=LHLLLLLLHH; 
      "test_so_3"=LHHLHHHHLH; "test_si_2"=1110010010; "test_si_3"=0110111100; 
      "test_si"=1100000011; "test_si_1"=0100000000; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111101011110101101010010111101PP0101101; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111101011110101101010010111101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=111101011110101101010010111101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=111101011110101101010010111101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=111101011110101101010010111101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=111101011110101101010010111101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=111101011110101101010010111101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=111101011110101101010010111101PP0101101; }
   Ann {* fast_sequential *}
   "pattern 4": Call "load_unload" { 
      "test_so"=LLLHHLHLHL; "test_so_1"=HHHLLHLLHH; "test_so_2"=LHHHLLLLHH; 
      "test_so_3"=HLLHHHHHHH; "test_si_2"=1000000000; "test_si_3"=1111110100; 
      "test_si"=1000000011; "test_si_1"=0000000000; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=101001010010101100010101100101PP0101011; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=101001010010101100010101100101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=101001010010101100010101100101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=101001010010101100010101100101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=101001010010101100010101100101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=101001010010101100010101100101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=101001010010101100010101100101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=101001010010101100010101100101PP0101011; }
   Ann {* fast_sequential *}
   "pattern 5": Call "load_unload" { 
      "test_so"=LLHLLLHHLL; "test_so_1"=HHLHHHHHHL; "test_so_2"=LLHHHLLHHL; 
      "test_so_3"=HHLLLHLHHL; "test_si_2"=1011000011; "test_si_3"=1000101010; 
      "test_si"=0100000000; "test_si_1"=0000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=100010111000101100000111011101PP0101001; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=100010111000101100000111011101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=100010111000101100000111011101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=100010111000101100000111011101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=100010111000101100000111011101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=100010111000101100000111011101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=100010111000101100000111011101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=100010111000101100000111011101PP0101001; }
   Ann {* fast_sequential *}
   "pattern 6": Call "load_unload" { 
      "test_so"=HHLLHHHHHL; "test_so_1"=LLHLHHLLHH; "test_so_2"=HLHHLLLHHH; 
      "test_so_3"=LLHHLHLHHH; "test_si_2"=0110010011; "test_si_3"=1001100110; 
      "test_si"=0100000000; "test_si_1"=1000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=110110110010101100001010001101PP0101101; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=110110110010101100001010001101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=110110110010101100001010001101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=110110110010101100001010001101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=110110110010101100001010001101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=110110110010101100001010001101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=110110110010101100001010001101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=110110110010101100001010001101PP0101101; }
   Ann {* fast_sequential *}
   "pattern 7": Call "load_unload" { 
      "test_so"=LHLHLLLHLH; "test_so_1"=LLHHHHLLLH; "test_so_2"=LHHLLLLLLH; 
      "test_so_3"=LHHLHLLLHL; "test_si_2"=0000000100; "test_si_3"=0100000010; 
      "test_si"=1000000011; "test_si_1"=0100000000; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=100110000000101101001100111101PP0101010; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=100110000000101101001100111101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=100110000000101101001100111101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=100110000000101101001100111101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=100110000000101101001100111101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=100110000000101101001100111101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=100110000000101101001100111101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=100110000000101101001100111101PP0101010; }
   Ann {* fast_sequential *}
   "pattern 8": Call "load_unload" { 
      "test_so"=HHHLHHHHLH; "test_so_1"=LLLHLHHHHH; "test_so_2"=HHLHLHHHHH; 
      "test_so_3"=HLHLHLHHLL; "test_si_2"=0100111011; "test_si_3"=0001000100; 
      "test_si"=0000000000; "test_si_1"=0000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=101001100010101100000000011101PP0101000; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=101001100010101100000000011101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=101001100010101100000000011101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=101001100010101100000000011101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=101001100010101100000000011101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=101001100010101100000000011101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=101001100010101100000000011101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=101001100010101100000000011101PP0101000; }
   Ann {* fast_sequential *}
   "pattern 9": Call "load_unload" { 
      "test_so"=HHHHHLLLHL; "test_so_1"=LLHHHHHHHH; "test_so_2"=HLLHLLHHHH; 
      "test_so_3"=LHHLHHHHLH; "test_si_2"=1110111110; "test_si_3"=0100101111; 
      "test_si"=0000000000; "test_si_1"=0000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=110011111110101100010001011101PP0101000; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=110011111110101100010001011101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=110011111110101100010001011101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=110011111110101100010001011101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=110011111110101100010001011101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=110011111110101100010001011101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=110011111110101100010001011101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=110011111110101100010001011101PP0101000; }
   Ann {* fast_sequential *}
   "pattern 10": Call "load_unload" { 
      "test_so"=HLHLLLHLLL; "test_so_1"=LLHHLLLHHH; "test_so_2"=LHLLLLLLHH; 
      "test_so_3"=HLLHLLHLHL; "test_si_2"=1110111110; "test_si_3"=1100111100; 
      "test_si"=1000000000; "test_si_1"=1000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=100110000110101101011000011101PP0101000; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=100110000110101101011000011101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100110000110101101011000011101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100110000110101101011000011101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100110000110101101011000011101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100110000110101101011000011101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100110000110101101011000011101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100110000110101101011000011101PP0101000; }
   Ann {* fast_sequential *}
   "pattern 11": Call "load_unload" { 
      "test_so"=HHLLLLLHLH; "test_so_1"=LHLLLLHHHH; "test_so_2"=LLLLHHLLHH; 
      "test_so_3"=LHLHLLHLHL; "test_si_2"=1011010101; "test_si_3"=1110000101; 
      "test_si"=0000000000; "test_si_1"=0100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111110000100101100001111111101PP0101001; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111110000100101100001111111101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=111110000100101100001111111101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=111110000100101100001111111101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=111110000100101100001111111101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=111110000100101100001111111101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=111110000100101100001111111101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=111110000100101100001111111101PP0101001; }
   Ann {* fast_sequential *}
   "pattern 12": Call "load_unload" { 
      "test_so"=HLHHHHHLHL; "test_so_1"=HHHLHHLHHH; "test_so_2"=LLLLLLLLHH; 
      "test_so_3"=LLLLLLHLLH; "test_si_2"=1100010110; "test_si_3"=1000001001; 
      "test_si"=1100000011; "test_si_1"=0000000000; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=101111111110101101001011001101PP0101101; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=101111111110101101001011001101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=101111111110101101001011001101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=101111111110101101001011001101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=101111111110101101001011001101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=101111111110101101001011001101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=101111111110101101001011001101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=101111111110101101001011001101PP0101101; }
   Ann {* fast_sequential *}
   "pattern 13": Call "load_unload" { 
      "test_so"=HHHHLLHLLH; "test_so_1"=LLLHHLLLHH; "test_so_2"=HHLHLHHLHH; 
      "test_so_3"=HLHLHLLHLH; "test_si_2"=0100010100; "test_si_3"=1111001000; 
      "test_si"=0100000011; "test_si_1"=0000000000; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111110111100101100010110011101PP0101110; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111110111100101100010110011101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=111110111100101100010110011101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=111110111100101100010110011101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=111110111100101100010110011101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=111110111100101100010110011101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=111110111100101100010110011101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=111110111100101100010110011101PP0101110; }
   Ann {* fast_sequential *}
   "pattern 14": Call "load_unload" { 
      "test_so"=LHHHHHLLLH; "test_so_1"=HLLHLHLLHH; "test_so_2"=LLHLHLLLHH; 
      "test_so_3"=LHLHLHLLHL; "test_si_2"=0110000011; "test_si_3"=0100001000; 
      "test_si"=1100000000; "test_si_1"=1000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=101100111000101101010000011101PP0101110; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=101100111000101101010000011101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=101100111000101101010000011101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=101100111000101101010000011101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=101100111000101101010000011101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=101100111000101101010000011101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=101100111000101101010000011101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=101100111000101101010000011101PP0101110; }
   Ann {* fast_sequential *}
   "pattern 15": Call "load_unload" { 
      "test_so"=LHHLLLHLLL; "test_so_1"=HLHLHLLLHH; "test_so_2"=HHLHLLLHHH; 
      "test_so_3"=LLHHHHLHLL; "test_si_2"=1000000001; "test_si_3"=0110001110; 
      "test_si"=1100000000; "test_si_1"=0100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111000001000101100010001011101PP0101111; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111000001000101100010001011101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111000001000101100010001011101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111000001000101100010001011101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111000001000101100010001011101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111000001000101100010001011101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111000001000101100010001011101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111000001000101100010001011101PP0101111; }
   Ann {* fast_sequential *}
   "pattern 16": Call "load_unload" { 
      "test_so"=HLHLLLLHLH; "test_so_1"=LHLHHHLLHH; "test_so_2"=LLLLLLLLHH; 
      "test_so_3"=HHLHLLLHHH; "test_si_2"=0100100101; "test_si_3"=1000000001; 
      "test_si"=1000000000; "test_si_1"=1000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=100010111110101101001110010101PP0101110; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=100010111110101101001110010101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=100010111110101101001110010101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=100010111110101101001110010101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=100010111110101101001110010101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=100010111110101101001110010101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=100010111110101101001110010101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=100010111110101101001110010101PP0101110; }
   Ann {* fast_sequential *}
   "pattern 17": Call "load_unload" { 
      "test_so"=LHLHHLHHLH; "test_so_1"=HLLLLLLHLH; "test_so_2"=HHHHLHLHLH; 
      "test_so_3"=HHLHLLHHHL; "test_si_2"=0011111100; "test_si_3"=0101110111; 
      "test_si"=1000000000; "test_si_1"=0100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=110110001000101100010010001101PP0101010; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=110110001000101100010010001101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=110110001000101100010010001101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=110110001000101100010010001101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=110110001000101100010010001101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=110110001000101100010010001101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=110110001000101100010010001101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=110110001000101100010010001101PP0101010; }
   Ann {* fast_sequential *}
   "pattern 18": Call "load_unload" { 
      "test_so"=HLHLHLHLLH; "test_so_1"=LLHLLLHHHH; "test_so_2"=LLHLLHHLHH; 
      "test_so_3"=LHLHLLHHLL; "test_si_2"=0111110111; "test_si_3"=0001000010; 
      "test_si"=0000000000; "test_si_1"=0000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=101100011110101101001001111101PP0101001; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=101100011110101101001001111101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=101100011110101101001001111101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=101100011110101101001001111101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=101100011110101101001001111101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=101100011110101101001001111101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=101100011110101101001001111101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=101100011110101101001001111101PP0101001; }
   Ann {* fast_sequential *}
   "pattern 19": Call "load_unload" { 
      "test_so"=HHLHLHLHLL; "test_so_1"=HLLHHHLLLH; "test_so_2"=LHHLLHLLLH; 
      "test_so_3"=LLHHLLLLLH; "test_si_2"=0011100111; "test_si_3"=0101101101; 
      "test_si"=0000000000; "test_si_1"=1000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111000111000101100000001011101PP0101100; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111000111000101100000001011101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=111000111000101100000001011101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=111000111000101100000001011101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=111000111000101100000001011101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=111000111000101100000001011101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=111000111000101100000001011101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=111000111000101100000001011101PP0101100; }
   Ann {* fast_sequential *}
   "pattern 20": Call "load_unload" { 
      "test_so"=LHLLLLLLLL; "test_so_1"=HLLLHLLHHL; "test_so_2"=LHLLLHHHHL; 
      "test_so_3"=HLHLHLHLHL; "test_si_2"=0010110010; "test_si_3"=0000011001; 
      "test_si"=1000000000; "test_si_1"=1100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=110001010100101101000010011101PP0101010; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=110001010100101101000010011101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=110001010100101101000010011101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=110001010100101101000010011101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=110001010100101101000010011101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=110001010100101101000010011101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=110001010100101101000010011101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=110001010100101101000010011101PP0101010; }
   Ann {* fast_sequential *}
   "pattern 21": Call "load_unload" { 
      "test_so"=LHHLLLLLLL; "test_so_1"=HHHLLHLHHH; "test_so_2"=LLHLHLLLHH; 
      "test_so_3"=LLLHHLHHHL; "test_si_2"=0010101111; "test_si_3"=0001111000; 
      "test_si"=1100000000; "test_si_1"=1100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=100010011010101101000100110101PP0101101; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=100010011010101101000100110101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=100010011010101101000100110101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=100010011010101101000100110101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=100010011010101101000100110101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=100010011010101101000100110101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=100010011010101101000100110101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=100010011010101101000100110101PP0101101; }
   Ann {* fast_sequential *}
   "pattern 22": Call "load_unload" { 
      "test_so"=LHHLLHHHLL; "test_so_1"=LHHHHLLLLL; "test_so_2"=HHHHLHLLLL; 
      "test_so_3"=LHLLLHHHLH; "test_si_2"=0010100011; "test_si_3"=0000101000; 
      "test_si"=1000000000; "test_si_1"=0100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=110111100000101100011001110101PP0101011; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=110111100000101100011001110101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=110111100000101100011001110101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=110111100000101100011001110101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=110111100000101100011001110101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=110111100000101100011001110101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=110111100000101100011001110101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=110111100000101100011001110101PP0101011; }
   Ann {* fast_sequential *}
   "pattern 23": Call "load_unload" { 
      "test_so"=HHHHLLLLHL; "test_so_1"=HLHLHLLLHH; "test_so_2"=HHHHLLLHHH; 
      "test_so_3"=HLHLHHHHLL; "test_si_2"=1010001011; "test_si_3"=0000110110; 
      "test_si"=0000000000; "test_si_1"=0000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111101011010101101000010011101PP0101100; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111101011010101101000010011101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=111101011010101101000010011101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=111101011010101101000010011101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=111101011010101101000010011101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=111101011010101101000010011101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=111101011010101101000010011101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=111101011010101101000010011101PP0101100; }
   Ann {* fast_sequential *}
   "pattern 24": Call "load_unload" { 
      "test_so"=HHHHLHHHLL; "test_so_1"=LHHHHHLLHL; "test_so_2"=HHLHHLLLHL; 
      "test_so_3"=HHLHHLHLHH; "test_si_2"=1011000011; "test_si_3"=1000000101; 
      "test_si"=1100000000; "test_si_1"=1000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=101000100010101101011111110101PP0101011; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=101000100010101101011111110101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=101000100010101101011111110101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=101000100010101101011111110101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=101000100010101101011111110101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=101000100010101101011111110101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=101000100010101101011111110101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=101000100010101101011111110101PP0101011; }
   Ann {* fast_sequential *}
   "pattern 25": Call "load_unload" { 
      "test_so"=LHLLLLLLHH; "test_so_1"=HHLLLLLHHH; "test_so_2"=LLHLHHHHHH; 
      "test_so_3"=LLLLHLHLHL; "test_si_2"=1101001011; "test_si_3"=1001010100; 
      "test_si"=1100000000; "test_si_1"=0100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=110001000010101100011101111101PP0101101; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=110001000010101100011101111101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=110001000010101100011101111101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=110001000010101100011101111101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=110001000010101100011101111101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=110001000010101100011101111101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=110001000010101100011101111101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=110001000010101100011101111101PP0101101; }
   Ann {* fast_sequential *}
   "pattern 26": Call "load_unload" { 
      "test_so"=LHHLHLLLHL; "test_so_1"=HLLHHHHHHH; "test_so_2"=LHHLLHLLHH; 
      "test_so_3"=HHLHHLLLHL; "test_si_2"=1111100011; "test_si_3"=1110000100; 
      "test_si"=1000000000; "test_si_1"=0000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=110001101000101101001111000101PP0101111; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=110001101000101101001111000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=110001101000101101001111000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=110001101000101101001111000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=110001101000101101001111000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=110001101000101101001111000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=110001101000101101001111000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=110001101000101101001111000101PP0101111; }
   Ann {* fast_sequential *}
   "pattern 27": Call "load_unload" { 
      "test_so"=HLLHLLLHLH; "test_so_1"=LLLLHHHLHH; "test_so_2"=LHHLHHLLHH; 
      "test_so_3"=HLHLHLLLHL; "test_si_2"=0101101000; "test_si_3"=1100010110; 
      "test_si"=1100000000; "test_si_1"=1000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=110101001110101100010101011101PP0101010; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=110101001110101100010101011101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=110101001110101100010101011101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=110101001110101100010101011101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=110101001110101100010101011101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=110101001110101100010101011101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=110101001110101100010101011101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=110101001110101100010101011101PP0101010; }
   Ann {* fast_sequential *}
   "pattern 28": Call "load_unload" { 
      "test_so"=HHLHHHHLLL; "test_so_1"=HLHLLLLLHH; "test_so_2"=HLHHHLHHHH; 
      "test_so_3"=LLHLLHLLHH; "test_si_2"=0110100001; "test_si_3"=0111110001; 
      "test_si"=1100000011; "test_si_1"=1100000000; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=101101011100101101011010000101PP0101001; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=101101011100101101011010000101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=101101011100101101011010000101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=101101011100101101011010000101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=101101011100101101011010000101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=101101011100101101011010000101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=101101011100101101011010000101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=101101011100101101011010000101PP0101001; }
   Ann {* fast_sequential *}
   "pattern 29": Call "load_unload" { 
      "test_so"=LLLHLHHLHL; "test_so_1"=HHHLHLHLHH; "test_so_2"=LHLHLLLLHH; 
      "test_so_3"=HLLLHHLLLL; "test_si_2"=1001001011; "test_si_3"=0110110000; 
      "test_si"=1100000011; "test_si_1"=1100000000; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=100101111010101100010100000101PP0101100; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=100101111010101100010100000101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=100101111010101100010100000101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=100101111010101100010100000101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=100101111010101100010100000101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=100101111010101100010100000101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=100101111010101100010100000101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=100101111010101100010100000101PP0101100; }
   Ann {* fast_sequential *}
   "pattern 30": Call "load_unload" { 
      "test_so"=LHLHHHLLHH; "test_so_1"=HHHLHLHHHH; "test_so_2"=LHLHLHHHHH; 
      "test_so_3"=LLHLHLLHLL; "test_si_2"=1100101011; "test_si_3"=1011001100; 
      "test_si"=1100000011; "test_si_1"=0100000000; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=101011110110101101001000001101PP0101010; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=101011110110101101001000001101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=101011110110101101001000001101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=101011110110101101001000001101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=101011110110101101001000001101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=101011110110101101001000001101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=101011110110101101001000001101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=101011110110101101001000001101PP0101010; }
   Ann {* fast_sequential *}
   "pattern 31": Call "load_unload" { 
      "test_so"=LLLLHLLLLL; "test_so_1"=HHLHLHHHHL; "test_so_2"=LLLLHHHLHL; 
      "test_so_3"=LHHHHLLLHL; "test_si_2"=0011000011; "test_si_3"=1011011111; 
      "test_si"=0100000011; "test_si_1"=0000000000; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=101101010010101100011101110101PP0101011; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=101101010010101100011101110101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=101101010010101100011101110101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=101101010010101100011101110101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=101101010010101100011101110101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=101101010010101100011101110101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=101101010010101100011101110101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=101101010010101100011101110101PP0101011; }
   Ann {* fast_sequential *}
   "pattern 32": Call "load_unload" { 
      "test_so"=LHHLLLHHLL; "test_so_1"=HLLHHHHHLH; "test_so_2"=LLLLHHLLLH; 
      "test_so_3"=LLHHLLLHLH; "test_si_2"=0000010110; "test_si_3"=0011101110; 
      "test_si"=0000000000; "test_si_1"=1000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=110110001010101100011011101101PP0101001; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=110110001010101100011011101101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=110110001010101100011011101101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=110110001010101100011011101101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=110110001010101100011011101101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=110110001010101100011011101101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=110110001010101100011011101101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=110110001010101100011011101101PP0101001; }
   Ann {* fast_sequential *}
   "pattern 33": Call "load_unload" { 
      "test_so"=LHHHLLHLLH; "test_so_1"=HLLHHHHLHH; "test_so_2"=HLLLLLHHHH; 
      "test_so_3"=LLLHHLLHLL; "test_si_2"=0110100001; "test_si_3"=0001001110; 
      "test_si"=1100000000; "test_si_1"=1100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=100110001000101101010001101101PP0101011; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=100110001000101101010001101101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=100110001000101101010001101101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=100110001000101101010001101101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=100110001000101101010001101101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=100110001000101101010001101101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=100110001000101101010001101101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=100110001000101101010001101101PP0101011; }
   Ann {* fast_sequential *}
   "pattern 34": Call "load_unload" { 
      "test_so"=LLHLHHLLLH; "test_so_1"=HLLLHHLLHH; "test_so_2"=HHHHLLLHHH; 
      "test_so_3"=LHLHLLLHLH; "test_si_2"=1101000000; "test_si_3"=0110101000; 
      "test_si"=1000000000; "test_si_1"=0100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=100111101010101100001000111101PP0101110; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=100111101010101100001000111101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=100111101010101100001000111101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=100111101010101100001000111101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=100111101010101100001000111101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=100111101010101100001000111101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=100111101010101100001000111101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=100111101010101100001000111101PP0101110; }
   Ann {* fast_sequential *}
   "pattern 35": Call "load_unload" { 
      "test_so"=HLLHLLHLHL; "test_so_1"=HHLLHHLLHH; "test_so_2"=LHHHLLLLHH; 
      "test_so_3"=LHLLHLLLLH; "test_si_2"=1010111011; "test_si_3"=1101010100; 
      "test_si"=1000000000; "test_si_1"=0000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=100100111100101100011101101101PP0101000; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=100100111100101100011101101101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100100111100101100011101101101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100100111100101100011101101101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100100111100101100011101101101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100100111100101100011101101101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100100111100101100011101101101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100100111100101100011101101101PP0101000; }
   Ann {* fast_sequential *}
   "pattern 36": Call "load_unload" { 
      "test_so"=LHHHHLLLLH; "test_so_1"=LLHLHHHHHH; "test_so_2"=LLLHHLLLHH; 
      "test_so_3"=HHHHLHLLHH; "test_si_2"=0111010010; "test_si_3"=1010100011; 
      "test_si"=1000000000; "test_si_1"=1000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=101000001100101100010001011101PP0101000; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=101000001100101100010001011101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=101000001100101100010001011101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=101000001100101100010001011101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=101000001100101100010001011101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=101000001100101100010001011101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=101000001100101100010001011101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=101000001100101100010001011101PP0101000; }
   Ann {* fast_sequential *}
   "pattern 37": Call "load_unload" { 
      "test_so"=HLHHLLLLLH; "test_so_1"=HHLLHHHHHH; "test_so_2"=LLHHLLLLHH; 
      "test_so_3"=LHLHLLLLHH; "test_si_2"=1111100001; "test_si_3"=0111011000; 
      "test_si"=1000000000; "test_si_1"=0100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111011001100101100000111010101PP0101011; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111011001100101100000111010101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111011001100101100000111010101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111011001100101100000111010101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111011001100101100000111010101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111011001100101100000111010101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111011001100101100000111010101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111011001100101100000111010101PP0101011; }
   Ann {* fast_sequential *}
   "pattern 38": Call "load_unload" { 
      "test_so"=HHLHLLHHLH; "test_so_1"=LLLLHHHLHH; "test_so_2"=LHHLHHHHHH; 
      "test_so_3"=HLLHLHLLHL; "test_si_2"=1111000111; "test_si_3"=1101001001; 
      "test_si"=1100000000; "test_si_1"=1000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=110110100100101101011110101101PP0101001; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=110110100100101101011110101101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=110110100100101101011110101101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=110110100100101101011110101101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=110110100100101101011110101101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=110110100100101101011110101101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=110110100100101101011110101101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=110110100100101101011110101101PP0101001; }
   Ann {* fast_sequential *}
   "pattern 39": Call "load_unload" { 
      "test_so"=LHLLLHLLLH; "test_so_1"=HHLHLLHLHH; "test_so_2"=LLHHHLLLHH; 
      "test_so_3"=HLHLHLHLHL; "test_si_2"=1011111000; "test_si_3"=1100101010; 
      "test_si"=0000000011; "test_si_1"=0100000000; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111110110000101101000001100101PP0101111; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111110110000101101000001100101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111110110000101101000001100101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111110110000101101000001100101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111110110000101101000001100101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111110110000101101000001100101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111110110000101101000001100101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111110110000101101000001100101PP0101111; }
   Ann {* fast_sequential *}
   "pattern 40": Call "load_unload" { 
      "test_so"=HHLHLHHHHH; "test_so_1"=HHHHHLHHHH; "test_so_2"=LLLHHLLLHH; 
      "test_so_3"=LHLLHHLLHL; "test_si_2"=0100010100; "test_si_3"=1001011100; 
      "test_si"=1000000011; "test_si_1"=0000000000; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111100100000101100000011000101PP0101111; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111100100000101100000011000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111100100000101100000011000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111100100000101100000011000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111100100000101100000011000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111100100000101100000011000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111100100000101100000011000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111100100000101100000011000101PP0101111; }
   Ann {* fast_sequential *}
   "pattern 41": Call "load_unload" { 
      "test_so"=LHHLHLLLLH; "test_so_1"=HLLHLHLLHH; "test_so_2"=HHHHLLLLHH; 
      "test_so_3"=LLLHHLLLHH; "test_si_2"=1011011011; "test_si_3"=0100000100; 
      "test_si"=0100000000; "test_si_1"=1000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111111000100101100000110000101PP0101011; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111111000100101100000110000101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111111000100101100000110000101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111111000100101100000110000101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111111000100101100000110000101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111111000100101100000110000101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111111000100101100000110000101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111111000100101100000110000101PP0101011; }
   Ann {* fast_sequential *}
   "pattern 42": Call "load_unload" { 
      "test_so"=HLLLLLHHLH; "test_so_1"=HLHLLHLLHH; "test_so_2"=LLHLHLLLHH; 
      "test_so_3"=HHLHLHLLLH; "test_si_2"=0101010010; "test_si_3"=1011011010; 
      "test_si"=0100000000; "test_si_1"=0100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=110101011100101101010000101101PP0101010; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=110101011100101101010000101101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=110101011100101101010000101101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=110101011100101101010000101101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=110101011100101101010000101101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=110101011100101101010000101101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=110101011100101101010000101101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=110101011100101101010000101101PP0101010; }
   Ann {* fast_sequential *}
   "pattern 43": Call "load_unload" { 
      "test_so"=HLLHLLLLLH; "test_so_1"=LLHHHHLHHH; "test_so_2"=HHHHLLHHHH; 
      "test_so_3"=LLHHHLHHHH; "test_si_2"=0100100101; "test_si_3"=0100001000; 
      "test_si"=0100000000; "test_si_1"=0000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=100001010100101101011111010101PP0101110; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=100001010100101101011111010101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=100001010100101101011111010101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=100001010100101101011111010101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=100001010100101101011111010101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=100001010100101101011111010101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=100001010100101101011111010101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=100001010100101101011111010101PP0101110; }
   Ann {* fast_sequential *}
   "pattern 44": Call "load_unload" { 
      "test_so"=HHLLLHHHLL; "test_so_1"=LLLHHHHLHH; "test_so_2"=HLLLHLLHHH; 
      "test_so_3"=HHLHLHLLLH; "test_si_2"=0010001010; "test_si_3"=0101101010; 
      "test_si"=1000000000; "test_si_1"=1000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=100011011110101100011101110101PP0101111; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=100011011110101100011101110101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=100011011110101100011101110101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=100011011110101100011101110101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=100011011110101100011101110101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=100011011110101100011101110101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=100011011110101100011101110101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=100011011110101100011101110101PP0101111; }
   Ann {* fast_sequential *}
   "pattern 45": Call "load_unload" { 
      "test_so"=HHLLLLHHLL; "test_so_1"=HHLLLLHHLL; "test_so_2"=HLHLHHLHLL; 
      "test_so_3"=HHHLLLHLHH; "test_si_2"=0011100010; "test_si_3"=0011001000; 
      "test_si"=1000000000; "test_si_1"=0100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=101100110100101100000111100101PP0101000; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=101100110100101100000111100101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=101100110100101100000111100101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=101100110100101100000111100101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=101100110100101100000111100101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=101100110100101100000111100101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=101100110100101100000111100101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=101100110100101100000111100101PP0101000; }
   Ann {* fast_sequential *}
   "pattern 46": Call "load_unload" { 
      "test_so"=HHLLHHLHLL; "test_so_1"=HHLHLLLLHH; "test_so_2"=HHHHLLHLHH; 
      "test_so_3"=LLLLHLLHHH; "test_si_2"=0110101111; "test_si_3"=0000110000; 
      "test_si"=1100000000; "test_si_1"=1000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111000000110101100001011100101PP0101000; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111000000110101100001011100101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=111000000110101100001011100101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=111000000110101100001011100101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=111000000110101100001011100101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=111000000110101100001011100101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=111000000110101100001011100101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=111000000110101100001011100101PP0101000; }
   Ann {* fast_sequential *}
   "pattern 47": Call "load_unload" { 
      "test_so"=LLHHLLLHLH; "test_so_1"=LLHHHLLLLH; "test_so_2"=HHLHHHLLLH; 
      "test_so_3"=LHHHHLLHHH; "test_si_2"=0000100010; "test_si_3"=0101100100; 
      "test_si"=0000000000; "test_si_1"=1100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111011000010101101001011011101PP0101011; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111011000010101101001011011101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111011000010101101001011011101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111011000010101101001011011101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111011000010101101001011011101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111011000010101101001011011101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111011000010101101001011011101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111011000010101101001011011101PP0101011; }
   Ann {* fast_sequential *}
   "pattern 48": Call "load_unload" { 
      "test_so"=LHLLHHHLLL; "test_so_1"=HHLHLHLLHH; "test_so_2"=HHLHLLHLHH; 
      "test_so_3"=HHLHLHHHLH; "test_si_2"=0001010010; "test_si_3"=0010111101; 
      "test_si"=0100000000; "test_si_1"=0100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111101010000101101001000100101PP0101110; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111101010000101101001000100101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=111101010000101101001000100101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=111101010000101101001000100101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=111101010000101101001000100101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=111101010000101101001000100101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=111101010000101101001000100101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=111101010000101101001000100101PP0101110; }
   Ann {* fast_sequential *}
   "pattern 49": Call "load_unload" { 
      "test_so"=LHHHHHHLLL; "test_so_1"=LLHHHHLHHH; "test_so_2"=HLHHLLLLHH; 
      "test_so_3"=LHLHHHLHHL; "test_si_2"=1011100010; "test_si_3"=0000001100; 
      "test_si"=0000000000; "test_si_1"=1000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111010100000101101010000000101PP0101111; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111010100000101101010000000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111010100000101101010000000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111010100000101101010000000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111010100000101101010000000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111010100000101101010000000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111010100000101101010000000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111010100000101101010000000101PP0101111; }
   Ann {* fast_sequential *}
   "pattern 50": Call "load_unload" { 
      "test_so"=HHHLLLLHLL; "test_so_1"=LLLHHHHHHL; "test_so_2"=LHHHLLLHHL; 
      "test_so_3"=LHLLHHLLLL; "test_si_2"=1011111001; "test_si_3"=1000011111; 
      "test_si"=1000000000; "test_si_1"=1100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=110101011010101101001011000101PP0101111; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=110101011010101101001011000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=110101011010101101001011000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=110101011010101101001011000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=110101011010101101001011000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=110101011010101101001011000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=110101011010101101001011000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=110101011010101101001011000101PP0101111; }
   Ann {* fast_sequential *}
   "pattern 51": Call "load_unload" { 
      "test_so"=LLLLLLHLHL; "test_so_1"=HHHLLHHLHL; "test_so_2"=LHLLHLLHHL; 
      "test_so_3"=LLHHLHLHLH; "test_si_2"=0011110101; "test_si_3"=1001101101; 
      "test_si"=0100000000; "test_si_1"=1000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=101010101100101101000000000101PP0101111; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=101010101100101101000000000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=101010101100101101000000000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=101010101100101101000000000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=101010101100101101000000000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=101010101100101101000000000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=101010101100101101000000000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=101010101100101101000000000101PP0101111; }
   Ann {* fast_sequential *}
   "pattern 52": Call "load_unload" { 
      "test_so"=LLLLLLLHHH; "test_so_1"=LHHLHHLHHH; "test_so_2"=HLHLLLLLHH; 
      "test_so_3"=LHLHHLHLHH; "test_si_2"=1100000011; "test_si_3"=0000001000; 
      "test_si"=0100000000; "test_si_1"=0100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=110101101000101100011010000101PP0101111; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=110101101000101100011010000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=110101101000101100011010000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=110101101000101100011010000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=110101101000101100011010000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=110101101000101100011010000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=110101101000101100011010000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=110101101000101100011010000101PP0101111; }
   Ann {* fast_sequential *}
   "pattern 53": Call "load_unload" { 
      "test_so"=LHLLLHHHHL; "test_so_1"=HLHHHLLLHH; "test_so_2"=HHHHHLHLHH; 
      "test_so_3"=LHLHLHHHLL; "test_si_2"=0110110011; "test_si_3"=1100101100; 
      "test_si"=0000000000; "test_si_1"=1000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=100000000010101101011101111101PP0101000; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=100000000010101101011101111101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100000000010101101011101111101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100000000010101101011101111101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100000000010101101011101111101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100000000010101101011101111101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100000000010101101011101111101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100000000010101101011101111101PP0101000; }
   Ann {* fast_sequential *}
   "pattern 54": Call "load_unload" { 
      "test_so"=HHHHHLLLLL; "test_so_1"=HLLHLHHHHH; "test_so_2"=LHHHLLLLHH; 
      "test_so_3"=HLHLHHLLLH; "test_si_2"=1100100010; "test_si_3"=0100001010; 
      "test_si"=1100000011; "test_si_1"=0100000000; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=101001010100101100000110001101PP0101111; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=101001010100101100000110001101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=101001010100101100000110001101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=101001010100101100000110001101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=101001010100101100000110001101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=101001010100101100000110001101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=101001010100101100000110001101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=101001010100101100000110001101PP0101111; }
   Ann {* fast_sequential *}
   "pattern 55": Call "load_unload" { 
      "test_so"=LLLHHHHLHL; "test_so_1"=HHLLLLHLHH; "test_so_2"=HHHHLLLLHH; 
      "test_so_3"=HLLLHHLHLL; "test_si_2"=0110000000; "test_si_3"=1100011111; 
      "test_si"=0000000011; "test_si_1"=1000000000; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=100110111010101100010001100101PP0101000; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=100110111010101100010001100101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100110111010101100010001100101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100110111010101100010001100101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100110111010101100010001100101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100110111010101100010001100101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100110111010101100010001100101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100110111010101100010001100101PP0101000; }
   Ann {* fast_sequential *}
   "pattern 56": Call "load_unload" { 
      "test_so"=LHHLHLLLLH; "test_so_1"=LLLHLHLLHH; "test_so_2"=LHLLHLHLHH; 
      "test_so_3"=HLHHLHHLLH; "test_si_2"=1100000000; "test_si_3"=0100000010; 
      "test_si"=1000000011; "test_si_1"=0100000000; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=101110110110101101000011001101PP0101000; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=101110110110101101000011001101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=101110110110101101000011001101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=101110110110101101000011001101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=101110110110101101000011001101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=101110110110101101000011001101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=101110110110101101000011001101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=101110110110101101000011001101PP0101000; }
   Ann {* fast_sequential *}
   "pattern 57": Call "load_unload" { 
      "test_so"=HHHHHHHHLL; "test_so_1"=LLLLLLHHHH; "test_so_2"=HHLHLLLHHH; 
      "test_so_3"=LLHLHHLHHH; "test_si_2"=0000001101; "test_si_3"=1101100000; 
      "test_si"=1000000011; "test_si_1"=1000000000; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=100101111110101101011011100101PP0101111; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=100101111110101101011011100101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=100101111110101101011011100101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=100101111110101101011011100101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=100101111110101101011011100101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=100101111110101101011011100101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=100101111110101101011011100101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=100101111110101101011011100101PP0101111; }
   Ann {* fast_sequential *}
   "pattern 58": Call "load_unload" { 
      "test_so"=LLHLLHHLLH; "test_so_1"=HHLHLHHHHH; "test_so_2"=HHHHHHLLHH; 
      "test_so_3"=LLLLLLLHHL; "test_si_2"=1100001011; "test_si_3"=0001001001; 
      "test_si"=1100000011; "test_si_1"=0100000000; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111000111110101101010111000101PP0101111; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111000111110101101010111000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111000111110101101010111000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111000111110101101010111000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111000111110101101010111000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111000111110101101010111000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111000111110101101010111000101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111000111110101101010111000101PP0101111; }
   Ann {* fast_sequential *}
   "pattern 59": Call "load_unload" { 
      "test_so"=LHHHLHLLHH; "test_so_1"=HLLLHLHLHH; "test_so_2"=HHHLHHHHHH; 
      "test_so_3"=HLLHHLLLLH; "test_si_2"=1000011000; "test_si_3"=1100001111; 
      "test_si"=1000000011; "test_si_1"=0100000000; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=110100011010101101000111101101PP0101110; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=110100011010101101000111101101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=110100011010101101000111101101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=110100011010101101000111101101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=110100011010101101000111101101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=110100011010101101000111101101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=110100011010101101000111101101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=110100011010101101000111101101PP0101110; }
   Ann {* fast_sequential *}
   "pattern 60": Call "load_unload" { 
      "test_so"=HHHHHLHHLL; "test_so_1"=LLLHLHHHHH; "test_so_2"=HHLHHLLLHH; 
      "test_so_3"=HLHLHHLLLH; "test_si_2"=1100010100; "test_si_3"=1000001110; 
      "test_si"=1100000000; "test_si_1"=1000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=100010000100101101001111011101PP0101111; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=100010000100101101001111011101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=100010000100101101001111011101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=100010000100101101001111011101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=100010000100101101001111011101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=100010000100101101001111011101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=100010000100101101001111011101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=100010000100101101001111011101PP0101111; }
   Ann {* fast_sequential *}
   "pattern 61": Call "load_unload" { 
      "test_so"=LHLHHHLLHL; "test_so_1"=LHHLHHHLHH; "test_so_2"=LHHLLLHHHH; 
      "test_so_3"=HHHHHLLLHL; "test_si_2"=0111000111; "test_si_3"=1100001110; 
      "test_si"=1100000000; "test_si_1"=0100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=100101000100101100011110111101PP0101111; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=100101000100101100011110111101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=100101000100101100011110111101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=100101000100101100011110111101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=100101000100101100011110111101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=100101000100101100011110111101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=100101000100101100011110111101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=100101000100101100011110111101PP0101111; }
   Ann {* fast_sequential *}
   "pattern 62": Call "load_unload" { 
      "test_so"=HHLHHHLLLL; "test_so_1"=LLLLHHLLLH; "test_so_2"=HLHHLLLHLH; 
      "test_so_3"=LLLLLHLLHH; "test_si_2"=0011000011; "test_si_3"=0100010100; 
      "test_si"=1100000000; "test_si_1"=0100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=100110011100101100001000110101PP0101101; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=100110011100101100001000110101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=100110011100101100001000110101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=100110011100101100001000110101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=100110011100101100001000110101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=100110011100101100001000110101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=100110011100101100001000110101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=100110011100101100001000110101PP0101101; }
   Ann {* fast_sequential *}
   "pattern 63": Call "load_unload" { 
      "test_so"=HLLLHHLLHL; "test_so_1"=HHLHLLHLHL; "test_so_2"=HLHHLLLLHL; 
      "test_so_3"=LHLHLHLLLL; "test_si_2"=1000011100; "test_si_3"=0000000100; 
      "test_si"=0100000000; "test_si_1"=0000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=101101011000101100010001100101PP0101010; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=101101011000101100010001100101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=101101011000101100010001100101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=101101011000101100010001100101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=101101011000101100010001100101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=101101011000101100010001100101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=101101011000101100010001100101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=101101011000101100010001100101PP0101010; }
   Ann {* fast_sequential *}
   "pattern 64": Call "load_unload" { 
      "test_so"=LLHHHLLHHL; "test_so_1"=HHHLHHLLHH; "test_so_2"=LHHHHLLHHH; 
      "test_so_3"=HHHLLLHHLL; "test_si_2"=1010110111; "test_si_3"=1000011111; 
      "test_si"=1100000000; "test_si_1"=0100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111100001100101100001011110101PP0101100; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111100001100101100001011110101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=111100001100101100001011110101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=111100001100101100001011110101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=111100001100101100001011110101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=111100001100101100001011110101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=111100001100101100001011110101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=111100001100101100001011110101PP0101100; }
   Ann {* fast_sequential *}
   "pattern 65": Call "load_unload" { 
      "test_so"=LLLLLLHLLL; "test_so_1"=LLHHLLHHHL; "test_so_2"=HLHHHHLLHL; 
      "test_so_3"=LHLHHLLLLL; "test_si_2"=0011100001; "test_si_3"=1000111110; 
      "test_si"=1000000000; "test_si_1"=1100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111110010000101101011111011101PP0101111; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111110010000101101011111011101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111110010000101101011111011101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111110010000101101011111011101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111110010000101101011111011101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111110010000101101011111011101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111110010000101101011111011101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111110010000101101011111011101PP0101111; }
   Ann {* fast_sequential *}
   "pattern 66": Call "load_unload" { 
      "test_so"=LLHLLLHLHH; "test_so_1"=HHLHHHLLHH; "test_so_2"=HLHHLLLLHH; 
      "test_so_3"=HLHLHHHLHH; "test_si_2"=1110110001; "test_si_3"=0001101110; 
      "test_si"=1000000000; "test_si_1"=1000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111010010000101101010110101101PP0101010; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111010010000101101010110101101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=111010010000101101010110101101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=111010010000101101010110101101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=111010010000101101010110101101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=111010010000101101010110101101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=111010010000101101010110101101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=111010010000101101010110101101PP0101010; }
   Ann {* fast_sequential *}
   "pattern 67": Call "load_unload" { 
      "test_so"=HHHHLLLHHL; "test_so_1"=HLLHHHLLHH; "test_so_2"=LHHLLLLLHH; 
      "test_so_3"=LHLHHHLLHL; "test_si_2"=0001000100; "test_si_3"=1100001001; 
      "test_si"=1000000011; "test_si_1"=0000000000; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=100100010000101101010000010101PP0101011; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=100100010000101101010000010101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=100100010000101101010000010101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=100100010000101101010000010101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=100100010000101101010000010101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=100100010000101101010000010101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=100100010000101101010000010101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=100100010000101101010000010101PP0101011; }
   Ann {* fast_sequential *}
   "pattern 68": Call "load_unload" { 
      "test_so"=LLHHHHLLLL; "test_so_1"=HLLLLHLLLL; "test_so_2"=HLHLLLLHLL; 
      "test_so_3"=LHLHHHLHLL; "test_si_2"=0011111101; "test_si_3"=0011101100; 
      "test_si"=1100000000; "test_si_1"=0000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111100101110101100000000100101PP0101101; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111100101110101100000000100101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=111100101110101100000000100101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=111100101110101100000000100101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=111100101110101100000000100101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=111100101110101100000000100101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=111100101110101100000000100101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=111100101110101100000000100101PP0101101; }
   Ann {* fast_sequential *}
   "pattern 69": Call "load_unload" { 
      "test_so"=LLHHLLLLLL; "test_so_1"=HHLHHHLHHL; "test_so_2"=HLLLHHHHHL; 
      "test_so_3"=LHLHLLLHLH; "test_si_2"=1010000010; "test_si_3"=0000110100; 
      "test_si"=0000000000; "test_si_1"=1100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111111000110101101001001110101PP0101111; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111111000110101101001001110101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111111000110101101001001110101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111111000110101101001001110101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111111000110101101001001110101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111111000110101101001001110101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111111000110101101001001110101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111111000110101101001001110101PP0101111; }
   Ann {* fast_sequential *}
   "pattern 70": Call "load_unload" { 
      "test_so"=LLHHLLLHHL; "test_so_1"=HLHHHHLLHL; "test_so_2"=LLHLLLHHHL; 
      "test_so_3"=HLHLLHHLHL; "test_si_2"=1011001101; "test_si_3"=1000000011; 
      "test_si"=1000000000; "test_si_1"=0100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111111010000101101001011101101PP0101111; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111111010000101101001011101101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111111010000101101001011101101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111111010000101101001011101101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111111010000101101001011101101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111111010000101101001011101101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111111010000101101001011101101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111111010000101101001011101101PP0101111; }
   Ann {* fast_sequential *}
   "pattern 71": Call "load_unload" { 
      "test_so"=HHHLHHHLLL; "test_so_1"=LHHLLHLHHH; "test_so_2"=LLHLLHHHHH; 
      "test_so_3"=HLHLLLLLLL; "test_si_2"=0111000101; "test_si_3"=1001011100; 
      "test_si"=0100000000; "test_si_1"=0000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111110100010101101000111010101PP0101111; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111110100010101101000111010101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111110100010101101000111010101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111110100010101101000111010101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111110100010101101000111010101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111110100010101101000111010101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111110100010101101000111010101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111110100010101101000111010101PP0101111; }
   Ann {* fast_sequential *}
   "pattern 72": Call "load_unload" { 
      "test_so"=LLHHHHHHLL; "test_so_1"=LLLHHHHLHH; "test_so_2"=HHHHLLHLHH; 
      "test_so_3"=LLLHLHHLHL; "test_si_2"=1000110110; "test_si_3"=0110111100; 
      "test_si"=1100000000; "test_si_1"=0100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111011001100101101000010011101PP0101010; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111011001100101101000010011101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=111011001100101101000010011101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=111011001100101101000010011101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=111011001100101101000010011101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=111011001100101101000010011101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=111011001100101101000010011101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=111011001100101101000010011101PP0101010; }
   Ann {* fast_sequential *}
   "pattern 73": Call "load_unload" { 
      "test_so"=HLLHHLLHHL; "test_so_1"=LHLHLLLLHL; "test_so_2"=HHLHLLHHHL; 
      "test_so_3"=LHHHHLHLLL; "test_si_2"=0001111011; "test_si_3"=1001111000; 
      "test_si"=0000000000; "test_si_1"=1100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=110001000110101101000100000101PP0101000; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=110001000110101101000100000101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=110001000110101101000100000101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=110001000110101101000100000101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=110001000110101101000100000101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=110001000110101101000100000101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=110001000110101101000100000101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=110001000110101101000100000101PP0101000; }
   Ann {* fast_sequential *}
   "pattern 74": Call "load_unload" { 
      "test_so"=HHLLLHHHLL; "test_so_1"=LLHHHLLLHH; "test_so_2"=HLHLHHLLHH; 
      "test_so_3"=HHLHLLLHLL; "test_si_2"=1100110011; "test_si_3"=0001110000; 
      "test_si"=1000000000; "test_si_1"=0100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=100011110110101101001000001101PP0101100; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=100011110110101101001000001101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=100011110110101101001000001101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=100011110110101101001000001101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=100011110110101101001000001101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=100011110110101101001000001101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=100011110110101101001000001101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=100011110110101101001000001101PP0101100; }
   Ann {* fast_sequential *}
   "pattern 75": Call "load_unload" { 
      "test_so"=HLLLLHHHHH; "test_so_1"=LHHHHLLLHH; "test_so_2"=LHHLLLHLHH; 
      "test_so_3"=LLLLHHHHHL; "test_si_2"=0101100010; "test_si_3"=1110111111; 
      "test_si"=1000000000; "test_si_1"=0100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=100001011100101100001010101101PP0101011; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=100001011100101100001010101101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=100001011100101100001010101101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=100001011100101100001010101101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=100001011100101100001010101101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=100001011100101100001010101101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=100001011100101100001010101101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=100001011100101100001010101101PP0101011; }
   Ann {* fast_sequential *}
   "pattern 76": Call "load_unload" { 
      "test_so"=LLLLHLHLHL; "test_so_1"=HHHHLHLHHH; "test_so_2"=HLLHLLLLHH; 
      "test_so_3"=LHLLHHHLHH; "test_si_2"=1011001000; "test_si_3"=0101100101; 
      "test_si"=0100000000; "test_si_1"=0100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=100010111010101100010101111101PP0101001; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=100010111010101100010101111101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=100010111010101100010101111101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=100010111010101100010101111101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=100010111010101100010101111101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=100010111010101100010101111101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=100010111010101100010101111101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=100010111010101100010101111101PP0101001; }
   Ann {* fast_sequential *}
   "pattern 77": Call "load_unload" { 
      "test_so"=LHLLHLLLHL; "test_so_1"=LHLLLLLLHH; "test_so_2"=HLHLLHLLHH; 
      "test_so_3"=HHLLLHLHLL; "test_si_2"=1001101001; "test_si_3"=1010010100; 
      "test_si"=1100000000; "test_si_1"=0100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=100011110010101100001110000101PP0101101; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=100011110010101100001110000101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=100011110010101100001110000101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=100011110010101100001110000101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=100011110010101100001110000101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=100011110010101100001110000101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=100011110010101100001110000101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=100011110010101100001110000101PP0101101; }
   Ann {* fast_sequential *}
   "pattern 78": Call "load_unload" { 
      "test_so"=LHLHHLHHLL; "test_so_1"=HHLLHHHLHL; "test_so_2"=HHHHHHHLHL; 
      "test_so_3"=HHHHHHHLHL; "test_si_2"=1001101011; "test_si_3"=1000110101; 
      "test_si"=1000000000; "test_si_1"=1100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=100000011000101100011100111101PP0101111; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=100000011000101100011100111101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=100000011000101100011100111101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=100000011000101100011100111101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=100000011000101100011100111101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=100000011000101100011100111101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=100000011000101100011100111101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=100000011000101100011100111101PP0101111; }
   Ann {* fast_sequential *}
   "pattern 79": Call "load_unload" { 
      "test_so"=LLHHHLHLLL; "test_so_1"=HHHHLLLHHH; "test_so_2"=HLLHHLHLHH; 
      "test_so_3"=LLHLLHHHLL; "test_si_2"=1010100011; "test_si_3"=1001101100; 
      "test_si"=1100000000; "test_si_1"=1100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=100000110010101100011011111101PP0101011; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=100000110010101100011011111101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=100000110010101100011011111101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=100000110010101100011011111101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=100000110010101100011011111101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=100000110010101100011011111101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=100000110010101100011011111101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=100000110010101100011011111101PP0101011; }
   Ann {* fast_sequential *}
   "pattern 80": Call "load_unload" { 
      "test_so"=LHLHHHLLLH; "test_so_1"=HHLHHLHHHH; "test_so_2"=HHHHLLLHHH; 
      "test_so_3"=HLLLHHLHLH; "test_si_2"=0110110010; "test_si_3"=1000101111; 
      "test_si"=0100000000; "test_si_1"=0100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=100001100110101100010010111101PP0101001; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=100001100110101100010010111101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=100001100110101100010010111101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=100001100110101100010010111101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=100001100110101100010010111101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=100001100110101100010010111101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=100001100110101100010010111101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=100001100110101100010010111101PP0101001; }
   Ann {* fast_sequential *}
   "pattern 81": Call "load_unload" { 
      "test_so"=HHHLLLHLLH; "test_so_1"=HHHHLHHLHH; "test_so_2"=LHHLLLLLHH; 
      "test_so_3"=HLHHHHHLLH; "test_si_2"=0010110111; "test_si_3"=0101101100; 
      "test_si"=1000000000; "test_si_1"=1100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=100110001000101100001111110101PP0101000; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=100110001000101100001111110101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100110001000101100001111110101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100110001000101100001111110101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100110001000101100001111110101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100110001000101100001111110101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100110001000101100001111110101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100110001000101100001111110101PP0101000; }
   Ann {* fast_sequential *}
   "pattern 82": Call "load_unload" { 
      "test_so"=HLLHLHHHHL; "test_so_1"=HHHHHLLLHH; "test_so_2"=LHHLLLLLHH; 
      "test_so_3"=HHLLLHLHHL; "test_si_2"=0100001101; "test_si_3"=1110001010; 
      "test_si"=1100000011; "test_si_1"=0100000000; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111100000110101100000110010101PP0101111; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111100000110101100000110010101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111100000110101100000110010101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111100000110101100000110010101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111100000110101100000110010101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111100000110101100000110010101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111100000110101100000110010101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=111100000110101100000110010101PP0101111; }
   Ann {* fast_sequential *}
   "pattern 83": Call "load_unload" { 
      "test_so"=HHHLLHHLLH; "test_so_1"=LLLHHHHHLH; "test_so_2"=LLLLLHHLLH; 
      "test_so_3"=LHHHLLHHLH; "test_si_2"=0101001100; "test_si_3"=0110001001; 
      "test_si"=0000000011; "test_si_1"=1100000000; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=100110100000101101000100011101PP0101110; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=100110100000101101000100011101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=100110100000101101000100011101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=100110100000101101000100011101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=100110100000101101000100011101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=100110100000101101000100011101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=100110100000101101000100011101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=100110100000101101000100011101PP0101110; }
   Ann {* fast_sequential *}
   "pattern 84": Call "load_unload" { 
      "test_so"=LLHLHHHHHH; "test_so_1"=HLLHLHHHHH; "test_so_2"=LHLHLLHHHH; 
      "test_so_3"=HLHLLHHHHH; "test_si_2"=0100000000; "test_si_3"=1001000011; 
      "test_si"=1100000011; "test_si_1"=0100000000; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111100101100101100011001000101PP0101110; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111100101100101100011001000101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=111100101100101100011001000101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=111100101100101100011001000101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=111100101100101100011001000101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=111100101100101100011001000101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=111100101100101100011001000101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=111100101100101100011001000101PP0101110; }
   Ann {* fast_sequential *}
   "pattern 85": Call "load_unload" { 
      "test_so"=LHHHHHHHLH; "test_so_1"=HLLLLLHHHH; "test_so_2"=HHHHLHLHHH; 
      "test_so_3"=HLLLHLLHHL; "test_si_2"=0100000000; "test_si_3"=0101010011; 
      "test_si"=1100000011; "test_si_1"=1000000000; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111110011010101100010010001101PP0101011; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111110011010101100010010001101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111110011010101100010010001101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111110011010101100010010001101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111110011010101100010010001101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111110011010101100010010001101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111110011010101100010010001101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111110011010101100010010001101PP0101011; }
   Ann {* fast_sequential *}
   "pattern 86": Call "load_unload" { 
      "test_so"=LLLHLHHHHL; "test_so_1"=HHHLHLHHHH; "test_so_2"=HHHHHHHLHH; 
      "test_so_3"=HLLLLLHLLL; "test_si_2"=1000010010; "test_si_3"=0111111001; 
      "test_si"=0000000011; "test_si_1"=0000000000; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111101011010101101001100100101PP0101100; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111101011010101101001100100101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=111101011010101101001100100101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=111101011010101101001100100101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=111101011010101101001100100101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=111101011010101101001100100101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=111101011010101101001100100101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=111101011010101101001100100101PP0101100; }
   Ann {* fast_sequential *}
   "pattern 87": Call "load_unload" { 
      "test_so"=LLLHLHHLHL; "test_so_1"=HHHLHLLLHL; "test_so_2"=LLHHHHLHHL; 
      "test_so_3"=HHLHLLHLLH; "test_si_2"=1011010011; "test_si_3"=1011011100; 
      "test_si"=0000000000; "test_si_1"=1100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=110001101010101100010010011101PP0101111; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=110001101010101100010010011101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=110001101010101100010010011101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=110001101010101100010010011101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=110001101010101100010010011101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=110001101010101100010010011101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=110001101010101100010010011101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=110001101010101100010010011101PP0101111; }
   Ann {* fast_sequential *}
   "pattern 88": Call "load_unload" { 
      "test_so"=LLLLLLLLLL; "test_so_1"=HHHHHHHHHH; "test_so_2"=LLHLHLHLHH; 
      "test_so_3"=LLLLLHHLLL; "test_si_2"=1110110111; "test_si_3"=1001010100; 
      "test_si"=1000000000; "test_si_1"=1100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=100011010000101101000100011101PP0101011; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=100011010000101101000100011101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=100011010000101101000100011101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=100011010000101101000100011101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=100011010000101101000100011101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=100011010000101101000100011101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=100011010000101101000100011101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=100011010000101101000100011101PP0101011; }
   Ann {* fast_sequential *}
   "pattern 89": Call "load_unload" { 
      "test_so"=HHHHHLHHHL; "test_so_1"=LHHLHLLLHH; "test_so_2"=HHHHLLLLHH; 
      "test_so_3"=HHLLHHHHHH; "test_si_2"=0111100000; "test_si_3"=1100011100; 
      "test_si"=1000000000; "test_si_1"=0000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=101001001000101101011100011101PP0101110; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=101001001000101101011100011101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=101001001000101101011100011101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=101001001000101101011100011101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=101001001000101101011100011101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=101001001000101101011100011101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=101001001000101101011100011101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=101001001000101101011100011101PP0101110; }
   Ann {* fast_sequential *}
   "pattern 90": Call "load_unload" { 
      "test_so"=HLLHLLLHLL; "test_so_1"=HLHLHLHLHH; "test_so_2"=HLHHLHLHHH; 
      "test_so_3"=LLLLHHHHLL; "test_si_2"=1000000001; "test_si_3"=0101111110; 
      "test_si"=0000000011; "test_si_1"=1000000000; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=100001001100101100011010010101PP0101000; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=100001001100101100011010010101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100001001100101100011010010101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100001001100101100011010010101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100001001100101100011010010101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100001001100101100011010010101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100001001100101100011010010101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100001001100101100011010010101PP0101000; }
   Ann {* fast_sequential *}
   "pattern 91": Call "load_unload" { 
      "test_so"=LLHLHLLHLH; "test_so_1"=HHLHLHLLHH; "test_so_2"=HHHHLLLHHH; 
      "test_so_3"=LLLLHHLLHH; "test_si_2"=0010011101; "test_si_3"=0110110111; 
      "test_si"=0100000000; "test_si_1"=0000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111101111000101100001111100101PP0101010; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111101111000101100001111100101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=111101111000101100001111100101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=111101111000101100001111100101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=111101111000101100001111100101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=111101111000101100001111100101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=111101111000101100001111100101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=111101111000101100001111100101PP0101010; }
   Ann {* fast_sequential *}
   "pattern 92": Call "load_unload" { 
      "test_so"=LLHLLHLHLH; "test_so_1"=LHLLLHLHHH; "test_so_2"=HHLHHLHLHH; 
      "test_so_3"=HHLHLLLHLL; "test_si_2"=0101010111; "test_si_3"=0010011100; 
      "test_si"=0000000000; "test_si_1"=0000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111011000100101101011011001101PP0101001; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111011000100101101011011001101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=111011000100101101011011001101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=111011000100101101011011001101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=111011000100101101011011001101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=111011000100101101011011001101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=111011000100101101011011001101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=111011000100101101011011001101PP0101001; }
   Ann {* fast_sequential *}
   "pattern 93": Call "load_unload" { 
      "test_so"=HLLLLHHHLH; "test_so_1"=LLHHHLLLHH; "test_so_2"=LLLHHHHHHH; 
      "test_so_3"=HHLLLLLLLH; "test_si_2"=1001010011; "test_si_3"=0101000111; 
      "test_si"=1000000000; "test_si_1"=0100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=101010101100101101000000111101PP0101110; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=101010101100101101000000111101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=101010101100101101000000111101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=101010101100101101000000111101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=101010101100101101000000111101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=101010101100101101000000111101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=101010101100101101000000111101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=101010101100101101000000111101PP0101110; }
   Ann {* fast_sequential *}
   "pattern 94": Call "load_unload" { 
      "test_so"=HLLLHLLLHL; "test_so_1"=LLHLHHHHHL; "test_so_2"=LHLLLLHLHL; 
      "test_so_3"=HLLLLHLLHH; "test_si_2"=0011010010; "test_si_3"=1001011101; 
      "test_si"=0100000000; "test_si_1"=1000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=110101010000101100010000110101PP0101111; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=110101010000101100010000110101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=110101010000101100010000110101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=110101010000101100010000110101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=110101010000101100010000110101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=110101010000101100010000110101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=110101010000101100010000110101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=110101010000101100010000110101PP0101111; }
   Ann {* fast_sequential *}
   "pattern 95": Call "load_unload" { 
      "test_so"=HLLLLLLLLL; "test_so_1"=LHLLHHHLHL; "test_so_2"=LHHLLLHHHL; 
      "test_so_3"=HHLLHHHLHH; "test_si_2"=1011000011; "test_si_3"=0001011100; 
      "test_si"=0000000000; "test_si_1"=1100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=101010001100101101000011101101PP0101011; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=101010001100101101000011101101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=101010001100101101000011101101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=101010001100101101000011101101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=101010001100101101000011101101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=101010001100101101000011101101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=101010001100101101000011101101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=101010001100101101000011101101PP0101011; }
   Ann {* fast_sequential *}
   "pattern 96": Call "load_unload" { 
      "test_so"=LLLLHHLLLL; "test_so_1"=HHLLHLLLHH; "test_so_2"=HHLHLLLLHH; 
      "test_so_3"=LHHLHHLLLL; "test_si_2"=0100001110; "test_si_3"=1100001101; 
      "test_si"=0100000011; "test_si_1"=0100000000; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111000010100101100001010001101PP0101000; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111000010100101100001010001101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=111000010100101100001010001101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=111000010100101100001010001101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=111000010100101100001010001101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=111000010100101100001010001101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=111000010100101100001010001101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=111000010100101100001010001101PP0101000; }
   Ann {* fast_sequential *}
   "pattern 97": Call "load_unload" { 
      "test_so"=HHHLLLLHLH; "test_so_1"=LLLHHHHHHH; "test_so_2"=HHLLHHLLHH; 
      "test_so_3"=HLHHHHHHHH; "test_si_2"=0000000101; "test_si_3"=0100001000; 
      "test_si"=1000000011; "test_si_1"=1100000000; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=101101100110101101010010110101PP0101010; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=101101100110101101010010110101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=101101100110101101010010110101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=101101100110101101010010110101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=101101100110101101010010110101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=101101100110101101010010110101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=101101100110101101010010110101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=101101100110101101010010110101PP0101010; }
   Ann {* fast_sequential *}
   "pattern 98": Call "load_unload" { 
      "test_so"=HHHLLLLHLL; "test_so_1"=LLLHHLLLLH; "test_so_2"=HHLLLHHHLH; 
      "test_so_3"=HLHHHLHLLL; "test_si_2"=0000010101; "test_si_3"=0000000010; 
      "test_si"=0100000011; "test_si_1"=1100000000; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111011001110101100000101101101PP0101101; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111011001110101100000101101101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=111011001110101100000101101101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=111011001110101100000101101101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=111011001110101100000101101101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=111011001110101100000101101101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=111011001110101100000101101101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=111011001110101100000101101101PP0101101; }
   Ann {* fast_sequential *}
   "pattern 99": Call "load_unload" { 
      "test_so"=HHHHLHHLLL; "test_so_1"=LLLHHHHHHH; "test_so_2"=HHLHLHLHHH; 
      "test_so_3"=HLHLHLLLLH; "test_si_2"=0000000110; "test_si_3"=0000011011; 
      "test_si"=1000000011; "test_si_1"=1000000000; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=101011010010101101001101111101PP0101000; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=101011010010101101001101111101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=101011010010101101001101111101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=101011010010101101001101111101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=101011010010101101001101111101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=101011010010101101001101111101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=101011010010101101001101111101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=101011010010101101001101111101PP0101000; }
   Ann {* fast_sequential *}
   "pattern 100": Call "load_unload" { 
      "test_so"=HHHLHHHLLL; "test_so_1"=LLLHLHHLLH; "test_so_2"=HHLLLHLHLH; 
      "test_so_3"=LLHHHLLLLL; "test_si_2"=0100001100; "test_si_3"=0000001010; 
      "test_si"=1100000011; "test_si_1"=0000000000; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=101110101010101100011101011101PP0101110; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=101110101010101100011101011101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=101110101010101100011101011101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=101110101010101100011101011101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=101110101010101100011101011101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=101110101010101100011101011101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=101110101010101100011101011101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=101110101010101100011101011101PP0101110; }
   Ann {* fast_sequential *}
   "pattern 101": Call "load_unload" { 
      "test_so"=HHHLHHHHLH; "test_so_1"=LLLHLHHHHH; "test_so_2"=HHLHHHHHHH; 
      "test_so_3"=HLHLHLHHLL; "test_si_2"=1100001010; "test_si_3"=0100001000; 
      "test_si"=1100000011; "test_si_1"=0000000000; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111110010110101100011010110101PP0101011; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111110010110101100011010110101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111110010110101100011010110101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111110010110101100011010110101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111110010110101100011010110101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111110010110101100011010110101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111110010110101100011010110101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111110010110101100011010110101PP0101011; }
   Ann {* fast_sequential *}
   "pattern 102": Call "load_unload" { 
      "test_so"=HHHHHHLHLH; "test_so_1"=LLLLLLHHHH; "test_so_2"=HHLHHLHHHH; 
      "test_so_3"=HLHLHHLLHH; "test_si_2"=0011001100; "test_si_3"=0100111101; 
      "test_si"=1000000000; "test_si_1"=1100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111101011110101100000011001101PP0101100; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111101011110101100000011001101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=111101011110101100000011001101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=111101011110101100000011001101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=111101011110101100000011001101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=111101011110101100000011001101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=111101011110101100000011001101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=111101011110101100000011001101PP0101100; }
   Ann {* fast_sequential *}
   "pattern 103": Call "load_unload" { 
      "test_so"=HHLHLLLLLH; "test_so_1"=LHHHHLHLHH; "test_so_2"=LLLLLHHHHH; 
      "test_so_3"=LHHLLLLLLL; "test_si_2"=0111001101; "test_si_3"=0011001110; 
      "test_si"=1100000000; "test_si_1"=1100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111010111100101101010100000101PP0101010; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111010111100101101010100000101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=111010111100101101010100000101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=111010111100101101010100000101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=111010111100101101010100000101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=111010111100101101010100000101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=111010111100101101010100000101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=111010111100101101010100000101PP0101010; }
   Ann {* fast_sequential *}
   "pattern 104": Call "load_unload" { 
      "test_so"=LHHLLLLHLH; "test_so_1"=HLLHHHLLLH; "test_so_2"=LLLHHLHHLH; 
      "test_so_3"=LHLLLHHHLH; "test_si_2"=0110101101; "test_si_3"=0111100100; 
      "test_si"=1100000000; "test_si_1"=0000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=101000110100101101001010001101PP0101111; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=101000110100101101001010001101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=101000110100101101001010001101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=101000110100101101001010001101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=101000110100101101001010001101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=101000110100101101001010001101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=101000110100101101001010001101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=101000110100101101001010001101PP0101111; }
   Ann {* fast_sequential *}
   "pattern 105": Call "load_unload" { 
      "test_so"=LLHLHLHHLL; "test_so_1"=HHLHHHHLHH; "test_so_2"=HHHHLHLLHH; 
      "test_so_3"=HLHLHLLHLL; "test_si_2"=0000110111; "test_si_3"=0110011110; 
      "test_si"=1100000000; "test_si_1"=1100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=101100100110101100010010110101PP0101101; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=101100100110101100010010110101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=101100100110101100010010110101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=101100100110101100010010110101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=101100100110101100010010110101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=101100100110101100010010110101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=101100100110101100010010110101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=101100100110101100010010110101PP0101101; }
   Ann {* fast_sequential *}
   "pattern 106": Call "load_unload" { 
      "test_so"=LHLLLLLHHH; "test_so_1"=HLLHHHLLHH; "test_so_2"=HLHLHHLLHH; 
      "test_so_3"=LHLHLLHHHL; "test_si_2"=0101111010; "test_si_3"=1100011000; 
      "test_si"=0100000000; "test_si_1"=1000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111010011100101100011100011101PP0101001; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111010011100101100011100011101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=111010011100101100011100011101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=111010011100101100011100011101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=111010011100101100011100011101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=111010011100101100011100011101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=111010011100101100011100011101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=111010011100101100011100011101PP0101001; }
   Ann {* fast_sequential *}
   "pattern 107": Call "load_unload" { 
      "test_so"=HHHHLHHLLL; "test_so_1"=LHHHLLHHHH; "test_so_2"=HLHHLLHHHH; 
      "test_so_3"=LLHHLLLLLL; "test_si_2"=1101111011; "test_si_3"=0101111001; 
      "test_si"=1000000000; "test_si_1"=0000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=101001110100101101001110011101PP0101010; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=101001110100101101001110011101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=101001110100101101001110011101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=101001110100101101001110011101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=101001110100101101001110011101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=101001110100101101001110011101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=101001110100101101001110011101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=101001110100101101001110011101PP0101010; }
   Ann {* fast_sequential *}
   "pattern 108": Call "load_unload" { 
      "test_so"=HLLHHHHHHL; "test_so_1"=LLLHHLHHHH; "test_so_2"=HHLHLLHLHH; 
      "test_so_3"=LLHHLLLHHH; "test_si_2"=1001110010; "test_si_3"=1110100001; 
      "test_si"=1000000000; "test_si_1"=0000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=100111010010101101001001111101PP0101010; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=100111010010101101001001111101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=100111010010101101001001111101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=100111010010101101001001111101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=100111010010101101001001111101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=100111010010101101001001111101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=100111010010101101001001111101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=100111010010101101001001111101PP0101010; }
   Ann {* fast_sequential *}
   "pattern 109": Call "load_unload" { 
      "test_so"=LHLHLLHLHL; "test_so_1"=LLLLHHHHHH; "test_so_2"=LLHLLLLLHH; 
      "test_so_3"=HHHLLLHHLL; "test_si_2"=1100010111; "test_si_3"=1000110000; 
      "test_si"=0100000000; "test_si_1"=1000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=101110100110101100010011010101PP0101101; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=101110100110101100010011010101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=101110100110101100010011010101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=101110100110101100010011010101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=101110100110101100010011010101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=101110100110101100010011010101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=101110100110101100010011010101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=101110100110101100010011010101PP0101101; }
   Ann {* fast_sequential *}
   "pattern 110": Call "load_unload" { 
      "test_so"=HHHLLLHHHL; "test_so_1"=LLLHHLLLHL; "test_so_2"=HLLHHHLHHL; 
      "test_so_3"=HLHHLLHLHL; "test_si_2"=1011000111; "test_si_3"=1010110100; 
      "test_si"=1000000000; "test_si_1"=0100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=101000000110101101011011110101PP0101101; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=101000000110101101011011110101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=101000000110101101011011110101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=101000000110101101011011110101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=101000000110101101011011110101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=101000000110101101011011110101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=101000000110101101011011110101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=101000000110101101011011110101PP0101101; }
   Ann {* fast_sequential *}
   "pattern 111": Call "load_unload" { 
      "test_so"=HLHHLHHHLL; "test_so_1"=LLLLHLLLHH; "test_so_2"=LHHLHHHHHH; 
      "test_so_3"=HLLLLLLLHL; "test_si_2"=1110001000; "test_si_3"=1001000111; 
      "test_si"=0100000000; "test_si_1"=0000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=101101011010101100000001010101PP0101111; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=101101011010101100000001010101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=101101011010101100000001010101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=101101011010101100000001010101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=101101011010101100000001010101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=101101011010101100000001010101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=101101011010101100000001010101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=101101011010101100000001010101PP0101111; }
   Ann {* fast_sequential *}
   "pattern 112": Call "load_unload" { 
      "test_so"=LLHLHLHLHL; "test_so_1"=HLLLLHLHHH; "test_so_2"=LLLLLLLHHH; 
      "test_so_3"=HLLLLHHLHH; "test_si_2"=0100011010; "test_si_3"=1101111101; 
      "test_si"=1000000000; "test_si_1"=0000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=100111100010101100011111000101PP0101010; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=100111100010101100011111000101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=100111100010101100011111000101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=100111100010101100011111000101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=100111100010101100011111000101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=100111100010101100011111000101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=100111100010101100011111000101PP0101010; }
   Call "multiclock_capture" { 
      "_pi"=100111100010101100011111000101PP0101010; }
   Ann {* fast_sequential *}
   "pattern 113": Call "load_unload" { 
      "test_so"=HLLLHLHHHH; "test_so_1"=LLLLHLLLHH; "test_so_2"=HHHHLLLLHH; 
      "test_so_3"=LLLHLHLHHL; "test_si_2"=1100001011; "test_si_3"=0100011100; 
      "test_si"=1100000000; "test_si_1"=1000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=101111000110101100011110111101PP0101001; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=101111000110101100011110111101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=101111000110101100011110111101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=101111000110101100011110111101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=101111000110101100011110111101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=101111000110101100011110111101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=101111000110101100011110111101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=101111000110101100011110111101PP0101001; }
   Ann {* fast_sequential *}
   "pattern 114": Call "load_unload" { 
      "test_so"=LHHHLLLLLL; "test_so_1"=HLLLHHHHHH; "test_so_2"=LLLHLHLLHH; 
      "test_so_3"=HHHLLLLLLH; "test_si_2"=1111101011; "test_si_3"=1100001100; 
      "test_si"=1100000000; "test_si_1"=1100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=100011011010101100010000001101PP0101001; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=100011011010101100010000001101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=100011011010101100010000001101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=100011011010101100010000001101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=100011011010101100010000001101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=100011011010101100010000001101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=100011011010101100010000001101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=100011011010101100010000001101PP0101001; }
   Ann {* fast_sequential *}
   "pattern 115": Call "load_unload" { 
      "test_so"=HLLHHHLLHL; "test_so_1"=LLLLLLLHHH; "test_so_2"=HLLHLLLHHH; 
      "test_so_3"=HHLLLHLHHH; "test_si_2"=1100000001; "test_si_3"=1100010101; 
      "test_si"=1100000000; "test_si_1"=0100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=100110110110101100001001000101PP0101000; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=100110110110101100001001000101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100110110110101100001001000101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100110110110101100001001000101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100110110110101100001001000101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100110110110101100001001000101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100110110110101100001001000101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100110110110101100001001000101PP0101000; }
   Ann {* fast_sequential *}
   "pattern 116": Call "load_unload" { 
      "test_so"=LLLHHLHHLH; "test_so_1"=LLLLHHHLHH; "test_so_2"=HHLHLLLLHH; 
      "test_so_3"=LHLHLHHLHH; "test_si_2"=0110001010; "test_si_3"=1110000110; 
      "test_si"=0100000000; "test_si_1"=0000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=110000111000101100000110010101PP0101001; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=110000111000101100000110010101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=110000111000101100000110010101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=110000111000101100000110010101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=110000111000101100000110010101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=110000111000101100000110010101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=110000111000101100000110010101PP0101001; }
   Call "multiclock_capture" { 
      "_pi"=110000111000101100000110010101PP0101001; }
   Ann {* fast_sequential *}
   "pattern 117": Call "load_unload" { 
      "test_so"=HHLLLHLHLL; "test_so_1"=LHLLHLHHHH; "test_so_2"=HHLHHLHLHH; 
      "test_so_3"=LHHLLHLLLH; "test_si_2"=1111001001; "test_si_3"=0110011110; 
      "test_si"=0000000000; "test_si_1"=1000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=100001110000101101011110100101PP0101000; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=100001110000101101011110100101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100001110000101101011110100101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100001110000101101011110100101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100001110000101101011110100101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100001110000101101011110100101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100001110000101101011110100101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=100001110000101101011110100101PP0101000; }
   Ann {* fast_sequential *}
   "pattern 118": Call "load_unload" { 
      "test_so"=HHHHLLLHHL; "test_so_1"=LHLLHHLLHH; "test_so_2"=HHHHHHHHHH; 
      "test_so_3"=HHLHHHHLLH; "test_si_2"=0111111001; "test_si_3"=1110001100; 
      "test_si"=0100000000; "test_si_1"=1100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=100011100010101100011100000101PP0101100; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=100011100010101100011100000101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=100011100010101100011100000101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=100011100010101100011100000101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=100011100010101100011100000101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=100011100010101100011100000101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=100011100010101100011100000101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=100011100010101100011100000101PP0101100; }
   Ann {* fast_sequential *}
   "pattern 119": Call "load_unload" { 
      "test_so"=HLLHLLLLLH; "test_so_1"=LLLHHHLHHH; "test_so_2"=LHHHLHHHHH; 
      "test_so_3"=LHHHLHLHLL; "test_si_2"=1010001001; "test_si_3"=0110110100; 
      "test_si"=0000000000; "test_si_1"=1100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111010010010101100010101111101PP0101011; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111010010010101100010101111101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111010010010101100010101111101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111010010010101100010101111101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111010010010101100010101111101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111010010010101100010101111101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111010010010101100010101111101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111010010010101100010101111101PP0101011; }
   Ann {* fast_sequential *}
   "pattern 120": Call "load_unload" { 
      "test_so"=HLLHHLHHLL; "test_so_1"=LHHLHHHLHH; "test_so_2"=LLLLLHLHHH; 
      "test_so_3"=LHLLLHLHLH; "test_si_2"=1110101001; "test_si_3"=1000001100; 
      "test_si"=0000000000; "test_si_1"=0100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=101001110010101101001010000101PP0101000; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=101001110010101101001010000101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=101001110010101101001010000101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=101001110010101101001010000101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=101001110010101101001010000101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=101001110010101101001010000101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=101001110010101101001010000101PP0101000; }
   Call "multiclock_capture" { 
      "_pi"=101001110010101101001010000101PP0101000; }
   Ann {* fast_sequential *}
   "pattern 121": Call "load_unload" { 
      "test_so"=LLLHHHHHHH; "test_so_1"=LHLLHHHLHH; "test_so_2"=HHHHLLHHHH; 
      "test_so_3"=HLHLHLHHLH; "test_si_2"=1000011010; "test_si_3"=1101101100; 
      "test_si"=1000000000; "test_si_1"=0100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=110011100100101100000100000101PP0101100; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=110011100100101100000100000101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=110011100100101100000100000101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=110011100100101100000100000101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=110011100100101100000100000101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=110011100100101100000100000101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=110011100100101100000100000101PP0101100; }
   Call "multiclock_capture" { 
      "_pi"=110011100100101100000100000101PP0101100; }
   Ann {* fast_sequential *}
   "pattern 122": Call "load_unload" { 
      "test_so"=HLHLLLLHHL; "test_so_1"=LLHLHHHLHL; "test_so_2"=LHLLLLHHHL; 
      "test_so_3"=HHLHLHHLLH; "test_si_2"=0010101010; "test_si_3"=1001000100; 
      "test_si"=0100000000; "test_si_1"=1000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=111010011100101101000101111101PP0101011; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=111010011100101101000101111101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111010011100101101000101111101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111010011100101101000101111101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111010011100101101000101111101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111010011100101101000101111101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111010011100101101000101111101PP0101011; }
   Call "multiclock_capture" { 
      "_pi"=111010011100101101000101111101PP0101011; }
   Ann {* fast_sequential *}
   "pattern 123": Call "load_unload" { 
      "test_so"=LHHLHLLHHL; "test_so_1"=LHHLLLHLHH; "test_so_2"=HLHLLHLLHH; 
      "test_so_3"=HLLHHLLHLH; "test_si_2"=1110111011; "test_si_3"=0010100000; 
      "test_si"=0000000000; "test_si_1"=0100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=110100111000101101001011110101PP0101101; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=110100111000101101001011110101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=110100111000101101001011110101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=110100111000101101001011110101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=110100111000101101001011110101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=110100111000101101001011110101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=110100111000101101001011110101PP0101101; }
   Call "multiclock_capture" { 
      "_pi"=110100111000101101001011110101PP0101101; }
   Ann {* fast_sequential *}
   "pattern 124": Call "load_unload" { 
      "test_so"=LHLHHLLLHL; "test_so_1"=HLHHHHHHHH; "test_so_2"=HLLHLLHLHH; 
      "test_so_3"=LLLHLLHLLL; "test_si_2"=0111011110; "test_si_3"=1101101000; 
      "test_si"=0000000000; "test_si_1"=1000000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=110100100100101101011010001101PP0101111; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=110100100100101101011010001101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=110100100100101101011010001101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=110100100100101101011010001101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=110100100100101101011010001101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=110100100100101101011010001101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=110100100100101101011010001101PP0101111; }
   Call "multiclock_capture" { 
      "_pi"=110100100100101101011010001101PP0101111; }
   Ann {* fast_sequential *}
   "pattern 125": Call "load_unload" { 
      "test_so"=HHHLLHLHLH; "test_so_1"=LHLLHHHHHH; "test_so_2"=LHLLLHHHHH; 
      "test_so_3"=HLLHLLHLLL; "test_si_2"=0111110010; "test_si_3"=0101001100; 
      "test_si"=0000000000; "test_si_1"=0100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=110100011110101101011001001101PP0101110; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=110100011110101101011001001101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=110100011110101101011001001101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=110100011110101101011001001101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=110100011110101101011001001101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=110100011110101101011001001101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=110100011110101101011001001101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=110100011110101101011001001101PP0101110; }
   Ann {* fast_sequential *}
   "pattern 126": Call "load_unload" { 
      "test_so"=HLHLLLLHLH; "test_so_1"=HLLLHHLHHH; "test_so_2"=LHLLLLHHHH; 
      "test_so_3"=HLLHHHHLLL; "test_si_2"=0111110010; "test_si_3"=0101001100; 
      "test_si"=0000000000; "test_si_1"=0100000011; }
   Ann {* Xs_are_explicit *}
   Call "multiclock_capture" { 
      "_pi"=110100011110101101011001001101PP0101110; "_po"=XXXXXXXXXXXXXXXXXX; }
   Call "multiclock_capture" { 
      "_pi"=110100011110101101011001001101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=110100011110101101011001001101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=110100011110101101011001001101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=110100011110101101011001001101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=110100011110101101011001001101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=110100011110101101011001001101PP0101110; }
   Call "multiclock_capture" { 
      "_pi"=110100011110101101011001001101PP0101110; }
   Ann {* fast_sequential *}
   "end 126 unload": Call "load_unload" { 
      "test_so"=XXXXXXXXXX; "test_so_1"=XXXXXXXXXX; "test_so_2"=XXXXXXXXXX; 
      "test_so_3"=XXXXXXXXXX; }
}

// Patterns reference 1274 V statements, generating 2426 test cycles
