
Starting:    C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
Hostname:    GCALLSEN
Date:        Mon Feb 04 09:45:44 2019
Version:     L-2016.09M-2

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log m2s010_som_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.
auto_infer_blackbox is not supported in current product.

log file: "C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\dbal_debug\m2s010_som.srr"

Running: dbal_debug in foreground



Running m2s010_som_syn|dbal_debug


Running: compile (Compile) on m2s010_som_syn|dbal_debug
# Mon Feb 04 09:45:45 2019


Running: compile_flow (Compile Process) on m2s010_som_syn|dbal_debug
# Mon Feb 04 09:45:45 2019


Running: identify_db_generator (Identify Database Generator) on m2s010_som_syn|dbal_debug
# Mon Feb 04 09:45:45 2019

Copied C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\dbal_debug\synlog\m2s010_som_identify_db_generator.srr to C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\dbal_debug\identify.srr


identify_db_generator completed
# Mon Feb 04 09:45:45 2019

Return Code: 0
Run Time:00h:00m:00s


Running: identify_compile (Identify Compile) on m2s010_som_syn|dbal_debug
# Mon Feb 04 09:45:45 2019


identify_compile completed
# Mon Feb 04 09:45:48 2019

Return Code: 0
Run Time:00h:00m:03s


Running: compiler (Compile Input) on m2s010_som_syn|dbal_debug
# Mon Feb 04 09:45:48 2019

Copied C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\dbal_debug\synwork\m2s010_som_comp.srs to C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\dbal_debug\m2s010_som.srs


compiler completed
# Mon Feb 04 09:45:51 2019

Return Code: 0
Run Time:00h:00m:03s


Running: multi_srs_gen (Multi-srs Generator) on m2s010_som_syn|dbal_debug
# Mon Feb 04 09:45:51 2019


multi_srs_gen completed
# Mon Feb 04 09:45:51 2019

Return Code: 0
Run Time:00h:00m:00s

Copied C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\dbal_debug\synwork\m2s010_som_mult.srs to C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\dbal_debug\m2s010_som.srs

Complete: Compile Process on m2s010_som_syn|dbal_debug


Running: premap (Pre-mapping) on m2s010_som_syn|dbal_debug
# Mon Feb 04 09:45:51 2019


premap completed with warnings
# Mon Feb 04 09:45:56 2019

Return Code: 1
Run Time:00h:00m:05s

Complete: Compile on m2s010_som_syn|dbal_debug


Running: map (Map) on m2s010_som_syn|dbal_debug
# Mon Feb 04 09:45:56 2019

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on m2s010_som_syn|dbal_debug
# Mon Feb 04 09:45:56 2019

Copied C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\dbal_debug\synwork\m2s010_som_m.srm to C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\dbal_debug\m2s010_som.srm


fpga_mapper completed with warnings
# Mon Feb 04 09:46:05 2019

Return Code: 1
Run Time:00h:00m:09s

Complete: Map on m2s010_som_syn|dbal_debug

Complete: Logic Synthesis on m2s010_som_syn|dbal_debug

TCL script complete: "m2s010_som_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

