{"children":[{"children":[{"data":[134500,172452,397,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[1717,12307,36,0,0],"details":[{"text":"Global interconnect for 18 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 18 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,102,1,0,0],"debug":[[{"filename":"ger.cl","line":66}]],"details":[{"text":"Channel is implemented 32 bits wide by 256 deep.","type":"text"},{"text":"32b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"ger.cl:66 (_xLoader_uX_channel)","type":"resource"},{"data":[11,1542,13,0,0],"debug":[[{"filename":"ger.cl","line":67}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"ger.cl:67 (_yLoader_uY_channel)","type":"resource"},{"data":[11,1542,13,0,0],"debug":[[{"filename":"ger.cl","line":68}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"ger.cl:68 (_aLoader_uZ_channel)","type":"resource"},{"data":[11,1542,13,0,0],"debug":[[{"filename":"ger.cl","line":69}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"ger.cl:69 (_uZ_unloader_channel)","type":"resource"}],"data":[44,4728,40,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[137,128,0,0,9],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_aLoader_s0_i' (ger.cl:168)","type":"resource"},{"data":[7,9,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 and depth 1","type":"text"},{"text":"Register,\n1 reg, 5 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_aLoader_s0_ii' (ger.cl:173)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_aLoader_s0_j' (ger.cl:171)","type":"resource"},{"data":[31,137,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_addr_temp' (ger.cl:165)","type":"resource"},{"children":[{"count":3,"data":[123,302,2,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[125,302,2,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"ger.cl","line":168}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"ger.cl","line":168}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"ger.cl","line":168}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"ger.cl","line":168}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"ger.cl","line":168}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"ger.cl","line":168}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"ger.cl","line":168}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[314,70,0,0,0],"debug":[[{"filename":"ger.cl","line":168}]],"name":"ger.cl:168","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"ger.cl","line":171}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":171}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"ger.cl","line":171}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"ger.cl","line":171}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"ger.cl","line":171}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"ger.cl","line":171}]],"name":"1-bit Or","type":"resource"}],"data":[83.5,2,0,0,0],"debug":[[{"filename":"ger.cl","line":171}]],"name":"ger.cl:171","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"ger.cl","line":165}]],"name":"33-bit Select","type":"resource"}],"data":[54,0,0,0,0],"debug":[[{"filename":"ger.cl","line":165}]],"name":"ger.cl:165","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"ger.cl","line":173}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"ger.cl","line":173}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"ger.cl","line":173}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":173}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"ger.cl","line":173}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":173}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[44.5,1,0,0,0],"debug":[[{"filename":"ger.cl","line":173}]],"name":"ger.cl:173","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"ger.cl","line":176}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"ger.cl","line":176}]],"name":"ger.cl:176","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2463,3759,16,0,0],"debug":[[{"filename":"ger.cl","line":179}]],"name":"Load","type":"resource"}],"data":[2463,3759,16,0,0],"debug":[[{"filename":"ger.cl","line":179}]],"name":"ger.cl:179","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"ger.cl","line":185}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"ger.cl","line":185}]],"name":"ger.cl:185","replace_name":"true","type":"resource"}],"compute_units":1,"data":[4646,6895,18,0,19],"debug":[[{"filename":"ger.cl","line":165}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_aLoader","total_kernel_resources":[4646,6895,18,0,19],"total_percent":[0.939155,0.588249,0.4035,0.663472,0],"type":"function"},{"children":[{"data":[104,79,13,0,3],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_uX_s0_i' (ger.cl:206)","type":"resource"},{"data":[7,9,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 and depth 1","type":"text"},{"text":"Register,\n1 reg, 5 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_uX_s0_ii' (ger.cl:211)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_uX_s0_j' (ger.cl:209)","type":"resource"},{"children":[{"count":3,"data":[647,835,2,0,88],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[647,835,2,0,88],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"ger.cl","line":206}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"ger.cl","line":206}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"ger.cl","line":206}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"ger.cl","line":206}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"ger.cl","line":206}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"ger.cl","line":206}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"ger.cl","line":206}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"ger.cl","line":206}]],"name":"33-bit Select","type":"resource"}],"data":[341,70,0,0,0],"debug":[[{"filename":"ger.cl","line":206}]],"name":"ger.cl:206","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"ger.cl","line":209}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":209}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"ger.cl","line":209}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"ger.cl","line":209}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"ger.cl","line":209}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"ger.cl","line":209}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"ger.cl","line":209}]],"name":"1-bit Or","type":"resource"}],"data":[110.5,2,0,0,0],"debug":[[{"filename":"ger.cl","line":209}]],"name":"ger.cl:209","type":"resource"},{"children":[{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":211}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"ger.cl","line":211}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":211}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"ger.cl","line":211}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":211}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[12.5,0,0,0,0],"debug":[[{"filename":"ger.cl","line":211}]],"name":"ger.cl:211","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"ger.cl","line":213}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"ger.cl","line":213}]],"name":"ger.cl:213","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"ger.cl","line":216}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"ger.cl","line":216}]],"name":"ger.cl:216","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"ger.cl","line":219}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"ger.cl","line":219}]],"name":"ger.cl:219","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[0,0,0,8,0],"debug":[[{"filename":"ger.cl","line":249}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"}],"data":[0,0,0,8,0],"debug":[[{"filename":"ger.cl","line":249}]],"name":"ger.cl:249","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[0,0,0,8,0],"debug":[[{"filename":"ger.cl","line":250}]],"name":"Hardened Floating-Point Multiply-Add","type":"resource"}],"data":[0,0,0,8,0],"debug":[[{"filename":"ger.cl","line":250}]],"name":"ger.cl:250","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"ger.cl","line":254}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"ger.cl","line":254}]],"name":"ger.cl:254","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2580,3482,15,16,101],"debug":[[{"filename":"ger.cl","line":206}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_uZ","total_kernel_resources":[2580,3482,15,16,101],"total_percent":[0.67747,0.53839,0.203769,0.552893,1.05402],"type":"function"},{"children":[{"data":[502,1764,0,0,22],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_addr_temp' (ger.cl:268)\n - '_56' (ger.cl:287)","type":"resource"},{"data":[14,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_addr_temp' (ger.cl:268)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_unloader_s0_i' (ger.cl:271)","type":"resource"},{"data":[7,9,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 and depth 1","type":"text"},{"text":"Register,\n1 reg, 5 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_unloader_s0_ii' (ger.cl:276)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_unloader_s0_j' (ger.cl:274)","type":"resource"},{"data":[14,45,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 and depth 1","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 5 width by 1 depth,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_unloader_s0_jj' (ger.cl:281)","type":"resource"},{"children":[{"count":4,"data":[147,1568,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":3,"data":[352,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"llvm.fpga.case","type":"resource"}],"data":[501,1568,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"ger.cl","line":271}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"ger.cl","line":271}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"ger.cl","line":271}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"ger.cl","line":271}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"ger.cl","line":271}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"ger.cl","line":271}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"ger.cl","line":271}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[314,70,0,0,0],"debug":[[{"filename":"ger.cl","line":271}]],"name":"ger.cl:271","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"ger.cl","line":274}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":274}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"ger.cl","line":274}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"ger.cl","line":274}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"ger.cl","line":274}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"ger.cl","line":274}]],"name":"1-bit Or","type":"resource"}],"data":[83.5,2.5,0,0,0],"debug":[[{"filename":"ger.cl","line":274}]],"name":"ger.cl:274","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"ger.cl","line":268}]],"name":"33-bit Select","type":"resource"}],"data":[54,0,0,0,0],"debug":[[{"filename":"ger.cl","line":268}]],"name":"ger.cl:268","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"ger.cl","line":276}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"ger.cl","line":276}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"ger.cl","line":276}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":276}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[40,0,0,0,0],"debug":[[{"filename":"ger.cl","line":276}]],"name":"ger.cl:276","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":278}]],"name":"Channel Read","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":278}]],"name":"ger.cl:278","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"ger.cl","line":281}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"ger.cl","line":281}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0.5,0,0,0],"debug":[[{"filename":"ger.cl","line":281}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":281}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"ger.cl","line":281}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":281}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[76.5,1.5,0,0,0],"debug":[[{"filename":"ger.cl","line":281}]],"name":"ger.cl:281","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[391,2128,0,0,31],"debug":[[{"filename":"ger.cl","line":285}]],"name":"Store","type":"resource"}],"data":[391,2128,0,0,31],"debug":[[{"filename":"ger.cl","line":285}]],"name":"ger.cl:285","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"ger.cl","line":287}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"ger.cl","line":287}]],"name":"ger.cl:287","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3407,8246,0,0,63],"debug":[[{"filename":"ger.cl","line":268}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"ger.cl","line":281}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_unloader","total_kernel_resources":[3407,8246,0,0,63],"total_percent":[0.990744,0.546231,0.482561,0,0],"type":"function"},{"children":[{"data":[141,136,0,0,9],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \n - '_addr_temp' (ger.cl:78)\n - '_11' (ger.cl:104)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_addr_temp' (ger.cl:78)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_xLoader_s0_i' (ger.cl:81)","type":"resource"},{"data":[7,9,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 and depth 1","type":"text"},{"text":"Register,\n1 reg, 5 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_xLoader_s0_ii' (ger.cl:86)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_xLoader_s0_j' (ger.cl:84)","type":"resource"},{"children":[{"count":3,"data":[324,922,1,0,13],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[326,922,1,0,13],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"ger.cl","line":81}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"ger.cl","line":81}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"ger.cl","line":81}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"ger.cl","line":81}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"ger.cl","line":81}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"ger.cl","line":81}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"ger.cl","line":81}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[314,70,0,0,0],"debug":[[{"filename":"ger.cl","line":81}]],"name":"ger.cl:81","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"ger.cl","line":84}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":84}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"ger.cl","line":84}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"ger.cl","line":84}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"ger.cl","line":84}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"ger.cl","line":84}]],"name":"1-bit Or","type":"resource"}],"data":[83.5,2,0,0,0],"debug":[[{"filename":"ger.cl","line":84}]],"name":"ger.cl:84","type":"resource"},{"children":[{"count":1,"data":[2,28,0,0,0],"debug":[[{"filename":"ger.cl","line":96}]],"name":"State","type":"resource"}],"data":[2,28,0,0,0],"debug":[[{"filename":"ger.cl","line":96}]],"name":"ger.cl:96","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"ger.cl","line":78}]],"name":"33-bit Select","type":"resource"}],"data":[54,0,0,0,0],"debug":[[{"filename":"ger.cl","line":78}]],"name":"ger.cl:78","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"ger.cl","line":86}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"ger.cl","line":86}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"ger.cl","line":86}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":86}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"ger.cl","line":86}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":86}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[44.5,1,0,0,0],"debug":[[{"filename":"ger.cl","line":86}]],"name":"ger.cl:86","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[733,156,4,7,0],"debug":[[{"filename":"ger.cl","line":97}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[733,156,4,7,0],"debug":[[{"filename":"ger.cl","line":97}]],"name":"ger.cl:97","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[504,2050,15,0,0],"debug":[[{"filename":"ger.cl","line":101}]],"name":"Load","type":"resource"}],"data":[504,2050,15,0,0],"debug":[[{"filename":"ger.cl","line":101}]],"name":"ger.cl:101","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"ger.cl","line":104}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"ger.cl","line":104}]],"name":"ger.cl:104","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"ger.cl","line":108}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"ger.cl","line":108}]],"name":"ger.cl:108","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3611,5933,20,7,32],"debug":[[{"filename":"ger.cl","line":78}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_xLoader","total_kernel_resources":[3611,5933,20,7,32],"total_percent":[0.800853,0.497542,0.347203,0.737191,0.461133],"type":"function"},{"children":[{"data":[207,437,28,0,8],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[14,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_addr_temp' (ger.cl:123)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_yLoader_s0_i' (ger.cl:126)","type":"resource"},{"data":[7,9,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 5 and depth 1","type":"text"},{"text":"Register,\n1 reg, 5 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_yLoader_s0_ii' (ger.cl:131)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \n - '_yLoader_s0_j' (ger.cl:129)","type":"resource"},{"children":[{"count":4,"data":[3164,69725,4,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[3196,69757,4,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"ger.cl","line":126}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"ger.cl","line":126}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"ger.cl","line":126}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"ger.cl","line":126}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"ger.cl","line":126}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"ger.cl","line":126}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"ger.cl","line":126}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[314,70,0,0,0],"debug":[[{"filename":"ger.cl","line":126}]],"name":"ger.cl:126","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"ger.cl","line":129}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":129}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"ger.cl","line":129}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"ger.cl","line":129}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"ger.cl","line":129}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"ger.cl","line":129}]],"name":"1-bit Or","type":"resource"}],"data":[83.5,2,0,0,0],"debug":[[{"filename":"ger.cl","line":129}]],"name":"ger.cl:129","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"ger.cl","line":123}]],"name":"33-bit Select","type":"resource"}],"data":[54,0,0,0,0],"debug":[[{"filename":"ger.cl","line":123}]],"name":"ger.cl:123","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"ger.cl","line":131}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"ger.cl","line":131}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"ger.cl","line":131}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":131}]],"name":"2-bit Select","type":"resource"},{"count":14,"data":[56,0,0,0,0],"debug":[[{"filename":"ger.cl","line":131}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"ger.cl","line":131}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"ger.cl","line":131}]],"name":"5-bit Integer Compare","type":"resource"}],"data":[100.5,1,0,0,0],"debug":[[{"filename":"ger.cl","line":131}]],"name":"ger.cl:131","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"ger.cl","line":134}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"ger.cl","line":134}]],"name":"ger.cl:134","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[75283,1536,0,0,0],"debug":[[{"filename":"ger.cl","line":143}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[75283,1536,0,0,0],"debug":[[{"filename":"ger.cl","line":143}]],"name":"ger.cl:143","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[8064,32800,240,0,0],"debug":[[{"filename":"ger.cl","line":144}]],"name":"Load","type":"resource"}],"data":[8064,32800,240,0,0],"debug":[[{"filename":"ger.cl","line":144}]],"name":"ger.cl:144","replace_name":"true","type":"resource"},{"children":[{"count":15,"data":[360,0,0,0,0],"debug":[[{"filename":"ger.cl","line":147}]],"name":"32-bit Integer Add","type":"resource"}],"data":[360,0,0,0,0],"debug":[[{"filename":"ger.cl","line":147}]],"name":"ger.cl:147","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"ger.cl","line":150}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"ger.cl","line":150}]],"name":"ger.cl:150","replace_name":"true","type":"resource"}],"compute_units":1,"data":[89070,107171,272,0,18],"debug":[[{"filename":"ger.cl","line":123}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\nKernel attribute 'uses_global_work_offset' not specified. Add '__attribute__((uses_global_work_offset(0)))' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add '__attribute__((uses_global_work_offset(1)))' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_yLoader","total_kernel_resources":[89070,107171,272,0,18],"total_percent":[15.7121,10.467,6.27171,10.0258,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[105075,148829,403,23,233],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[239575,321281,800,23,233],"total_percent":[44.7508,28.5856,18.8016,29.4877,1.51515],"type":"module"}