{"sha": "635ad37e5a2406b5c7831bb820392aa173e0e433", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NjM1YWQzN2U1YTI0MDZiNWM3ODMxYmI4MjAzOTJhYTE3M2UwZTQzMw==", "commit": {"author": {"name": "Tejas Belagod", "email": "tejas.belagod@arm.com", "date": "2013-11-22T15:27:23Z"}, "committer": {"name": "Tejas Belagod", "email": "belagod@gcc.gnu.org", "date": "2013-11-22T15:27:23Z"}, "message": "aarch64-simd.md (*aarch64_simd_mov<mode>): Fix loads and stores to be ABI compliant.\n\n2013-11-22  Tejas Belagod  <tejas.belagod@arm.com>\n\ngcc/\n\t* config/aarch64/aarch64-simd.md (*aarch64_simd_mov<mode>): Fix loads\n\tand stores to be ABI compliant.\n\nFrom-SVN: r205266", "tree": {"sha": "e52ebaf4ce39f8f0007448f67ec4239936ad982d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/e52ebaf4ce39f8f0007448f67ec4239936ad982d"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/635ad37e5a2406b5c7831bb820392aa173e0e433", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/635ad37e5a2406b5c7831bb820392aa173e0e433", "html_url": "https://github.com/Rust-GCC/gccrs/commit/635ad37e5a2406b5c7831bb820392aa173e0e433", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/635ad37e5a2406b5c7831bb820392aa173e0e433/comments", "author": {"login": "tejas-belagod-arm", "id": 92718852, "node_id": "U_kgDOBYbHBA", "avatar_url": "https://avatars.githubusercontent.com/u/92718852?v=4", "gravatar_id": "", "url": "https://api.github.com/users/tejas-belagod-arm", "html_url": "https://github.com/tejas-belagod-arm", "followers_url": "https://api.github.com/users/tejas-belagod-arm/followers", "following_url": "https://api.github.com/users/tejas-belagod-arm/following{/other_user}", "gists_url": "https://api.github.com/users/tejas-belagod-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/tejas-belagod-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/tejas-belagod-arm/subscriptions", "organizations_url": "https://api.github.com/users/tejas-belagod-arm/orgs", "repos_url": "https://api.github.com/users/tejas-belagod-arm/repos", "events_url": "https://api.github.com/users/tejas-belagod-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/tejas-belagod-arm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "8400e75ec451d9ecaf58ec1c07a29824a31a2e0a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/8400e75ec451d9ecaf58ec1c07a29824a31a2e0a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/8400e75ec451d9ecaf58ec1c07a29824a31a2e0a"}], "stats": {"total": 21, "additions": 13, "deletions": 8}, "files": [{"sha": "835030e4cb5f0da94fd26ba10fe73129f7540569", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/635ad37e5a2406b5c7831bb820392aa173e0e433/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/635ad37e5a2406b5c7831bb820392aa173e0e433/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=635ad37e5a2406b5c7831bb820392aa173e0e433", "patch": "@@ -1,3 +1,8 @@\n+2013-11-22  Tejas Belagod  <tejas.belagod@arm.com>\n+\n+\t* config/aarch64/aarch64-simd.md (*aarch64_simd_mov<mode>): Fix loads\n+\tand stores to be ABI compliant.\n+\n 2013-11-22  David Malcolm  <dmalcolm@redhat.com>\n \n \t* input.h (input_line): Remove."}, {"sha": "19ef2030bb014f47dd0477c3cc889a6f16fb8301", "filename": "gcc/config/aarch64/aarch64-simd.md", "status": "modified", "additions": 8, "deletions": 8, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/635ad37e5a2406b5c7831bb820392aa173e0e433/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/635ad37e5a2406b5c7831bb820392aa173e0e433/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md?ref=635ad37e5a2406b5c7831bb820392aa173e0e433", "patch": "@@ -85,17 +85,17 @@\n \n (define_insn \"*aarch64_simd_mov<mode>\"\n   [(set (match_operand:VD 0 \"aarch64_simd_nonimmediate_operand\"\n-\t\t\"=w, Utv,  w, ?r, ?w, ?r, w\")\n+\t\t\"=w, m,  w, ?r, ?w, ?r, w\")\n \t(match_operand:VD 1 \"aarch64_simd_general_operand\"\n-\t\t\"Utv,  w,  w,  w,  r,  r, Dn\"))]\n+\t\t\"m,  w,  w,  w,  r,  r, Dn\"))]\n   \"TARGET_SIMD\n    && (register_operand (operands[0], <MODE>mode)\n        || register_operand (operands[1], <MODE>mode))\"\n {\n    switch (which_alternative)\n      {\n-     case 0: return \"ld1\\t{%0.<Vtype>}, %1\";\n-     case 1: return \"st1\\t{%1.<Vtype>}, %0\";\n+     case 0: return \"ldr\\\\t%d0, %1\";\n+     case 1: return \"str\\\\t%d1, %0\";\n      case 2: return \"orr\\t%0.<Vbtype>, %1.<Vbtype>, %1.<Vbtype>\";\n      case 3: return \"umov\\t%0, %1.d[0]\";\n      case 4: return \"ins\\t%0.d[0], %1\";\n@@ -113,19 +113,19 @@\n \n (define_insn \"*aarch64_simd_mov<mode>\"\n   [(set (match_operand:VQ 0 \"aarch64_simd_nonimmediate_operand\"\n-\t\t\"=w, Utv,  w, ?r, ?w, ?r, w\")\n+\t\t\"=w, m,  w, ?r, ?w, ?r, w\")\n \t(match_operand:VQ 1 \"aarch64_simd_general_operand\"\n-\t\t\"Utv,  w,  w,  w,  r,  r, Dn\"))]\n+\t\t\"m,  w,  w,  w,  r,  r, Dn\"))]\n   \"TARGET_SIMD\n    && (register_operand (operands[0], <MODE>mode)\n        || register_operand (operands[1], <MODE>mode))\"\n {\n   switch (which_alternative)\n     {\n     case 0:\n-\treturn \"ld1\\t{%0.<Vtype>}, %1\";\n+\treturn \"ldr\\\\t%q0, %1\";\n     case 1:\n-\treturn \"st1\\t{%1.<Vtype>}, %0\";\n+\treturn \"str\\\\t%q1, %0\";\n     case 2:\n \treturn \"orr\\t%0.<Vbtype>, %1.<Vbtype>, %1.<Vbtype>\";\n     case 3:"}]}