digraph "CFG for 'next_prime' function" {
	label="CFG for 'next_prime' function";

	Node0x14b4690 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%1:\l  %2 = alloca i64, align 8\l  store i64 %0, i64* %2, align 8, !tbaa !1505\l  call void @llvm.dbg.declare(metadata i64* %2, metadata !1504, metadata\l... !DIExpression()), !dbg !1509\l  %3 = load i64, i64* %2, align 8, !dbg !1510, !tbaa !1505\l  %4 = icmp ult i64 %3, 10, !dbg !1512\l  br i1 %4, label %5, label %6, !dbg !1513\l|{<s0>T|<s1>F}}"];
	Node0x14b4690:s0 -> Node0x14b46e0;
	Node0x14b4690:s1 -> Node0x14b4730;
	Node0x14b46e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#abc8fd70",label="{%5:\l5:                                                \l  store i64 10, i64* %2, align 8, !dbg !1514, !tbaa !1505\l  br label %6, !dbg !1515\l}"];
	Node0x14b46e0 -> Node0x14b4730;
	Node0x14b4730 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%6:\l6:                                                \l  %7 = load i64, i64* %2, align 8, !dbg !1516, !tbaa !1505\l  %8 = or i64 %7, 1, !dbg !1516\l  store i64 %8, i64* %2, align 8, !dbg !1516, !tbaa !1505\l  br label %9, !dbg !1517\l}"];
	Node0x14b4730 -> Node0x14b4780;
	Node0x14b4780 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%9:\l9:                                                \l  %10 = load i64, i64* %2, align 8, !dbg !1518, !tbaa !1505\l  %11 = icmp ne i64 -1, %10, !dbg !1519\l  br i1 %11, label %12, label %16, !dbg !1520\l|{<s0>T|<s1>F}}"];
	Node0x14b4780:s0 -> Node0x14b47d0;
	Node0x14b4780:s1 -> Node0x14b4820;
	Node0x14b47d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dc5d4a70",label="{%12:\l12:                                               \l  %13 = load i64, i64* %2, align 8, !dbg !1521, !tbaa !1505\l  %14 = call zeroext i1 @is_prime(i64 noundef %13) #26, !dbg !1522\l  %15 = xor i1 %14, true, !dbg !1523\l  br label %16\l}"];
	Node0x14b47d0 -> Node0x14b4820;
	Node0x14b4820 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%16:\l16:                                               \l  %17 = phi i1 [ false, %9 ], [ %15, %12 ], !dbg !1524\l  br i1 %17, label %18, label %21, !dbg !1517\l|{<s0>T|<s1>F}}"];
	Node0x14b4820:s0 -> Node0x14b4870;
	Node0x14b4820:s1 -> Node0x14b48c0;
	Node0x14b4870 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%18:\l18:                                               \l  %19 = load i64, i64* %2, align 8, !dbg !1525, !tbaa !1505\l  %20 = add i64 %19, 2, !dbg !1525\l  store i64 %20, i64* %2, align 8, !dbg !1525, !tbaa !1505\l  br label %9, !dbg !1517, !llvm.loop !1526\l}"];
	Node0x14b4870 -> Node0x14b4780;
	Node0x14b48c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%21:\l21:                                               \l  %22 = load i64, i64* %2, align 8, !dbg !1530, !tbaa !1505\l  ret i64 %22, !dbg !1531\l}"];
}
