verilog xil_defaultlib --include "../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/a0fc/hdl/src/verilog" --include "../../../../SimpleOpenCLSlave.srcs/sources_1/bd/system/ipshared/85a3" \
"../../../bd/system/ip/system_axi_traffic_gen_0_0/sim/system_axi_traffic_gen_0_0.v" \
"../../../bd/system/ip/system_axilite_slave_0_0/sim/system_axilite_slave_0_0.v" \
"../../../bd/system/ip/system_clk_wiz_0/system_clk_wiz_0_clk_wiz.v" \
"../../../bd/system/ip/system_clk_wiz_0/system_clk_wiz_0.v" \
"../../../bd/system/ip/system_main_csr_0_0/sim/system_main_csr_0_0.v" \
"../../../bd/system/ip/system_fft128_0_0/sim/system_fft128_0_0.v" \
"../../../bd/system/ip/system_fft_read_ram_0_0/sim/system_fft_read_ram_0_0.v" \
"../../../bd/system/ip/system_ram_128_0_0/sim/system_ram_128_0_0.v" \
"../../../bd/system/ip/system_ram_128_1_0/sim/system_ram_128_1_0.v" \
"../../../bd/system/ip/system_fft_write_ram_0_0/sim/system_fft_write_ram_0_0.v" \
"../../../bd/system/ip/system_transiter_0_0/sim/system_transiter_0_0.v" \
"../../../bd/system/ip/system_recevier_0_0/sim/system_recevier_0_0.v" \
"../../../bd/system/sim/system.v" \

verilog xil_defaultlib "glbl.v"

nosort
