<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAME70 Xplained Software Package: libraries/libchip/include/same70/component/component_tc.h Source File</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">  SAME70 Xplained Software Package 1.5</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_81818f1c1b01098ad6d8389f2aaf9f72.html">libraries</a>      </li>
      <li><a class="el" href="dir_33c8d9ef0c748cf5c50df7dbf441839e.html">libchip</a>      </li>
      <li><a class="el" href="dir_e8478b5db836196f374324cd3f52c720.html">include</a>      </li>
      <li><a class="el" href="dir_119d38153212911f4d833c021596233d.html">same70</a>      </li>
      <li><a class="el" href="dir_0383970294d34a9ba67ba74a0d26aa52.html">component</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<h1>component_tc.h</h1>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00002"></a>00002 <span class="comment">/*                  Atmel Microcontroller Software Support                      */</span>
<a name="l00003"></a>00003 <span class="comment">/*                       SAM Software Package License                           */</span>
<a name="l00004"></a>00004 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00005"></a>00005 <span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span>
<a name="l00006"></a>00006 <span class="comment">/*                                                                              */</span>
<a name="l00007"></a>00007 <span class="comment">/* All rights reserved.                                                         */</span>
<a name="l00008"></a>00008 <span class="comment">/*                                                                              */</span>
<a name="l00009"></a>00009 <span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span>
<a name="l00010"></a>00010 <span class="comment">/* modification, are permitted provided that the following condition is met:    */</span>
<a name="l00011"></a>00011 <span class="comment">/*                                                                              */</span>
<a name="l00012"></a>00012 <span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span>
<a name="l00013"></a>00013 <span class="comment">/* this list of conditions and the disclaimer below.                            */</span>
<a name="l00014"></a>00014 <span class="comment">/*                                                                              */</span>
<a name="l00015"></a>00015 <span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span>
<a name="l00016"></a>00016 <span class="comment">/* this software without specific prior written permission.                     */</span>
<a name="l00017"></a>00017 <span class="comment">/*                                                                              */</span>
<a name="l00018"></a>00018 <span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span>
<a name="l00019"></a>00019 <span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span>
<a name="l00020"></a>00020 <span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span>
<a name="l00021"></a>00021 <span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span>
<a name="l00022"></a>00022 <span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span>
<a name="l00023"></a>00023 <span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span>
<a name="l00024"></a>00024 <span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span>
<a name="l00025"></a>00025 <span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span>
<a name="l00026"></a>00026 <span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span>
<a name="l00027"></a>00027 <span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span>
<a name="l00028"></a>00028 <span class="comment">/* ---------------------------------------------------------------------------- */</span>
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 <span class="preprocessor">#ifndef _SAME70_TC_COMPONENT_</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span><span class="preprocessor">#define _SAME70_TC_COMPONENT_</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span>
<a name="l00033"></a>00033 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00034"></a>00034 <span class="comment">/**  SOFTWARE API DEFINITION FOR Timer Counter */</span>
<a name="l00035"></a>00035 <span class="comment">/* ============================================================================= */</span><span class="comment"></span>
<a name="l00036"></a>00036 <span class="comment">/** \addtogroup SAME70_TC Timer Counter */</span><span class="comment"></span>
<a name="l00037"></a>00037 <span class="comment">/*@{*/</span>
<a name="l00038"></a>00038 
<a name="l00039"></a>00039 <span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="comment">/** \brief TcChannel hardware registers */</span>
<a name="l00041"></a><a class="code" href="struct_tc_channel.html">00041</a> <span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00042"></a><a class="code" href="struct_tc_channel.html#a7b9fca08998a1d909a742c783c6e905c">00042</a>   __O  uint32_t TC_CCR;       <span class="comment">/**&lt; \brief (TcChannel Offset: 0x0) Channel Control Register */</span>
<a name="l00043"></a><a class="code" href="struct_tc_channel.html#a96b2c9af428494f405958aa13f790c32">00043</a>   __IO uint32_t TC_CMR;       <span class="comment">/**&lt; \brief (TcChannel Offset: 0x4) Channel Mode Register */</span>
<a name="l00044"></a><a class="code" href="struct_tc_channel.html#a54b8af3c26551f31d667d9b1f3a58602">00044</a>   __IO uint32_t TC_SMMR;      <span class="comment">/**&lt; \brief (TcChannel Offset: 0x8) Stepper Motor Mode Register */</span>
<a name="l00045"></a><a class="code" href="struct_tc_channel.html#a3340272f5aec0a24117414ba7c24f5cc">00045</a>   __I  uint32_t TC_RAB;       <span class="comment">/**&lt; \brief (TcChannel Offset: 0xC) Register AB */</span>
<a name="l00046"></a><a class="code" href="struct_tc_channel.html#add780e44068960daa7bf8e5b113f0f7e">00046</a>   __I  uint32_t TC_CV;        <span class="comment">/**&lt; \brief (TcChannel Offset: 0x10) Counter Value */</span>
<a name="l00047"></a><a class="code" href="struct_tc_channel.html#a3311735ec87cd7f54c98e1ea66893cff">00047</a>   __IO uint32_t TC_RA;        <span class="comment">/**&lt; \brief (TcChannel Offset: 0x14) Register A */</span>
<a name="l00048"></a><a class="code" href="struct_tc_channel.html#a3d4188ab472903f10bb5d1cf8f1b2a44">00048</a>   __IO uint32_t TC_RB;        <span class="comment">/**&lt; \brief (TcChannel Offset: 0x18) Register B */</span>
<a name="l00049"></a><a class="code" href="struct_tc_channel.html#a63e95d93277704e7494d77333cbf84e3">00049</a>   __IO uint32_t TC_RC;        <span class="comment">/**&lt; \brief (TcChannel Offset: 0x1C) Register C */</span>
<a name="l00050"></a><a class="code" href="struct_tc_channel.html#a5d815f4adfe8158e5e3840c8a4541c4d">00050</a>   __I  uint32_t TC_SR;        <span class="comment">/**&lt; \brief (TcChannel Offset: 0x20) Status Register */</span>
<a name="l00051"></a><a class="code" href="struct_tc_channel.html#a2cfde4027b96b1524bbfdc812ca71f27">00051</a>   __O  uint32_t TC_IER;       <span class="comment">/**&lt; \brief (TcChannel Offset: 0x24) Interrupt Enable Register */</span>
<a name="l00052"></a><a class="code" href="struct_tc_channel.html#a669748c8212bbbb4c885ecfc2caf7f7f">00052</a>   __O  uint32_t TC_IDR;       <span class="comment">/**&lt; \brief (TcChannel Offset: 0x28) Interrupt Disable Register */</span>
<a name="l00053"></a><a class="code" href="struct_tc_channel.html#a811e37c3d871a48ff680ba99cd1a7907">00053</a>   __I  uint32_t TC_IMR;       <span class="comment">/**&lt; \brief (TcChannel Offset: 0x2C) Interrupt Mask Register */</span>
<a name="l00054"></a><a class="code" href="struct_tc_channel.html#acd0843f5d0c344e399a2ff497b5c2723">00054</a>   __IO uint32_t TC_EMR;       <span class="comment">/**&lt; \brief (TcChannel Offset: 0x30) Extended Mode Register */</span>
<a name="l00055"></a>00055   __I  uint32_t Reserved1[3];
<a name="l00056"></a>00056 } <a class="code" href="struct_tc_channel.html" title="TcChannel hardware registers.">TcChannel</a>;<span class="comment"></span>
<a name="l00057"></a>00057 <span class="comment">/** \brief Tc hardware registers */</span>
<a name="l00058"></a><a class="code" href="group___s_a_m_e70___t_c.html#gade643c68c03a7a68a7a0795255b7873b">00058</a> <span class="preprocessor">#define TCCHANNEL_NUMBER 3</span>
<a name="l00059"></a><a class="code" href="struct_tc.html">00059</a> <span class="preprocessor"></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{
<a name="l00060"></a><a class="code" href="struct_tc.html#a8f72d05a1da2c7d018bc85d1c21f28ed">00060</a>        <a class="code" href="struct_tc_channel.html" title="TcChannel hardware registers.">TcChannel</a> TC_CHANNEL[TCCHANNEL_NUMBER]; <span class="comment">/**&lt; \brief (Tc Offset: 0x0) channel = 0 .. 2 */</span>
<a name="l00061"></a><a class="code" href="struct_tc.html#add680abf1976e4aa74e780a8afabdc98">00061</a>   __O  uint32_t  TC_BCR;                       <span class="comment">/**&lt; \brief (Tc Offset: 0xC0) Block Control Register */</span>
<a name="l00062"></a><a class="code" href="struct_tc.html#a7698401b4a2eac1d1f446beeafe055f2">00062</a>   __IO uint32_t  TC_BMR;                       <span class="comment">/**&lt; \brief (Tc Offset: 0xC4) Block Mode Register */</span>
<a name="l00063"></a><a class="code" href="struct_tc.html#adf1c2a721c6df49b1adec48465ba72bd">00063</a>   __O  uint32_t  TC_QIER;                      <span class="comment">/**&lt; \brief (Tc Offset: 0xC8) QDEC Interrupt Enable Register */</span>
<a name="l00064"></a><a class="code" href="struct_tc.html#a4d94aeb6db2d212dc5b8b041d033e23d">00064</a>   __O  uint32_t  TC_QIDR;                      <span class="comment">/**&lt; \brief (Tc Offset: 0xCC) QDEC Interrupt Disable Register */</span>
<a name="l00065"></a><a class="code" href="struct_tc.html#a816446778b9add8aa4ade9dbc7bba5e5">00065</a>   __I  uint32_t  TC_QIMR;                      <span class="comment">/**&lt; \brief (Tc Offset: 0xD0) QDEC Interrupt Mask Register */</span>
<a name="l00066"></a><a class="code" href="struct_tc.html#afab8e80012810a89f37cea6bb565ecee">00066</a>   __I  uint32_t  TC_QISR;                      <span class="comment">/**&lt; \brief (Tc Offset: 0xD4) QDEC Interrupt Status Register */</span>
<a name="l00067"></a><a class="code" href="struct_tc.html#a1948e26cff45c67052d07b1a9b679356">00067</a>   __IO uint32_t  TC_FMR;                       <span class="comment">/**&lt; \brief (Tc Offset: 0xD8) Fault Mode Register */</span>
<a name="l00068"></a>00068   __I  uint32_t  Reserved1[2];
<a name="l00069"></a><a class="code" href="struct_tc.html#aae1f7f0f396426804c11a9ff19f253ef">00069</a>   __IO uint32_t  TC_WPMR;                      <span class="comment">/**&lt; \brief (Tc Offset: 0xE4) Write Protection Mode Register */</span>
<a name="l00070"></a>00070 } <a class="code" href="struct_tc.html">Tc</a>;
<a name="l00071"></a>00071 <span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00072"></a>00072 <span class="comment">/* -------- TC_CCR : (TC Offset: N/A) Channel Control Register -------- */</span>
<a name="l00073"></a><a class="code" href="group___s_a_m_e70___t_c.html#gab20727db0578cb99fdb3b2af243109ab">00073</a> <span class="preprocessor">#define TC_CCR_CLKEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_CCR) Counter Clock Enable Command */</span>
<a name="l00074"></a><a class="code" href="group___s_a_m_e70___t_c.html#gaebf4140b1d7e2e4775a7963b772349e4">00074</a> <span class="preprocessor">#define TC_CCR_CLKDIS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TC_CCR) Counter Clock Disable Command */</span>
<a name="l00075"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga6d55ead13b821b6678a495bf6b3f5bdf">00075</a> <span class="preprocessor">#define TC_CCR_SWTRG (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TC_CCR) Software Trigger Command */</span>
<a name="l00076"></a>00076 <span class="comment">/* -------- TC_CMR : (TC Offset: N/A) Channel Mode Register -------- */</span>
<a name="l00077"></a>00077 <span class="preprocessor">#define TC_CMR_TCCLKS_Pos 0</span>
<a name="l00078"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga5c93a07bfad31349d453b82f798f5fd6">00078</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_TCCLKS_Msk (0x7u &lt;&lt; TC_CMR_TCCLKS_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) Clock Selection */</span>
<a name="l00079"></a>00079 <span class="preprocessor">#define TC_CMR_TCCLKS(value) ((TC_CMR_TCCLKS_Msk &amp; ((value) &lt;&lt; TC_CMR_TCCLKS_Pos)))</span>
<a name="l00080"></a><a class="code" href="group___s_a_m_e70___t_c.html#gaa20ae12804af3120d803d3269867d561">00080</a> <span class="preprocessor"></span><span class="preprocessor">#define   TC_CMR_TCCLKS_TIMER_CLOCK1 (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_CMR) Clock selected: internal PCK6 clock signal (from PMC) */</span>
<a name="l00081"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga058c1de0849964c1d7c13f6c00b25e8c">00081</a> <span class="preprocessor">#define   TC_CMR_TCCLKS_TIMER_CLOCK2 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_CMR) Clock selected: internal MCK/8 clock signal (from PMC) */</span>
<a name="l00082"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga477fa50d9440f3a5c828fbd28aee3060">00082</a> <span class="preprocessor">#define   TC_CMR_TCCLKS_TIMER_CLOCK3 (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_CMR) Clock selected: internal MCK/32 clock signal (from PMC) */</span>
<a name="l00083"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga5487b4d5de0bbbad6a0e74ae8ba883fa">00083</a> <span class="preprocessor">#define   TC_CMR_TCCLKS_TIMER_CLOCK4 (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_CMR) Clock selected: internal MCK/128 clock signal (from PMC) */</span>
<a name="l00084"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga0cf686109f878cd3a8ae5a9146b6663c">00084</a> <span class="preprocessor">#define   TC_CMR_TCCLKS_TIMER_CLOCK5 (0x4u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_CMR) Clock selected: internal SLCK clock signal (from PMC) */</span>
<a name="l00085"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga5ed946830e057bcaf72891bc198b3748">00085</a> <span class="preprocessor">#define   TC_CMR_TCCLKS_XC0 (0x5u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_CMR) Clock selected: XC0 */</span>
<a name="l00086"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga6e145d82344a05367f86ccb866e1222f">00086</a> <span class="preprocessor">#define   TC_CMR_TCCLKS_XC1 (0x6u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_CMR) Clock selected: XC1 */</span>
<a name="l00087"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga6886aa85bcce9192d21781b498badace">00087</a> <span class="preprocessor">#define   TC_CMR_TCCLKS_XC2 (0x7u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_CMR) Clock selected: XC2 */</span>
<a name="l00088"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga566fe9c1e1e304d37a49e139af0238d2">00088</a> <span class="preprocessor">#define TC_CMR_CLKI (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (TC_CMR) Clock Invert */</span>
<a name="l00089"></a>00089 <span class="preprocessor">#define TC_CMR_BURST_Pos 4</span>
<a name="l00090"></a><a class="code" href="group___s_a_m_e70___t_c.html#gae9f25567c70a297edf3c3085c0566c2a">00090</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_BURST_Msk (0x3u &lt;&lt; TC_CMR_BURST_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) Burst Signal Selection */</span>
<a name="l00091"></a>00091 <span class="preprocessor">#define TC_CMR_BURST(value) ((TC_CMR_BURST_Msk &amp; ((value) &lt;&lt; TC_CMR_BURST_Pos)))</span>
<a name="l00092"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga45ce5ab86640efc53f822357ae1a1acc">00092</a> <span class="preprocessor"></span><span class="preprocessor">#define   TC_CMR_BURST_NONE (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TC_CMR) The clock is not gated by an external signal. */</span>
<a name="l00093"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga608eefd36fd57274714e03ad34c16b20">00093</a> <span class="preprocessor">#define   TC_CMR_BURST_XC0 (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TC_CMR) XC0 is ANDed with the selected clock. */</span>
<a name="l00094"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga1d5177f3d18b1393922599cae384d2f4">00094</a> <span class="preprocessor">#define   TC_CMR_BURST_XC1 (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TC_CMR) XC1 is ANDed with the selected clock. */</span>
<a name="l00095"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga79728610424236f5d6ab40606fdedefd">00095</a> <span class="preprocessor">#define   TC_CMR_BURST_XC2 (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TC_CMR) XC2 is ANDed with the selected clock. */</span>
<a name="l00096"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga834ac21dd981879ea174a9da8896d1f7">00096</a> <span class="preprocessor">#define TC_CMR_LDBSTOP (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (TC_CMR) Counter Clock Stopped with RB Loading */</span>
<a name="l00097"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga9999cb53fab48adde6f28a5bea1911fe">00097</a> <span class="preprocessor">#define TC_CMR_LDBDIS (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (TC_CMR) Counter Clock Disable with RB Loading */</span>
<a name="l00098"></a>00098 <span class="preprocessor">#define TC_CMR_ETRGEDG_Pos 8</span>
<a name="l00099"></a><a class="code" href="group___s_a_m_e70___t_c.html#gad0e38906848c6e791acdfc15362a2135">00099</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_ETRGEDG_Msk (0x3u &lt;&lt; TC_CMR_ETRGEDG_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) External Trigger Edge Selection */</span>
<a name="l00100"></a>00100 <span class="preprocessor">#define TC_CMR_ETRGEDG(value) ((TC_CMR_ETRGEDG_Msk &amp; ((value) &lt;&lt; TC_CMR_ETRGEDG_Pos)))</span>
<a name="l00101"></a><a class="code" href="group___s_a_m_e70___t_c.html#gaa5168e94f5f277ca14c9a5fa10e9ca8b">00101</a> <span class="preprocessor"></span><span class="preprocessor">#define   TC_CMR_ETRGEDG_NONE (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TC_CMR) The clock is not gated by an external signal. */</span>
<a name="l00102"></a><a class="code" href="group___s_a_m_e70___t_c.html#gacfe4af403a5b168d7d9c60979e1633d1">00102</a> <span class="preprocessor">#define   TC_CMR_ETRGEDG_RISING (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TC_CMR) Rising edge */</span>
<a name="l00103"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga04a2da7b4b06328aa85cb18d98e4f1f8">00103</a> <span class="preprocessor">#define   TC_CMR_ETRGEDG_FALLING (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TC_CMR) Falling edge */</span>
<a name="l00104"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga66fc03947cb4daf662c365e32227e846">00104</a> <span class="preprocessor">#define   TC_CMR_ETRGEDG_EDGE (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TC_CMR) Each edge */</span>
<a name="l00105"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga27b61c6dc88e6850cb04d38213c2be36">00105</a> <span class="preprocessor">#define TC_CMR_ABETRG (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (TC_CMR) TIOA or TIOB External Trigger Selection */</span>
<a name="l00106"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga6eb59260da5394bac8aff6edbcb67341">00106</a> <span class="preprocessor">#define TC_CMR_CPCTRG (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (TC_CMR) RC Compare Trigger Enable */</span>
<a name="l00107"></a><a class="code" href="group___s_a_m_e70___t_c.html#gaeb92866fb982814f6e7afbb19052842a">00107</a> <span class="preprocessor">#define TC_CMR_WAVE (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (TC_CMR) Waveform Mode */</span>
<a name="l00108"></a>00108 <span class="preprocessor">#define TC_CMR_LDRA_Pos 16</span>
<a name="l00109"></a><a class="code" href="group___s_a_m_e70___t_c.html#gaa711ed05964f48c157e72aa64f8e2f33">00109</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_LDRA_Msk (0x3u &lt;&lt; TC_CMR_LDRA_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) RA Loading Edge Selection */</span>
<a name="l00110"></a>00110 <span class="preprocessor">#define TC_CMR_LDRA(value) ((TC_CMR_LDRA_Msk &amp; ((value) &lt;&lt; TC_CMR_LDRA_Pos)))</span>
<a name="l00111"></a><a class="code" href="group___s_a_m_e70___t_c.html#gafa85a3cabbfc01d82ed90958e4c5e6ea">00111</a> <span class="preprocessor"></span><span class="preprocessor">#define   TC_CMR_LDRA_NONE (0x0u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (TC_CMR) None */</span>
<a name="l00112"></a><a class="code" href="group___s_a_m_e70___t_c.html#gaa8b20c4fd96e0c68bbbdcea8365d3fd6">00112</a> <span class="preprocessor">#define   TC_CMR_LDRA_RISING (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (TC_CMR) Rising edge of TIOA */</span>
<a name="l00113"></a><a class="code" href="group___s_a_m_e70___t_c.html#gaf914b342afdc9c88e7c6b91290ffabdd">00113</a> <span class="preprocessor">#define   TC_CMR_LDRA_FALLING (0x2u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (TC_CMR) Falling edge of TIOA */</span>
<a name="l00114"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga4f9aabcd8c29ae931d47b7a4245e8fd0">00114</a> <span class="preprocessor">#define   TC_CMR_LDRA_EDGE (0x3u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (TC_CMR) Each edge of TIOA */</span>
<a name="l00115"></a>00115 <span class="preprocessor">#define TC_CMR_LDRB_Pos 18</span>
<a name="l00116"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga88ad079f140d34117dfd15caf59f7bf8">00116</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_LDRB_Msk (0x3u &lt;&lt; TC_CMR_LDRB_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) RB Loading Edge Selection */</span>
<a name="l00117"></a>00117 <span class="preprocessor">#define TC_CMR_LDRB(value) ((TC_CMR_LDRB_Msk &amp; ((value) &lt;&lt; TC_CMR_LDRB_Pos)))</span>
<a name="l00118"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga66d0ba44c90ff39a9bb5e15955289a17">00118</a> <span class="preprocessor"></span><span class="preprocessor">#define   TC_CMR_LDRB_NONE (0x0u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (TC_CMR) None */</span>
<a name="l00119"></a><a class="code" href="group___s_a_m_e70___t_c.html#gac94821ea3c2fe6b0d11a6cc53ce004aa">00119</a> <span class="preprocessor">#define   TC_CMR_LDRB_RISING (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (TC_CMR) Rising edge of TIOA */</span>
<a name="l00120"></a><a class="code" href="group___s_a_m_e70___t_c.html#gac7b5415fed6b8c1eca81ac603621867f">00120</a> <span class="preprocessor">#define   TC_CMR_LDRB_FALLING (0x2u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (TC_CMR) Falling edge of TIOA */</span>
<a name="l00121"></a><a class="code" href="group___s_a_m_e70___t_c.html#gab1498231f3f687a566738cfaad033498">00121</a> <span class="preprocessor">#define   TC_CMR_LDRB_EDGE (0x3u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (TC_CMR) Each edge of TIOA */</span>
<a name="l00122"></a>00122 <span class="preprocessor">#define TC_CMR_SBSMPLR_Pos 20</span>
<a name="l00123"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga0fe103a7550ee1cde283f3faa6e99e1a">00123</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_SBSMPLR_Msk (0x7u &lt;&lt; TC_CMR_SBSMPLR_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) Loading Edge Subsampling Ratio */</span>
<a name="l00124"></a>00124 <span class="preprocessor">#define TC_CMR_SBSMPLR(value) ((TC_CMR_SBSMPLR_Msk &amp; ((value) &lt;&lt; TC_CMR_SBSMPLR_Pos)))</span>
<a name="l00125"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga2f6a158c0f0d1df432e5300a9ea4bf8c">00125</a> <span class="preprocessor"></span><span class="preprocessor">#define   TC_CMR_SBSMPLR_ONE (0x0u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (TC_CMR) Load a Capture Register each selected edge */</span>
<a name="l00126"></a><a class="code" href="group___s_a_m_e70___t_c.html#gafdef4d81b2812ab19c91e3535905baca">00126</a> <span class="preprocessor">#define   TC_CMR_SBSMPLR_HALF (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (TC_CMR) Load a Capture Register every 2 selected edges */</span>
<a name="l00127"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga9863ab7f3df327b7a3c215d682cedf62">00127</a> <span class="preprocessor">#define   TC_CMR_SBSMPLR_FOURTH (0x2u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (TC_CMR) Load a Capture Register every 4 selected edges */</span>
<a name="l00128"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga23d4c337961240782b187837e5b4ee2e">00128</a> <span class="preprocessor">#define   TC_CMR_SBSMPLR_EIGHTH (0x3u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (TC_CMR) Load a Capture Register every 8 selected edges */</span>
<a name="l00129"></a><a class="code" href="group___s_a_m_e70___t_c.html#gaf9de4befc4e00821c4acfd5f2a67f19e">00129</a> <span class="preprocessor">#define   TC_CMR_SBSMPLR_SIXTEENTH (0x4u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (TC_CMR) Load a Capture Register every 16 selected edges */</span>
<a name="l00130"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga6afe8de98bbf78cefd198d4118073201">00130</a> <span class="preprocessor">#define TC_CMR_CPCSTOP (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (TC_CMR) Counter Clock Stopped with RC Compare */</span>
<a name="l00131"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga9081309b6d3f6fdb863564f10cd7fd11">00131</a> <span class="preprocessor">#define TC_CMR_CPCDIS (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (TC_CMR) Counter Clock Disable with RC Compare */</span>
<a name="l00132"></a>00132 <span class="preprocessor">#define TC_CMR_EEVTEDG_Pos 8</span>
<a name="l00133"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga96c76272ca0e4282e71b00fa216fa424">00133</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_EEVTEDG_Msk (0x3u &lt;&lt; TC_CMR_EEVTEDG_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) External Event Edge Selection */</span>
<a name="l00134"></a>00134 <span class="preprocessor">#define TC_CMR_EEVTEDG(value) ((TC_CMR_EEVTEDG_Msk &amp; ((value) &lt;&lt; TC_CMR_EEVTEDG_Pos)))</span>
<a name="l00135"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga5e25882704e565a062a05cfa2fd0651b">00135</a> <span class="preprocessor"></span><span class="preprocessor">#define   TC_CMR_EEVTEDG_NONE (0x0u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TC_CMR) None */</span>
<a name="l00136"></a><a class="code" href="group___s_a_m_e70___t_c.html#gaa31b8ac257304cc20c5897e4deae63e6">00136</a> <span class="preprocessor">#define   TC_CMR_EEVTEDG_RISING (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TC_CMR) Rising edge */</span>
<a name="l00137"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga732bfa025c1fe58b7a8e908e0f3d556f">00137</a> <span class="preprocessor">#define   TC_CMR_EEVTEDG_FALLING (0x2u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TC_CMR) Falling edge */</span>
<a name="l00138"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga5ec06efb1d2022e79f495d5fb89d8e2a">00138</a> <span class="preprocessor">#define   TC_CMR_EEVTEDG_EDGE (0x3u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TC_CMR) Each edge */</span>
<a name="l00139"></a>00139 <span class="preprocessor">#define TC_CMR_EEVT_Pos 10</span>
<a name="l00140"></a><a class="code" href="group___s_a_m_e70___t_c.html#gac71a3a280b86be01ab10dd368710fcac">00140</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_EEVT_Msk (0x3u &lt;&lt; TC_CMR_EEVT_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) External Event Selection */</span>
<a name="l00141"></a>00141 <span class="preprocessor">#define TC_CMR_EEVT(value) ((TC_CMR_EEVT_Msk &amp; ((value) &lt;&lt; TC_CMR_EEVT_Pos)))</span>
<a name="l00142"></a><a class="code" href="group___s_a_m_e70___t_c.html#gac8946e6dbb448bb71e1a164b077d46c1">00142</a> <span class="preprocessor"></span><span class="preprocessor">#define   TC_CMR_EEVT_TIOB (0x0u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (TC_CMR) TIOB */</span>
<a name="l00143"></a><a class="code" href="group___s_a_m_e70___t_c.html#gace3ee404e3346d14cc959a39ff6ebc86">00143</a> <span class="preprocessor">#define   TC_CMR_EEVT_XC0 (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (TC_CMR) XC0 */</span>
<a name="l00144"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga6feabe21a0a8ca42f39e49fee3f812a0">00144</a> <span class="preprocessor">#define   TC_CMR_EEVT_XC1 (0x2u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (TC_CMR) XC1 */</span>
<a name="l00145"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga01d03717c807e7d3b0fa284ed5492440">00145</a> <span class="preprocessor">#define   TC_CMR_EEVT_XC2 (0x3u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (TC_CMR) XC2 */</span>
<a name="l00146"></a><a class="code" href="group___s_a_m_e70___t_c.html#gaafd0852edf24d6ca6fb83347155ba3bb">00146</a> <span class="preprocessor">#define TC_CMR_ENETRG (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (TC_CMR) External Event Trigger Enable */</span>
<a name="l00147"></a>00147 <span class="preprocessor">#define TC_CMR_WAVSEL_Pos 13</span>
<a name="l00148"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga476ec4a77e55ed189b1374f5f4372aa6">00148</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_WAVSEL_Msk (0x3u &lt;&lt; TC_CMR_WAVSEL_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) Waveform Selection */</span>
<a name="l00149"></a>00149 <span class="preprocessor">#define TC_CMR_WAVSEL(value) ((TC_CMR_WAVSEL_Msk &amp; ((value) &lt;&lt; TC_CMR_WAVSEL_Pos)))</span>
<a name="l00150"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga8178a31417df2948633be06b0769d876">00150</a> <span class="preprocessor"></span><span class="preprocessor">#define   TC_CMR_WAVSEL_UP (0x0u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (TC_CMR) UP mode without automatic trigger on RC Compare */</span>
<a name="l00151"></a><a class="code" href="group___s_a_m_e70___t_c.html#gac02b02420f7421491c1576b51c33f31b">00151</a> <span class="preprocessor">#define   TC_CMR_WAVSEL_UPDOWN (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (TC_CMR) UPDOWN mode without automatic trigger on RC Compare */</span>
<a name="l00152"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga9a1a224dcd2cefaccb15c9e9881085e0">00152</a> <span class="preprocessor">#define   TC_CMR_WAVSEL_UP_RC (0x2u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (TC_CMR) UP mode with automatic trigger on RC Compare */</span>
<a name="l00153"></a><a class="code" href="group___s_a_m_e70___t_c.html#gaaa3f08ce3933bf3ebb193e50603ad965">00153</a> <span class="preprocessor">#define   TC_CMR_WAVSEL_UPDOWN_RC (0x3u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (TC_CMR) UPDOWN mode with automatic trigger on RC Compare */</span>
<a name="l00154"></a>00154 <span class="preprocessor">#define TC_CMR_ACPA_Pos 16</span>
<a name="l00155"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga807c9daff8d2ad683e2ce7c377980462">00155</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_ACPA_Msk (0x3u &lt;&lt; TC_CMR_ACPA_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) RA Compare Effect on TIOA */</span>
<a name="l00156"></a>00156 <span class="preprocessor">#define TC_CMR_ACPA(value) ((TC_CMR_ACPA_Msk &amp; ((value) &lt;&lt; TC_CMR_ACPA_Pos)))</span>
<a name="l00157"></a><a class="code" href="group___s_a_m_e70___t_c.html#gaaaf76c0a728d7c7769d2616479a1d603">00157</a> <span class="preprocessor"></span><span class="preprocessor">#define   TC_CMR_ACPA_NONE (0x0u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (TC_CMR) None */</span>
<a name="l00158"></a><a class="code" href="group___s_a_m_e70___t_c.html#gaaf831f5e7fec82eed59ff2d98f15fe42">00158</a> <span class="preprocessor">#define   TC_CMR_ACPA_SET (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (TC_CMR) Set */</span>
<a name="l00159"></a><a class="code" href="group___s_a_m_e70___t_c.html#gae47a31d50d6009c29e0ddb24c68d09e6">00159</a> <span class="preprocessor">#define   TC_CMR_ACPA_CLEAR (0x2u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (TC_CMR) Clear */</span>
<a name="l00160"></a><a class="code" href="group___s_a_m_e70___t_c.html#gace43ac7e1cec91485ca6af3f2f8dd624">00160</a> <span class="preprocessor">#define   TC_CMR_ACPA_TOGGLE (0x3u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (TC_CMR) Toggle */</span>
<a name="l00161"></a>00161 <span class="preprocessor">#define TC_CMR_ACPC_Pos 18</span>
<a name="l00162"></a><a class="code" href="group___s_a_m_e70___t_c.html#gaf037c4c59477c41a4b6cbb48107e245f">00162</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_ACPC_Msk (0x3u &lt;&lt; TC_CMR_ACPC_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) RC Compare Effect on TIOA */</span>
<a name="l00163"></a>00163 <span class="preprocessor">#define TC_CMR_ACPC(value) ((TC_CMR_ACPC_Msk &amp; ((value) &lt;&lt; TC_CMR_ACPC_Pos)))</span>
<a name="l00164"></a><a class="code" href="group___s_a_m_e70___t_c.html#gaa65d96e653812383a08cc934d1a11527">00164</a> <span class="preprocessor"></span><span class="preprocessor">#define   TC_CMR_ACPC_NONE (0x0u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (TC_CMR) None */</span>
<a name="l00165"></a><a class="code" href="group___s_a_m_e70___t_c.html#gaef371013758c5e3400fb9eb4aca3ad97">00165</a> <span class="preprocessor">#define   TC_CMR_ACPC_SET (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (TC_CMR) Set */</span>
<a name="l00166"></a><a class="code" href="group___s_a_m_e70___t_c.html#gaf00a75a731e29f46379af2acd9bdb592">00166</a> <span class="preprocessor">#define   TC_CMR_ACPC_CLEAR (0x2u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (TC_CMR) Clear */</span>
<a name="l00167"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga5e3cd053d80c1b5ca6ffd222fb6092fa">00167</a> <span class="preprocessor">#define   TC_CMR_ACPC_TOGGLE (0x3u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (TC_CMR) Toggle */</span>
<a name="l00168"></a>00168 <span class="preprocessor">#define TC_CMR_AEEVT_Pos 20</span>
<a name="l00169"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga559f5db6eb493e1919b14734f5478d45">00169</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_AEEVT_Msk (0x3u &lt;&lt; TC_CMR_AEEVT_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) External Event Effect on TIOA */</span>
<a name="l00170"></a>00170 <span class="preprocessor">#define TC_CMR_AEEVT(value) ((TC_CMR_AEEVT_Msk &amp; ((value) &lt;&lt; TC_CMR_AEEVT_Pos)))</span>
<a name="l00171"></a><a class="code" href="group___s_a_m_e70___t_c.html#gab5a798975f4258ceb5453e867cd6650d">00171</a> <span class="preprocessor"></span><span class="preprocessor">#define   TC_CMR_AEEVT_NONE (0x0u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (TC_CMR) None */</span>
<a name="l00172"></a><a class="code" href="group___s_a_m_e70___t_c.html#gacc31ed1092507fd220056f70b3f1494d">00172</a> <span class="preprocessor">#define   TC_CMR_AEEVT_SET (0x1u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (TC_CMR) Set */</span>
<a name="l00173"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga468f5862a8b0493776dc268690b2b99f">00173</a> <span class="preprocessor">#define   TC_CMR_AEEVT_CLEAR (0x2u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (TC_CMR) Clear */</span>
<a name="l00174"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga9405fa091e05084990fbcfed24c20578">00174</a> <span class="preprocessor">#define   TC_CMR_AEEVT_TOGGLE (0x3u &lt;&lt; 20) </span><span class="comment">/**&lt; \brief (TC_CMR) Toggle */</span>
<a name="l00175"></a>00175 <span class="preprocessor">#define TC_CMR_ASWTRG_Pos 22</span>
<a name="l00176"></a><a class="code" href="group___s_a_m_e70___t_c.html#gabf5059d23a8c75c2c1be1cac4d5729ed">00176</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_ASWTRG_Msk (0x3u &lt;&lt; TC_CMR_ASWTRG_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) Software Trigger Effect on TIOA */</span>
<a name="l00177"></a>00177 <span class="preprocessor">#define TC_CMR_ASWTRG(value) ((TC_CMR_ASWTRG_Msk &amp; ((value) &lt;&lt; TC_CMR_ASWTRG_Pos)))</span>
<a name="l00178"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga4ca7e002aea13a1e115f763d46d42d02">00178</a> <span class="preprocessor"></span><span class="preprocessor">#define   TC_CMR_ASWTRG_NONE (0x0u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (TC_CMR) None */</span>
<a name="l00179"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga36f7d5cdd760d72c16ab1b0a815d5c1f">00179</a> <span class="preprocessor">#define   TC_CMR_ASWTRG_SET (0x1u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (TC_CMR) Set */</span>
<a name="l00180"></a><a class="code" href="group___s_a_m_e70___t_c.html#gab0d7085eb8309c3bf73a7ffec0f3c1e3">00180</a> <span class="preprocessor">#define   TC_CMR_ASWTRG_CLEAR (0x2u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (TC_CMR) Clear */</span>
<a name="l00181"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga6229d28a08794c88f171d9148e10bf1b">00181</a> <span class="preprocessor">#define   TC_CMR_ASWTRG_TOGGLE (0x3u &lt;&lt; 22) </span><span class="comment">/**&lt; \brief (TC_CMR) Toggle */</span>
<a name="l00182"></a>00182 <span class="preprocessor">#define TC_CMR_BCPB_Pos 24</span>
<a name="l00183"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga85630009935cadebe9e293732146e536">00183</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_BCPB_Msk (0x3u &lt;&lt; TC_CMR_BCPB_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) RB Compare Effect on TIOB */</span>
<a name="l00184"></a>00184 <span class="preprocessor">#define TC_CMR_BCPB(value) ((TC_CMR_BCPB_Msk &amp; ((value) &lt;&lt; TC_CMR_BCPB_Pos)))</span>
<a name="l00185"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga9c2b62d08ae033f7719522139e410828">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define   TC_CMR_BCPB_NONE (0x0u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (TC_CMR) None */</span>
<a name="l00186"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga429569bee903b4e16a7c82c0aea8f670">00186</a> <span class="preprocessor">#define   TC_CMR_BCPB_SET (0x1u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (TC_CMR) Set */</span>
<a name="l00187"></a><a class="code" href="group___s_a_m_e70___t_c.html#gacbc61824219cedf8f7c3918ff057fc98">00187</a> <span class="preprocessor">#define   TC_CMR_BCPB_CLEAR (0x2u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (TC_CMR) Clear */</span>
<a name="l00188"></a><a class="code" href="group___s_a_m_e70___t_c.html#gaca4bdee52b48e6b85cdba78d73b9e91c">00188</a> <span class="preprocessor">#define   TC_CMR_BCPB_TOGGLE (0x3u &lt;&lt; 24) </span><span class="comment">/**&lt; \brief (TC_CMR) Toggle */</span>
<a name="l00189"></a>00189 <span class="preprocessor">#define TC_CMR_BCPC_Pos 26</span>
<a name="l00190"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga628d44d10b35c77f56d78d7185420b9f">00190</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_BCPC_Msk (0x3u &lt;&lt; TC_CMR_BCPC_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) RC Compare Effect on TIOB */</span>
<a name="l00191"></a>00191 <span class="preprocessor">#define TC_CMR_BCPC(value) ((TC_CMR_BCPC_Msk &amp; ((value) &lt;&lt; TC_CMR_BCPC_Pos)))</span>
<a name="l00192"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga82f41a965cd613a41f8a128547181be6">00192</a> <span class="preprocessor"></span><span class="preprocessor">#define   TC_CMR_BCPC_NONE (0x0u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (TC_CMR) None */</span>
<a name="l00193"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga399185b7641d68748be40a4398b7f248">00193</a> <span class="preprocessor">#define   TC_CMR_BCPC_SET (0x1u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (TC_CMR) Set */</span>
<a name="l00194"></a><a class="code" href="group___s_a_m_e70___t_c.html#gaf6f687f330fe4ce8eb8ad1b1cdf3f570">00194</a> <span class="preprocessor">#define   TC_CMR_BCPC_CLEAR (0x2u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (TC_CMR) Clear */</span>
<a name="l00195"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga38bc089486a8f1688b9cfb7503f19acb">00195</a> <span class="preprocessor">#define   TC_CMR_BCPC_TOGGLE (0x3u &lt;&lt; 26) </span><span class="comment">/**&lt; \brief (TC_CMR) Toggle */</span>
<a name="l00196"></a>00196 <span class="preprocessor">#define TC_CMR_BEEVT_Pos 28</span>
<a name="l00197"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga9e6c61f7a9e5698bafc4f808a8c4b0c2">00197</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_BEEVT_Msk (0x3u &lt;&lt; TC_CMR_BEEVT_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) External Event Effect on TIOB */</span>
<a name="l00198"></a>00198 <span class="preprocessor">#define TC_CMR_BEEVT(value) ((TC_CMR_BEEVT_Msk &amp; ((value) &lt;&lt; TC_CMR_BEEVT_Pos)))</span>
<a name="l00199"></a><a class="code" href="group___s_a_m_e70___t_c.html#gabc892e661a7d6eba31c2037e26a21dc4">00199</a> <span class="preprocessor"></span><span class="preprocessor">#define   TC_CMR_BEEVT_NONE (0x0u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (TC_CMR) None */</span>
<a name="l00200"></a><a class="code" href="group___s_a_m_e70___t_c.html#gaab92ac9dfdbf878cc02020917cc6c456">00200</a> <span class="preprocessor">#define   TC_CMR_BEEVT_SET (0x1u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (TC_CMR) Set */</span>
<a name="l00201"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga8be31b117bebadab9c443c8192334195">00201</a> <span class="preprocessor">#define   TC_CMR_BEEVT_CLEAR (0x2u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (TC_CMR) Clear */</span>
<a name="l00202"></a><a class="code" href="group___s_a_m_e70___t_c.html#gaa031ce71f4f448f11e5453b501f1ef3f">00202</a> <span class="preprocessor">#define   TC_CMR_BEEVT_TOGGLE (0x3u &lt;&lt; 28) </span><span class="comment">/**&lt; \brief (TC_CMR) Toggle */</span>
<a name="l00203"></a>00203 <span class="preprocessor">#define TC_CMR_BSWTRG_Pos 30</span>
<a name="l00204"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga07c73f0785e7a2f99dce331673437d13">00204</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CMR_BSWTRG_Msk (0x3u &lt;&lt; TC_CMR_BSWTRG_Pos) </span><span class="comment">/**&lt; \brief (TC_CMR) Software Trigger Effect on TIOB */</span>
<a name="l00205"></a>00205 <span class="preprocessor">#define TC_CMR_BSWTRG(value) ((TC_CMR_BSWTRG_Msk &amp; ((value) &lt;&lt; TC_CMR_BSWTRG_Pos)))</span>
<a name="l00206"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga930d796e90c97c8ffa754fbe41e96f92">00206</a> <span class="preprocessor"></span><span class="preprocessor">#define   TC_CMR_BSWTRG_NONE (0x0u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (TC_CMR) None */</span>
<a name="l00207"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga079787982f83a5dfa9c6597a48ceccee">00207</a> <span class="preprocessor">#define   TC_CMR_BSWTRG_SET (0x1u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (TC_CMR) Set */</span>
<a name="l00208"></a><a class="code" href="group___s_a_m_e70___t_c.html#gaeaf07cca9a20045d081dadf8375ebea3">00208</a> <span class="preprocessor">#define   TC_CMR_BSWTRG_CLEAR (0x2u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (TC_CMR) Clear */</span>
<a name="l00209"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga023831ff86ad82a1f5870865421a45a2">00209</a> <span class="preprocessor">#define   TC_CMR_BSWTRG_TOGGLE (0x3u &lt;&lt; 30) </span><span class="comment">/**&lt; \brief (TC_CMR) Toggle */</span>
<a name="l00210"></a>00210 <span class="comment">/* -------- TC_SMMR : (TC Offset: N/A) Stepper Motor Mode Register -------- */</span>
<a name="l00211"></a><a class="code" href="group___s_a_m_e70___t_c.html#gad1730fdf901dc08ef9d4b8aa30db55f8">00211</a> <span class="preprocessor">#define TC_SMMR_GCEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_SMMR) Gray Count Enable */</span>
<a name="l00212"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga8ca6056e5505fdfbd952b543acd274a7">00212</a> <span class="preprocessor">#define TC_SMMR_DOWN (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TC_SMMR) Down Count */</span>
<a name="l00213"></a>00213 <span class="comment">/* -------- TC_RAB : (TC Offset: N/A) Register AB -------- */</span>
<a name="l00214"></a>00214 <span class="preprocessor">#define TC_RAB_RAB_Pos 0</span>
<a name="l00215"></a><a class="code" href="group___s_a_m_e70___t_c.html#gac4363b6be7c93404982fa98d47fbfee0">00215</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_RAB_RAB_Msk (0xffffffffu &lt;&lt; TC_RAB_RAB_Pos) </span><span class="comment">/**&lt; \brief (TC_RAB) Register A or Register B */</span>
<a name="l00216"></a>00216 <span class="comment">/* -------- TC_CV : (TC Offset: N/A) Counter Value -------- */</span>
<a name="l00217"></a>00217 <span class="preprocessor">#define TC_CV_CV_Pos 0</span>
<a name="l00218"></a><a class="code" href="group___s_a_m_e70___t_c.html#gaab5ff8c35bbd12e98605d42976ff13de">00218</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_CV_CV_Msk (0xffffffffu &lt;&lt; TC_CV_CV_Pos) </span><span class="comment">/**&lt; \brief (TC_CV) Counter Value */</span>
<a name="l00219"></a>00219 <span class="comment">/* -------- TC_RA : (TC Offset: N/A) Register A -------- */</span>
<a name="l00220"></a>00220 <span class="preprocessor">#define TC_RA_RA_Pos 0</span>
<a name="l00221"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga0dfbc7c0139d4f0032f7998ae5108fe7">00221</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_RA_RA_Msk (0xffffffffu &lt;&lt; TC_RA_RA_Pos) </span><span class="comment">/**&lt; \brief (TC_RA) Register A */</span>
<a name="l00222"></a>00222 <span class="preprocessor">#define TC_RA_RA(value) ((TC_RA_RA_Msk &amp; ((value) &lt;&lt; TC_RA_RA_Pos)))</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span><span class="comment">/* -------- TC_RB : (TC Offset: N/A) Register B -------- */</span>
<a name="l00224"></a>00224 <span class="preprocessor">#define TC_RB_RB_Pos 0</span>
<a name="l00225"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga7a84de251a30eb169a039fa7f2c681f5">00225</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_RB_RB_Msk (0xffffffffu &lt;&lt; TC_RB_RB_Pos) </span><span class="comment">/**&lt; \brief (TC_RB) Register B */</span>
<a name="l00226"></a>00226 <span class="preprocessor">#define TC_RB_RB(value) ((TC_RB_RB_Msk &amp; ((value) &lt;&lt; TC_RB_RB_Pos)))</span>
<a name="l00227"></a>00227 <span class="preprocessor"></span><span class="comment">/* -------- TC_RC : (TC Offset: N/A) Register C -------- */</span>
<a name="l00228"></a>00228 <span class="preprocessor">#define TC_RC_RC_Pos 0</span>
<a name="l00229"></a><a class="code" href="group___s_a_m_e70___t_c.html#gaacd93777f7f14af1f74e35c086882396">00229</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_RC_RC_Msk (0xffffffffu &lt;&lt; TC_RC_RC_Pos) </span><span class="comment">/**&lt; \brief (TC_RC) Register C */</span>
<a name="l00230"></a>00230 <span class="preprocessor">#define TC_RC_RC(value) ((TC_RC_RC_Msk &amp; ((value) &lt;&lt; TC_RC_RC_Pos)))</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="comment">/* -------- TC_SR : (TC Offset: N/A) Status Register -------- */</span>
<a name="l00232"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga595373c366b63e6ae96ac90a25e64189">00232</a> <span class="preprocessor">#define TC_SR_COVFS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_SR) Counter Overflow Status (cleared on read) */</span>
<a name="l00233"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga95e4999de3691ac1db52958c3b5bf546">00233</a> <span class="preprocessor">#define TC_SR_LOVRS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TC_SR) Load Overrun Status (cleared on read) */</span>
<a name="l00234"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga77b91c0ea7209805827c525b4e55c0e8">00234</a> <span class="preprocessor">#define TC_SR_CPAS (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TC_SR) RA Compare Status (cleared on read) */</span>
<a name="l00235"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga3604aa8fdb7794a0ee6216e935ca9ac1">00235</a> <span class="preprocessor">#define TC_SR_CPBS (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (TC_SR) RB Compare Status (cleared on read) */</span>
<a name="l00236"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga941e48bbe586a4b1a126790c212e6792">00236</a> <span class="preprocessor">#define TC_SR_CPCS (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TC_SR) RC Compare Status (cleared on read) */</span>
<a name="l00237"></a><a class="code" href="group___s_a_m_e70___t_c.html#gaa63acfa051ed6a0082f6f4ff1ca2031c">00237</a> <span class="preprocessor">#define TC_SR_LDRAS (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (TC_SR) RA Loading Status (cleared on read) */</span>
<a name="l00238"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga61a912956de4da77ae6d6c154bc1d27b">00238</a> <span class="preprocessor">#define TC_SR_LDRBS (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (TC_SR) RB Loading Status (cleared on read) */</span>
<a name="l00239"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga5da7294166967f6c9ac3a00d50830e00">00239</a> <span class="preprocessor">#define TC_SR_ETRGS (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (TC_SR) External Trigger Status (cleared on read) */</span>
<a name="l00240"></a><a class="code" href="group___s_a_m_e70___t_c.html#gadf3559e378a4a0fe9745038f811aea5b">00240</a> <span class="preprocessor">#define TC_SR_CLKSTA (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (TC_SR) Clock Enabling Status */</span>
<a name="l00241"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga9e21e00d626ca663a12445b1b506adb9">00241</a> <span class="preprocessor">#define TC_SR_MTIOA (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (TC_SR) TIOA Mirror */</span>
<a name="l00242"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga20761ebe7f4325c8b8d10a4930402bfc">00242</a> <span class="preprocessor">#define TC_SR_MTIOB (0x1u &lt;&lt; 18) </span><span class="comment">/**&lt; \brief (TC_SR) TIOB Mirror */</span>
<a name="l00243"></a>00243 <span class="comment">/* -------- TC_IER : (TC Offset: N/A) Interrupt Enable Register -------- */</span>
<a name="l00244"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga7e1a5b31a964cff48c0c3aef86320ab9">00244</a> <span class="preprocessor">#define TC_IER_COVFS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_IER) Counter Overflow */</span>
<a name="l00245"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga9f3791ca8d5fab5d6108905ccac09234">00245</a> <span class="preprocessor">#define TC_IER_LOVRS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TC_IER) Load Overrun */</span>
<a name="l00246"></a><a class="code" href="group___s_a_m_e70___t_c.html#gaadf49248f793d7ebc0566d1097410ca6">00246</a> <span class="preprocessor">#define TC_IER_CPAS (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TC_IER) RA Compare */</span>
<a name="l00247"></a><a class="code" href="group___s_a_m_e70___t_c.html#gaeb33745d635e727b18d71671139b24cb">00247</a> <span class="preprocessor">#define TC_IER_CPBS (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (TC_IER) RB Compare */</span>
<a name="l00248"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga6b0e5b25ddd28d50f17e0091555ae706">00248</a> <span class="preprocessor">#define TC_IER_CPCS (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TC_IER) RC Compare */</span>
<a name="l00249"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga9766afc1f46f9197286a900ce50391b0">00249</a> <span class="preprocessor">#define TC_IER_LDRAS (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (TC_IER) RA Loading */</span>
<a name="l00250"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga9ee67358235d5c933f801b1509c3d9e2">00250</a> <span class="preprocessor">#define TC_IER_LDRBS (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (TC_IER) RB Loading */</span>
<a name="l00251"></a><a class="code" href="group___s_a_m_e70___t_c.html#gaa2b4756e419adce8a3e402aafea949d6">00251</a> <span class="preprocessor">#define TC_IER_ETRGS (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (TC_IER) External Trigger */</span>
<a name="l00252"></a>00252 <span class="comment">/* -------- TC_IDR : (TC Offset: N/A) Interrupt Disable Register -------- */</span>
<a name="l00253"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga28a0274445eca660b450247ceb098bfe">00253</a> <span class="preprocessor">#define TC_IDR_COVFS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_IDR) Counter Overflow */</span>
<a name="l00254"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga614177266d4b582ea94d2246acdf8604">00254</a> <span class="preprocessor">#define TC_IDR_LOVRS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TC_IDR) Load Overrun */</span>
<a name="l00255"></a><a class="code" href="group___s_a_m_e70___t_c.html#gac39fafb442ff460faf85154b41e80a62">00255</a> <span class="preprocessor">#define TC_IDR_CPAS (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TC_IDR) RA Compare */</span>
<a name="l00256"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga4143d5ca6d497795208668c5061fdf04">00256</a> <span class="preprocessor">#define TC_IDR_CPBS (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (TC_IDR) RB Compare */</span>
<a name="l00257"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga0b1c7a4c94e1d57653779f1beedbc007">00257</a> <span class="preprocessor">#define TC_IDR_CPCS (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TC_IDR) RC Compare */</span>
<a name="l00258"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga6a7b6d5abf091f07b068c12beac5b476">00258</a> <span class="preprocessor">#define TC_IDR_LDRAS (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (TC_IDR) RA Loading */</span>
<a name="l00259"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga06fbc472268a129c3657961ecbd5010d">00259</a> <span class="preprocessor">#define TC_IDR_LDRBS (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (TC_IDR) RB Loading */</span>
<a name="l00260"></a><a class="code" href="group___s_a_m_e70___t_c.html#gabde4f7bc7f912c64cb04e6a42e2d3b70">00260</a> <span class="preprocessor">#define TC_IDR_ETRGS (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (TC_IDR) External Trigger */</span>
<a name="l00261"></a>00261 <span class="comment">/* -------- TC_IMR : (TC Offset: N/A) Interrupt Mask Register -------- */</span>
<a name="l00262"></a><a class="code" href="group___s_a_m_e70___t_c.html#gabab742c68eea1b3f7ea52bf95449b64e">00262</a> <span class="preprocessor">#define TC_IMR_COVFS (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_IMR) Counter Overflow */</span>
<a name="l00263"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga17540460961a2680cd60f9eca711102d">00263</a> <span class="preprocessor">#define TC_IMR_LOVRS (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TC_IMR) Load Overrun */</span>
<a name="l00264"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga7b0228550d8039b92d1a1c35d949fa34">00264</a> <span class="preprocessor">#define TC_IMR_CPAS (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TC_IMR) RA Compare */</span>
<a name="l00265"></a><a class="code" href="group___s_a_m_e70___t_c.html#gae43afe1a70c098ea34f8674ac8e2783e">00265</a> <span class="preprocessor">#define TC_IMR_CPBS (0x1u &lt;&lt; 3) </span><span class="comment">/**&lt; \brief (TC_IMR) RB Compare */</span>
<a name="l00266"></a><a class="code" href="group___s_a_m_e70___t_c.html#gaf28ab62a2e18525c76c03616a7e10f6c">00266</a> <span class="preprocessor">#define TC_IMR_CPCS (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TC_IMR) RC Compare */</span>
<a name="l00267"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga8a8e4498622e5d83b592c0cc3f973333">00267</a> <span class="preprocessor">#define TC_IMR_LDRAS (0x1u &lt;&lt; 5) </span><span class="comment">/**&lt; \brief (TC_IMR) RA Loading */</span>
<a name="l00268"></a><a class="code" href="group___s_a_m_e70___t_c.html#gad8c20ca187e7fee05e44df4c5c47c64d">00268</a> <span class="preprocessor">#define TC_IMR_LDRBS (0x1u &lt;&lt; 6) </span><span class="comment">/**&lt; \brief (TC_IMR) RB Loading */</span>
<a name="l00269"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga74568f224b88cb57e35917c2162cd751">00269</a> <span class="preprocessor">#define TC_IMR_ETRGS (0x1u &lt;&lt; 7) </span><span class="comment">/**&lt; \brief (TC_IMR) External Trigger */</span>
<a name="l00270"></a>00270 <span class="comment">/* -------- TC_EMR : (TC Offset: N/A) Extended Mode Register -------- */</span>
<a name="l00271"></a>00271 <span class="preprocessor">#define TC_EMR_TRIGSRCA_Pos 0</span>
<a name="l00272"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga4daafbc476ef57807cd3374796c1eb31">00272</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_EMR_TRIGSRCA_Msk (0x3u &lt;&lt; TC_EMR_TRIGSRCA_Pos) </span><span class="comment">/**&lt; \brief (TC_EMR) Trigger Source for Input A */</span>
<a name="l00273"></a>00273 <span class="preprocessor">#define TC_EMR_TRIGSRCA(value) ((TC_EMR_TRIGSRCA_Msk &amp; ((value) &lt;&lt; TC_EMR_TRIGSRCA_Pos)))</span>
<a name="l00274"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga0711e6538f4c32cd929b4fd537b27bf2">00274</a> <span class="preprocessor"></span><span class="preprocessor">#define   TC_EMR_TRIGSRCA_EXTERNAL_TIOAx (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_EMR) The trigger/capture input A is driven by external pin TIOAx */</span>
<a name="l00275"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga4975d7ba6bf99c4bfd6d51da67f1277b">00275</a> <span class="preprocessor">#define   TC_EMR_TRIGSRCA_PWMx (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_EMR) The trigger/capture input A is driven internally by PWMx */</span>
<a name="l00276"></a>00276 <span class="preprocessor">#define TC_EMR_TRIGSRCB_Pos 4</span>
<a name="l00277"></a><a class="code" href="group___s_a_m_e70___t_c.html#gaf3fe1fe2fe8a3134656aed99c9aa3060">00277</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_EMR_TRIGSRCB_Msk (0x3u &lt;&lt; TC_EMR_TRIGSRCB_Pos) </span><span class="comment">/**&lt; \brief (TC_EMR) Trigger Source for Input B */</span>
<a name="l00278"></a>00278 <span class="preprocessor">#define TC_EMR_TRIGSRCB(value) ((TC_EMR_TRIGSRCB_Msk &amp; ((value) &lt;&lt; TC_EMR_TRIGSRCB_Pos)))</span>
<a name="l00279"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga5fdf43924304cd9b9dcbd98cde66ae8a">00279</a> <span class="preprocessor"></span><span class="preprocessor">#define   TC_EMR_TRIGSRCB_EXTERNAL_TIOBx (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TC_EMR) The trigger/capture input B is driven by external pin TIOBx */</span>
<a name="l00280"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga386a72dc13ae47a475f5b6888cd0bd64">00280</a> <span class="preprocessor">#define   TC_EMR_TRIGSRCB_PWMx (0x1u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TC_EMR) For TC0 to TC10: The trigger/capture input B is driven internally by the comparator output (see Figure 7-16) of the PWMx.For TC11: The trigger/capture input B is driven internally by the GTSUCOMP singal of the Ethernet MAC (GMAC). */</span>
<a name="l00281"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga1a16df41610181efc8d912aeb66f5ef0">00281</a> <span class="preprocessor">#define TC_EMR_NODIVCLK (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TC_EMR) No Divided Clock */</span>
<a name="l00282"></a>00282 <span class="comment">/* -------- TC_BCR : (TC Offset: 0xC0) Block Control Register -------- */</span>
<a name="l00283"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga0c28d6cd2d4a6fd70394ff217fbae47c">00283</a> <span class="preprocessor">#define TC_BCR_SYNC (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_BCR) Synchro Command */</span>
<a name="l00284"></a>00284 <span class="comment">/* -------- TC_BMR : (TC Offset: 0xC4) Block Mode Register -------- */</span>
<a name="l00285"></a>00285 <span class="preprocessor">#define TC_BMR_TC0XC0S_Pos 0</span>
<a name="l00286"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga0281e7b1ca7116631768dab0b6fe934c">00286</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_BMR_TC0XC0S_Msk (0x3u &lt;&lt; TC_BMR_TC0XC0S_Pos) </span><span class="comment">/**&lt; \brief (TC_BMR) External Clock Signal 0 Selection */</span>
<a name="l00287"></a>00287 <span class="preprocessor">#define TC_BMR_TC0XC0S(value) ((TC_BMR_TC0XC0S_Msk &amp; ((value) &lt;&lt; TC_BMR_TC0XC0S_Pos)))</span>
<a name="l00288"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga408b658b31224f9ef58c0d395158444d">00288</a> <span class="preprocessor"></span><span class="preprocessor">#define   TC_BMR_TC0XC0S_TCLK0 (0x0u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_BMR) Signal connected to XC0: TCLK0 */</span>
<a name="l00289"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga89257bbe18736a3963153214f9d2030e">00289</a> <span class="preprocessor">#define   TC_BMR_TC0XC0S_TIOA1 (0x2u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_BMR) Signal connected to XC0: TIOA1 */</span>
<a name="l00290"></a><a class="code" href="group___s_a_m_e70___t_c.html#gaf07b197028dcc26de2dd8ef72b6504df">00290</a> <span class="preprocessor">#define   TC_BMR_TC0XC0S_TIOA2 (0x3u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_BMR) Signal connected to XC0: TIOA2 */</span>
<a name="l00291"></a>00291 <span class="preprocessor">#define TC_BMR_TC1XC1S_Pos 2</span>
<a name="l00292"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga2e1b91e8b76dce9f3a8d515f363f53d7">00292</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_BMR_TC1XC1S_Msk (0x3u &lt;&lt; TC_BMR_TC1XC1S_Pos) </span><span class="comment">/**&lt; \brief (TC_BMR) External Clock Signal 1 Selection */</span>
<a name="l00293"></a>00293 <span class="preprocessor">#define TC_BMR_TC1XC1S(value) ((TC_BMR_TC1XC1S_Msk &amp; ((value) &lt;&lt; TC_BMR_TC1XC1S_Pos)))</span>
<a name="l00294"></a><a class="code" href="group___s_a_m_e70___t_c.html#gaaf0cc25bb918a14a4d8cbfcac63f8eee">00294</a> <span class="preprocessor"></span><span class="preprocessor">#define   TC_BMR_TC1XC1S_TCLK1 (0x0u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TC_BMR) Signal connected to XC1: TCLK1 */</span>
<a name="l00295"></a><a class="code" href="group___s_a_m_e70___t_c.html#gaf2ac309750f5db4c3e48cef5d8b067a9">00295</a> <span class="preprocessor">#define   TC_BMR_TC1XC1S_TIOA0 (0x2u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TC_BMR) Signal connected to XC1: TIOA0 */</span>
<a name="l00296"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga61759178d717d33562bd7d4ebe582a23">00296</a> <span class="preprocessor">#define   TC_BMR_TC1XC1S_TIOA2 (0x3u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TC_BMR) Signal connected to XC1: TIOA2 */</span>
<a name="l00297"></a>00297 <span class="preprocessor">#define TC_BMR_TC2XC2S_Pos 4</span>
<a name="l00298"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga0386aecbaee10f0c4319f822757839fa">00298</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_BMR_TC2XC2S_Msk (0x3u &lt;&lt; TC_BMR_TC2XC2S_Pos) </span><span class="comment">/**&lt; \brief (TC_BMR) External Clock Signal 2 Selection */</span>
<a name="l00299"></a>00299 <span class="preprocessor">#define TC_BMR_TC2XC2S(value) ((TC_BMR_TC2XC2S_Msk &amp; ((value) &lt;&lt; TC_BMR_TC2XC2S_Pos)))</span>
<a name="l00300"></a><a class="code" href="group___s_a_m_e70___t_c.html#gad074f4d31095d48a9c881a63d7a7853b">00300</a> <span class="preprocessor"></span><span class="preprocessor">#define   TC_BMR_TC2XC2S_TCLK2 (0x0u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TC_BMR) Signal connected to XC2: TCLK2 */</span>
<a name="l00301"></a><a class="code" href="group___s_a_m_e70___t_c.html#gaa7411bf644742020b2b2aaf02eeef174">00301</a> <span class="preprocessor">#define   TC_BMR_TC2XC2S_TIOA0 (0x2u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TC_BMR) Signal connected to XC2: TIOA0 */</span>
<a name="l00302"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga8accbedb62b88681355f687685fb1666">00302</a> <span class="preprocessor">#define   TC_BMR_TC2XC2S_TIOA1 (0x3u &lt;&lt; 4) </span><span class="comment">/**&lt; \brief (TC_BMR) Signal connected to XC2: TIOA1 */</span>
<a name="l00303"></a><a class="code" href="group___s_a_m_e70___t_c.html#gab12e5ff9cc301c393687c43afd5065a2">00303</a> <span class="preprocessor">#define TC_BMR_QDEN (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TC_BMR) Quadrature Decoder Enabled */</span>
<a name="l00304"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga6f0e885c63d122abbdda84990fc7dd61">00304</a> <span class="preprocessor">#define TC_BMR_POSEN (0x1u &lt;&lt; 9) </span><span class="comment">/**&lt; \brief (TC_BMR) Position Enabled */</span>
<a name="l00305"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga4c58b3066e7f5db2e4eada3649da8385">00305</a> <span class="preprocessor">#define TC_BMR_SPEEDEN (0x1u &lt;&lt; 10) </span><span class="comment">/**&lt; \brief (TC_BMR) Speed Enabled */</span>
<a name="l00306"></a><a class="code" href="group___s_a_m_e70___t_c.html#gabc09ba3331b9b34baa06f3271fece224">00306</a> <span class="preprocessor">#define TC_BMR_QDTRANS (0x1u &lt;&lt; 11) </span><span class="comment">/**&lt; \brief (TC_BMR) Quadrature Decoding Transparent */</span>
<a name="l00307"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga658a543e79720d99fecfe973384a5006">00307</a> <span class="preprocessor">#define TC_BMR_EDGPHA (0x1u &lt;&lt; 12) </span><span class="comment">/**&lt; \brief (TC_BMR) Edge on PHA Count Mode */</span>
<a name="l00308"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga4e62be9fa36ff7e89d4c0bc8befcaad1">00308</a> <span class="preprocessor">#define TC_BMR_INVA (0x1u &lt;&lt; 13) </span><span class="comment">/**&lt; \brief (TC_BMR) Inverted PHA */</span>
<a name="l00309"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga91a1c47754ad322cef62488c1e23f3eb">00309</a> <span class="preprocessor">#define TC_BMR_INVB (0x1u &lt;&lt; 14) </span><span class="comment">/**&lt; \brief (TC_BMR) Inverted PHB */</span>
<a name="l00310"></a><a class="code" href="group___s_a_m_e70___t_c.html#gae7eb2ef40a9c0c2a1be5f78f1edd7f64">00310</a> <span class="preprocessor">#define TC_BMR_INVIDX (0x1u &lt;&lt; 15) </span><span class="comment">/**&lt; \brief (TC_BMR) Inverted Index */</span>
<a name="l00311"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga24240e05d0c9ac3bcb454b3cd91e3313">00311</a> <span class="preprocessor">#define TC_BMR_SWAP (0x1u &lt;&lt; 16) </span><span class="comment">/**&lt; \brief (TC_BMR) Swap PHA and PHB */</span>
<a name="l00312"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga4ae52c92ac226da7c1f519b65f216c9e">00312</a> <span class="preprocessor">#define TC_BMR_IDXPHB (0x1u &lt;&lt; 17) </span><span class="comment">/**&lt; \brief (TC_BMR) Index Pin is PHB Pin */</span>
<a name="l00313"></a>00313 <span class="preprocessor">#define TC_BMR_MAXFILT_Pos 20</span>
<a name="l00314"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga60bbd106c35b2131727f9f31ea9d95b6">00314</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_BMR_MAXFILT_Msk (0x3fu &lt;&lt; TC_BMR_MAXFILT_Pos) </span><span class="comment">/**&lt; \brief (TC_BMR) Maximum Filter */</span>
<a name="l00315"></a>00315 <span class="preprocessor">#define TC_BMR_MAXFILT(value) ((TC_BMR_MAXFILT_Msk &amp; ((value) &lt;&lt; TC_BMR_MAXFILT_Pos)))</span>
<a name="l00316"></a>00316 <span class="preprocessor"></span><span class="comment">/* -------- TC_QIER : (TC Offset: 0xC8) QDEC Interrupt Enable Register -------- */</span>
<a name="l00317"></a><a class="code" href="group___s_a_m_e70___t_c.html#gacb50cb32f1497410fd1f68de48306ccf">00317</a> <span class="preprocessor">#define TC_QIER_IDX (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_QIER) Index */</span>
<a name="l00318"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga289e57bc21370d5d1886b9080dcca481">00318</a> <span class="preprocessor">#define TC_QIER_DIRCHG (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TC_QIER) Direction Change */</span>
<a name="l00319"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga687aa8a4d1ac7dcd563f1a851148b2d9">00319</a> <span class="preprocessor">#define TC_QIER_QERR (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TC_QIER) Quadrature Error */</span>
<a name="l00320"></a>00320 <span class="comment">/* -------- TC_QIDR : (TC Offset: 0xCC) QDEC Interrupt Disable Register -------- */</span>
<a name="l00321"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga0c68aa4fa116813be21b591ea6bdd180">00321</a> <span class="preprocessor">#define TC_QIDR_IDX (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_QIDR) Index */</span>
<a name="l00322"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga502d8426f9d8075efeb0c0d15bbb4a0f">00322</a> <span class="preprocessor">#define TC_QIDR_DIRCHG (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TC_QIDR) Direction Change */</span>
<a name="l00323"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga2c33085a2f98dc4eea428a497a6ce01b">00323</a> <span class="preprocessor">#define TC_QIDR_QERR (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TC_QIDR) Quadrature Error */</span>
<a name="l00324"></a>00324 <span class="comment">/* -------- TC_QIMR : (TC Offset: 0xD0) QDEC Interrupt Mask Register -------- */</span>
<a name="l00325"></a><a class="code" href="group___s_a_m_e70___t_c.html#gafbfaf9640c04c205d24fc1d8e666ad86">00325</a> <span class="preprocessor">#define TC_QIMR_IDX (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_QIMR) Index */</span>
<a name="l00326"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga5339068586c1d6837d6dbf721c5ebd64">00326</a> <span class="preprocessor">#define TC_QIMR_DIRCHG (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TC_QIMR) Direction Change */</span>
<a name="l00327"></a><a class="code" href="group___s_a_m_e70___t_c.html#gabba15bc61cf0e61249c0c6571fc5eaff">00327</a> <span class="preprocessor">#define TC_QIMR_QERR (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TC_QIMR) Quadrature Error */</span>
<a name="l00328"></a>00328 <span class="comment">/* -------- TC_QISR : (TC Offset: 0xD4) QDEC Interrupt Status Register -------- */</span>
<a name="l00329"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga0b3d4d84eaf62a8482999e53fdfed53e">00329</a> <span class="preprocessor">#define TC_QISR_IDX (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_QISR) Index */</span>
<a name="l00330"></a><a class="code" href="group___s_a_m_e70___t_c.html#gab01260e464a6530dc75d49194a65932c">00330</a> <span class="preprocessor">#define TC_QISR_DIRCHG (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TC_QISR) Direction Change */</span>
<a name="l00331"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga2e1e7168b6451087a89eb2ba406a987c">00331</a> <span class="preprocessor">#define TC_QISR_QERR (0x1u &lt;&lt; 2) </span><span class="comment">/**&lt; \brief (TC_QISR) Quadrature Error */</span>
<a name="l00332"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga4dab4754092546661ba371e22f7eff72">00332</a> <span class="preprocessor">#define TC_QISR_DIR (0x1u &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TC_QISR) Direction */</span>
<a name="l00333"></a>00333 <span class="comment">/* -------- TC_FMR : (TC Offset: 0xD8) Fault Mode Register -------- */</span>
<a name="l00334"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga6dff8e9816774a121e0d8c035c49548a">00334</a> <span class="preprocessor">#define TC_FMR_ENCF0 (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_FMR) Enable Compare Fault Channel 0 */</span>
<a name="l00335"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga61ffdc4e5b94ba5a745652481b0d06ae">00335</a> <span class="preprocessor">#define TC_FMR_ENCF1 (0x1u &lt;&lt; 1) </span><span class="comment">/**&lt; \brief (TC_FMR) Enable Compare Fault Channel 1 */</span>
<a name="l00336"></a>00336 <span class="comment">/* -------- TC_WPMR : (TC Offset: 0xE4) Write Protection Mode Register -------- */</span>
<a name="l00337"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga8d7a567f57170fe4ba4277910eba2696">00337</a> <span class="preprocessor">#define TC_WPMR_WPEN (0x1u &lt;&lt; 0) </span><span class="comment">/**&lt; \brief (TC_WPMR) Write Protection Enable */</span>
<a name="l00338"></a>00338 <span class="preprocessor">#define TC_WPMR_WPKEY_Pos 8</span>
<a name="l00339"></a><a class="code" href="group___s_a_m_e70___t_c.html#gaa4d7b0a1655bf8ad889ea5eee9918c15">00339</a> <span class="preprocessor"></span><span class="preprocessor">#define TC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; TC_WPMR_WPKEY_Pos) </span><span class="comment">/**&lt; \brief (TC_WPMR) Write Protection Key */</span>
<a name="l00340"></a>00340 <span class="preprocessor">#define TC_WPMR_WPKEY(value) ((TC_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; TC_WPMR_WPKEY_Pos)))</span>
<a name="l00341"></a><a class="code" href="group___s_a_m_e70___t_c.html#ga9ea243bbd57d7aaffd1d7c9d41bffd12">00341</a> <span class="preprocessor"></span><span class="preprocessor">#define   TC_WPMR_WPKEY_PASSWD (0x54494Du &lt;&lt; 8) </span><span class="comment">/**&lt; \brief (TC_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit.Always reads as 0. */</span>
<a name="l00342"></a>00342 <span class="comment"></span>
<a name="l00343"></a>00343 <span class="comment">/*@}*/</span>
<a name="l00344"></a>00344 
<a name="l00345"></a>00345 
<a name="l00346"></a>00346 <span class="preprocessor">#endif </span><span class="comment">/* _SAME70_TC_COMPONENT_ */</span>
</pre></div></div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
