
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synplify.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    DESKTOP-4E0F6V3
Date:        Sat Nov 12 12:25:40 2022
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro dec2x4_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



Implementation not found: synthesis
TCL script complete: "dec2x4_syn.tcl"
New HDL Analyst: enabled
log file: "D:\project\program\QUARTUS\eda\dec2x4\synthesis\dec2x4.srr"
Running: synthesis in foreground

Running dec2x4_syn|synthesis

Running: compile (Compile) on dec2x4_syn|synthesis
# Sat Nov 12 12:26:18 2022

Running: compile_flow (Compile Process) on dec2x4_syn|synthesis
# Sat Nov 12 12:26:18 2022

Running: compiler (Compile Input) on dec2x4_syn|synthesis
# Sat Nov 12 12:26:18 2022
Copied D:\project\program\QUARTUS\eda\dec2x4\synthesis\synwork\dec2x4_comp.srs to D:\project\program\QUARTUS\eda\dec2x4\synthesis\dec2x4.srs

compiler completed
# Sat Nov 12 12:26:23 2022

Return Code: 0
Run Time:00h:00m:05s

Running: multi_srs_gen (Multi-srs Generator) on dec2x4_syn|synthesis
# Sat Nov 12 12:26:23 2022

multi_srs_gen completed
# Sat Nov 12 12:26:23 2022

Return Code: 0
Run Time:00h:00m:00s
Copied D:\project\program\QUARTUS\eda\dec2x4\synthesis\synwork\dec2x4_mult.srs to D:\project\program\QUARTUS\eda\dec2x4\synthesis\dec2x4.srs
Complete: Compile Process on dec2x4_syn|synthesis

Running: premap (Pre-mapping) on dec2x4_syn|synthesis
# Sat Nov 12 12:26:23 2022

premap completed
# Sat Nov 12 12:26:26 2022

Return Code: 0
Run Time:00h:00m:03s
Complete: Compile on dec2x4_syn|synthesis

Running: map (Map) on dec2x4_syn|synthesis
# Sat Nov 12 12:26:26 2022

Running: fpga_mapper (Map & Optimize) on dec2x4_syn|synthesis
# Sat Nov 12 12:26:26 2022
Copied D:\project\program\QUARTUS\eda\dec2x4\synthesis\synwork\dec2x4_m.srm to D:\project\program\QUARTUS\eda\dec2x4\synthesis\dec2x4.srm

fpga_mapper completed
# Sat Nov 12 12:26:27 2022

Return Code: 0
Run Time:00h:00m:01s
Complete: Map on dec2x4_syn|synthesis
Complete: Logic Synthesis on dec2x4_syn|synthesis
Copied D:\project\program\QUARTUS\eda\dec2x4\synthesis\dec2x4.srr to D:\project\program\QUARTUS\eda\dec2x4\synthesis\backup\dec2x4.srr
log file: "D:\project\program\QUARTUS\eda\dec2x4\synthesis\dec2x4.srr"
Running: synthesis in foreground

Running dec2x4_syn|synthesis

Running: compile (Compile) on dec2x4_syn|synthesis
# Sat Nov 12 12:26:33 2022

Running: compile_flow (Compile Process) on dec2x4_syn|synthesis
# Sat Nov 12 12:26:33 2022

Running: compiler (Compile Input) on dec2x4_syn|synthesis
# Sat Nov 12 12:26:33 2022

compiler completed
# Sat Nov 12 12:26:33 2022

Return Code: 0
Run Time:00h:00m:00s

Running: multi_srs_gen (Multi-srs Generator) on dec2x4_syn|synthesis
# Sat Nov 12 12:26:33 2022
Up-To-Date: multi_srs_gen. No run necessary
Complete: Compile Process on dec2x4_syn|synthesis

Running: premap (Pre-mapping) on dec2x4_syn|synthesis
# Sat Nov 12 12:26:33 2022
Up-To-Date: premap. No run necessary
Complete: Compile on dec2x4_syn|synthesis

Running: map (Map) on dec2x4_syn|synthesis
# Sat Nov 12 12:26:34 2022

Running: fpga_mapper (Map & Optimize) on dec2x4_syn|synthesis
# Sat Nov 12 12:26:34 2022
Up-To-Date: fpga_mapper. No run necessary
Complete: Map on dec2x4_syn|synthesis
Complete: Logic Synthesis on dec2x4_syn|synthesis
Note: Opening local project RTL file 'D:\project\program\QUARTUS\eda\dec2x4\synthesis\dec2x4.srs'
exit status=0
License checkin: synplifypro_actel
