Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri May 19 13:06:00 2023
| Host         : Hellgate running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1296)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1296)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1296)
---------------------------
 There are 216 register/latch pins with no clock driven by root clock pin: voice0/op_selector_reg[1]_fret__11/Q (HIGH)

 There are 216 register/latch pins with no clock driven by root clock pin: voice0/op_selector_reg[1]_fret__12/Q (HIGH)

 There are 216 register/latch pins with no clock driven by root clock pin: voice0/op_selector_reg[1]_fret__13/Q (HIGH)

 There are 216 register/latch pins with no clock driven by root clock pin: voice0/op_selector_reg[1]_fret__14/Q (HIGH)

 There are 216 register/latch pins with no clock driven by root clock pin: voice0/op_selector_reg[1]_fret__15/Q (HIGH)

 There are 216 register/latch pins with no clock driven by root clock pin: voice0/op_selector_reg[5]_fret/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1296)
---------------------------------------------------
 There are 1296 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.428    -1379.184                   1825                30042        0.052        0.000                      0                30028        2.141        0.000                       0                 14386  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk              {0.000 41.667}       83.333          12.000          
  clk24          {0.000 20.345}       40.690          24.576          
    clk147       {0.000 3.391}        6.782           147.457         
    mck          {0.000 20.345}       40.690          24.576          
    mmcm_fb_147  {0.000 20.345}       40.690          24.576          
  mmcm_fb        {0.000 41.666}       83.333          12.000          
sck_in           {0.000 16.000}       32.000          31.250          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                               16.667        0.000                       0                     1  
  clk24               35.416        0.000                      0                   65        0.263        0.000                      0                   65       10.345        0.000                       0                    48  
    clk147            -2.428    -1379.184                   1825                29695        0.052        0.000                      0                29695        2.141        0.000                       0                 14224  
    mmcm_fb_147                                                                                                                                                   39.441        0.000                       0                     2  
  mmcm_fb                                                                                                                                                         16.667        0.000                       0                     2  
sck_in                27.783        0.000                      0                  161        0.073        0.000                      0                  161       15.500        0.000                       0                   109  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk147        clk24               1.396        0.000                      0                   16        0.877        0.000                      0                   16  
clk24         clk147              4.106        0.000                      0                   32        0.182        0.000                      0                   32  
sck_in        clk147             30.666        0.000                      0                    7                                                                        
clk147        sck_in              5.554        0.000                      0                    7                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk147             clk147                   1.803        0.000                      0                   27        0.456        0.000                      0                   27  
**async_default**  sck_in             sck_in                  30.044        0.000                      0                   32        0.409        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  MMCME2_24/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  MMCME2_24/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  MMCME2_24/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  MMCME2_24/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  MMCME2_24/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  MMCME2_24/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk24
  To Clock:  clk24

Setup :            0  Failing Endpoints,  Worst Slack       35.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.416ns  (required time - arrival time)
  Source:                 channel1/lrck_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/lrck_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk24 rise@40.690ns - clk24 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.828ns (17.295%)  route 3.960ns (82.705%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 46.502 - 40.690 ) 
    Source Clock Delay      (SCD):    6.159ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.010ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.616     6.159    clk24_BUFG
    SLICE_X1Y21          FDRE                                         r  channel1/lrck_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     6.615 f  channel1/lrck_counter_reg[8]/Q
                         net (fo=2, routed)           0.686     7.301    channel1/lrck_counter[8]
    SLICE_X0Y21          LUT4 (Prop_lut4_I3_O)        0.124     7.425 f  lrck_counter[15]_i_5/O
                         net (fo=1, routed)           0.577     8.002    lrck_counter[15]_i_5_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     8.126 f  lrck_counter[15]_i_3/O
                         net (fo=2, routed)           0.920     9.046    lrck_counter[15]_i_3_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.124     9.170 r  lrck_counter[15]_i_1/O
                         net (fo=32, routed)          1.777    10.947    lrck_counter[15]_i_1_n_0
    SLICE_X1Y20          FDRE                                         r  channel1/lrck_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.500    46.502    clk24_BUFG
    SLICE_X1Y20          FDRE                                         r  channel1/lrck_counter_reg[1]/C
                         clock pessimism              0.325    46.827    
                         clock uncertainty           -0.036    46.791    
    SLICE_X1Y20          FDRE (Setup_fdre_C_R)       -0.429    46.362    channel1/lrck_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         46.362    
                         arrival time                         -10.947    
  -------------------------------------------------------------------
                         slack                                 35.416    

Slack (MET) :             35.416ns  (required time - arrival time)
  Source:                 channel1/lrck_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/lrck_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk24 rise@40.690ns - clk24 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.828ns (17.295%)  route 3.960ns (82.705%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 46.502 - 40.690 ) 
    Source Clock Delay      (SCD):    6.159ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.010ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.616     6.159    clk24_BUFG
    SLICE_X1Y21          FDRE                                         r  channel1/lrck_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     6.615 f  channel1/lrck_counter_reg[8]/Q
                         net (fo=2, routed)           0.686     7.301    channel1/lrck_counter[8]
    SLICE_X0Y21          LUT4 (Prop_lut4_I3_O)        0.124     7.425 f  lrck_counter[15]_i_5/O
                         net (fo=1, routed)           0.577     8.002    lrck_counter[15]_i_5_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     8.126 f  lrck_counter[15]_i_3/O
                         net (fo=2, routed)           0.920     9.046    lrck_counter[15]_i_3_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.124     9.170 r  lrck_counter[15]_i_1/O
                         net (fo=32, routed)          1.777    10.947    lrck_counter[15]_i_1_n_0
    SLICE_X1Y20          FDRE                                         r  channel1/lrck_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.500    46.502    clk24_BUFG
    SLICE_X1Y20          FDRE                                         r  channel1/lrck_counter_reg[2]/C
                         clock pessimism              0.325    46.827    
                         clock uncertainty           -0.036    46.791    
    SLICE_X1Y20          FDRE (Setup_fdre_C_R)       -0.429    46.362    channel1/lrck_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         46.362    
                         arrival time                         -10.947    
  -------------------------------------------------------------------
                         slack                                 35.416    

Slack (MET) :             35.416ns  (required time - arrival time)
  Source:                 channel1/lrck_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/lrck_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk24 rise@40.690ns - clk24 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.828ns (17.295%)  route 3.960ns (82.705%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 46.502 - 40.690 ) 
    Source Clock Delay      (SCD):    6.159ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.010ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.616     6.159    clk24_BUFG
    SLICE_X1Y21          FDRE                                         r  channel1/lrck_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     6.615 f  channel1/lrck_counter_reg[8]/Q
                         net (fo=2, routed)           0.686     7.301    channel1/lrck_counter[8]
    SLICE_X0Y21          LUT4 (Prop_lut4_I3_O)        0.124     7.425 f  lrck_counter[15]_i_5/O
                         net (fo=1, routed)           0.577     8.002    lrck_counter[15]_i_5_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     8.126 f  lrck_counter[15]_i_3/O
                         net (fo=2, routed)           0.920     9.046    lrck_counter[15]_i_3_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.124     9.170 r  lrck_counter[15]_i_1/O
                         net (fo=32, routed)          1.777    10.947    lrck_counter[15]_i_1_n_0
    SLICE_X1Y20          FDRE                                         r  channel1/lrck_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.500    46.502    clk24_BUFG
    SLICE_X1Y20          FDRE                                         r  channel1/lrck_counter_reg[3]/C
                         clock pessimism              0.325    46.827    
                         clock uncertainty           -0.036    46.791    
    SLICE_X1Y20          FDRE (Setup_fdre_C_R)       -0.429    46.362    channel1/lrck_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         46.362    
                         arrival time                         -10.947    
  -------------------------------------------------------------------
                         slack                                 35.416    

Slack (MET) :             35.416ns  (required time - arrival time)
  Source:                 channel1/lrck_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/lrck_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk24 rise@40.690ns - clk24 rise@0.000ns)
  Data Path Delay:        4.788ns  (logic 0.828ns (17.295%)  route 3.960ns (82.705%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 46.502 - 40.690 ) 
    Source Clock Delay      (SCD):    6.159ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.010ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.616     6.159    clk24_BUFG
    SLICE_X1Y21          FDRE                                         r  channel1/lrck_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     6.615 f  channel1/lrck_counter_reg[8]/Q
                         net (fo=2, routed)           0.686     7.301    channel1/lrck_counter[8]
    SLICE_X0Y21          LUT4 (Prop_lut4_I3_O)        0.124     7.425 f  lrck_counter[15]_i_5/O
                         net (fo=1, routed)           0.577     8.002    lrck_counter[15]_i_5_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     8.126 f  lrck_counter[15]_i_3/O
                         net (fo=2, routed)           0.920     9.046    lrck_counter[15]_i_3_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.124     9.170 r  lrck_counter[15]_i_1/O
                         net (fo=32, routed)          1.777    10.947    lrck_counter[15]_i_1_n_0
    SLICE_X1Y20          FDRE                                         r  channel1/lrck_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.500    46.502    clk24_BUFG
    SLICE_X1Y20          FDRE                                         r  channel1/lrck_counter_reg[4]/C
                         clock pessimism              0.325    46.827    
                         clock uncertainty           -0.036    46.791    
    SLICE_X1Y20          FDRE (Setup_fdre_C_R)       -0.429    46.362    channel1/lrck_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         46.362    
                         arrival time                         -10.947    
  -------------------------------------------------------------------
                         slack                                 35.416    

Slack (MET) :             35.700ns  (required time - arrival time)
  Source:                 channel1/lrck_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/lrck_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk24 rise@40.690ns - clk24 rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 0.828ns (18.404%)  route 3.671ns (81.596%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.808ns = ( 46.498 - 40.690 ) 
    Source Clock Delay      (SCD):    6.159ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.010ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.616     6.159    clk24_BUFG
    SLICE_X1Y21          FDRE                                         r  channel1/lrck_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     6.615 f  channel1/lrck_counter_reg[8]/Q
                         net (fo=2, routed)           0.686     7.301    channel1/lrck_counter[8]
    SLICE_X0Y21          LUT4 (Prop_lut4_I3_O)        0.124     7.425 f  lrck_counter[15]_i_5/O
                         net (fo=1, routed)           0.577     8.002    lrck_counter[15]_i_5_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     8.126 f  lrck_counter[15]_i_3/O
                         net (fo=2, routed)           0.920     9.046    lrck_counter[15]_i_3_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.124     9.170 r  lrck_counter[15]_i_1/O
                         net (fo=32, routed)          1.488    10.658    lrck_counter[15]_i_1_n_0
    SLICE_X1Y23          FDRE                                         r  channel1/lrck_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.496    46.498    clk24_BUFG
    SLICE_X1Y23          FDRE                                         r  channel1/lrck_counter_reg[13]/C
                         clock pessimism              0.325    46.823    
                         clock uncertainty           -0.036    46.787    
    SLICE_X1Y23          FDRE (Setup_fdre_C_R)       -0.429    46.358    channel1/lrck_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         46.358    
                         arrival time                         -10.658    
  -------------------------------------------------------------------
                         slack                                 35.700    

Slack (MET) :             35.700ns  (required time - arrival time)
  Source:                 channel1/lrck_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/lrck_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk24 rise@40.690ns - clk24 rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 0.828ns (18.404%)  route 3.671ns (81.596%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.808ns = ( 46.498 - 40.690 ) 
    Source Clock Delay      (SCD):    6.159ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.010ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.616     6.159    clk24_BUFG
    SLICE_X1Y21          FDRE                                         r  channel1/lrck_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     6.615 f  channel1/lrck_counter_reg[8]/Q
                         net (fo=2, routed)           0.686     7.301    channel1/lrck_counter[8]
    SLICE_X0Y21          LUT4 (Prop_lut4_I3_O)        0.124     7.425 f  lrck_counter[15]_i_5/O
                         net (fo=1, routed)           0.577     8.002    lrck_counter[15]_i_5_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     8.126 f  lrck_counter[15]_i_3/O
                         net (fo=2, routed)           0.920     9.046    lrck_counter[15]_i_3_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.124     9.170 r  lrck_counter[15]_i_1/O
                         net (fo=32, routed)          1.488    10.658    lrck_counter[15]_i_1_n_0
    SLICE_X1Y23          FDRE                                         r  channel1/lrck_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.496    46.498    clk24_BUFG
    SLICE_X1Y23          FDRE                                         r  channel1/lrck_counter_reg[14]/C
                         clock pessimism              0.325    46.823    
                         clock uncertainty           -0.036    46.787    
    SLICE_X1Y23          FDRE (Setup_fdre_C_R)       -0.429    46.358    channel1/lrck_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         46.358    
                         arrival time                         -10.658    
  -------------------------------------------------------------------
                         slack                                 35.700    

Slack (MET) :             35.700ns  (required time - arrival time)
  Source:                 channel1/lrck_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/lrck_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk24 rise@40.690ns - clk24 rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 0.828ns (18.404%)  route 3.671ns (81.596%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.808ns = ( 46.498 - 40.690 ) 
    Source Clock Delay      (SCD):    6.159ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.010ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.616     6.159    clk24_BUFG
    SLICE_X1Y21          FDRE                                         r  channel1/lrck_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     6.615 f  channel1/lrck_counter_reg[8]/Q
                         net (fo=2, routed)           0.686     7.301    channel1/lrck_counter[8]
    SLICE_X0Y21          LUT4 (Prop_lut4_I3_O)        0.124     7.425 f  lrck_counter[15]_i_5/O
                         net (fo=1, routed)           0.577     8.002    lrck_counter[15]_i_5_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     8.126 f  lrck_counter[15]_i_3/O
                         net (fo=2, routed)           0.920     9.046    lrck_counter[15]_i_3_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.124     9.170 r  lrck_counter[15]_i_1/O
                         net (fo=32, routed)          1.488    10.658    lrck_counter[15]_i_1_n_0
    SLICE_X1Y23          FDRE                                         r  channel1/lrck_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.496    46.498    clk24_BUFG
    SLICE_X1Y23          FDRE                                         r  channel1/lrck_counter_reg[15]/C
                         clock pessimism              0.325    46.823    
                         clock uncertainty           -0.036    46.787    
    SLICE_X1Y23          FDRE (Setup_fdre_C_R)       -0.429    46.358    channel1/lrck_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         46.358    
                         arrival time                         -10.658    
  -------------------------------------------------------------------
                         slack                                 35.700    

Slack (MET) :             35.717ns  (required time - arrival time)
  Source:                 channel1/lrck_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/lrck_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk24 rise@40.690ns - clk24 rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 0.828ns (18.367%)  route 3.680ns (81.633%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.811ns = ( 46.501 - 40.690 ) 
    Source Clock Delay      (SCD):    6.159ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.010ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.616     6.159    clk24_BUFG
    SLICE_X1Y21          FDRE                                         r  channel1/lrck_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     6.615 f  channel1/lrck_counter_reg[8]/Q
                         net (fo=2, routed)           0.686     7.301    channel1/lrck_counter[8]
    SLICE_X0Y21          LUT4 (Prop_lut4_I3_O)        0.124     7.425 f  lrck_counter[15]_i_5/O
                         net (fo=1, routed)           0.577     8.002    lrck_counter[15]_i_5_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     8.126 f  lrck_counter[15]_i_3/O
                         net (fo=2, routed)           0.920     9.046    lrck_counter[15]_i_3_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.124     9.170 r  lrck_counter[15]_i_1/O
                         net (fo=32, routed)          1.497    10.667    lrck_counter[15]_i_1_n_0
    SLICE_X1Y21          FDRE                                         r  channel1/lrck_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.499    46.501    clk24_BUFG
    SLICE_X1Y21          FDRE                                         r  channel1/lrck_counter_reg[5]/C
                         clock pessimism              0.348    46.849    
                         clock uncertainty           -0.036    46.813    
    SLICE_X1Y21          FDRE (Setup_fdre_C_R)       -0.429    46.384    channel1/lrck_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         46.384    
                         arrival time                         -10.667    
  -------------------------------------------------------------------
                         slack                                 35.717    

Slack (MET) :             35.717ns  (required time - arrival time)
  Source:                 channel1/lrck_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/lrck_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk24 rise@40.690ns - clk24 rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 0.828ns (18.367%)  route 3.680ns (81.633%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.811ns = ( 46.501 - 40.690 ) 
    Source Clock Delay      (SCD):    6.159ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.010ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.616     6.159    clk24_BUFG
    SLICE_X1Y21          FDRE                                         r  channel1/lrck_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     6.615 f  channel1/lrck_counter_reg[8]/Q
                         net (fo=2, routed)           0.686     7.301    channel1/lrck_counter[8]
    SLICE_X0Y21          LUT4 (Prop_lut4_I3_O)        0.124     7.425 f  lrck_counter[15]_i_5/O
                         net (fo=1, routed)           0.577     8.002    lrck_counter[15]_i_5_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     8.126 f  lrck_counter[15]_i_3/O
                         net (fo=2, routed)           0.920     9.046    lrck_counter[15]_i_3_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.124     9.170 r  lrck_counter[15]_i_1/O
                         net (fo=32, routed)          1.497    10.667    lrck_counter[15]_i_1_n_0
    SLICE_X1Y21          FDRE                                         r  channel1/lrck_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.499    46.501    clk24_BUFG
    SLICE_X1Y21          FDRE                                         r  channel1/lrck_counter_reg[6]/C
                         clock pessimism              0.348    46.849    
                         clock uncertainty           -0.036    46.813    
    SLICE_X1Y21          FDRE (Setup_fdre_C_R)       -0.429    46.384    channel1/lrck_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         46.384    
                         arrival time                         -10.667    
  -------------------------------------------------------------------
                         slack                                 35.717    

Slack (MET) :             35.717ns  (required time - arrival time)
  Source:                 channel1/lrck_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/lrck_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk24 rise@40.690ns - clk24 rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 0.828ns (18.367%)  route 3.680ns (81.633%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.811ns = ( 46.501 - 40.690 ) 
    Source Clock Delay      (SCD):    6.159ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.010ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.616     6.159    clk24_BUFG
    SLICE_X1Y21          FDRE                                         r  channel1/lrck_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.456     6.615 f  channel1/lrck_counter_reg[8]/Q
                         net (fo=2, routed)           0.686     7.301    channel1/lrck_counter[8]
    SLICE_X0Y21          LUT4 (Prop_lut4_I3_O)        0.124     7.425 f  lrck_counter[15]_i_5/O
                         net (fo=1, routed)           0.577     8.002    lrck_counter[15]_i_5_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     8.126 f  lrck_counter[15]_i_3/O
                         net (fo=2, routed)           0.920     9.046    lrck_counter[15]_i_3_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I0_O)        0.124     9.170 r  lrck_counter[15]_i_1/O
                         net (fo=32, routed)          1.497    10.667    lrck_counter[15]_i_1_n_0
    SLICE_X1Y21          FDRE                                         r  channel1/lrck_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.499    46.501    clk24_BUFG
    SLICE_X1Y21          FDRE                                         r  channel1/lrck_counter_reg[7]/C
                         clock pessimism              0.348    46.849    
                         clock uncertainty           -0.036    46.813    
    SLICE_X1Y21          FDRE (Setup_fdre_C_R)       -0.429    46.384    channel1/lrck_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         46.384    
                         arrival time                         -10.667    
  -------------------------------------------------------------------
                         slack                                 35.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 channel1/lrck_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/lrck_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          0.581     1.816    clk24_BUFG
    SLICE_X1Y22          FDRE                                         r  channel1/lrck_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.957 r  channel1/lrck_counter_reg[12]/Q
                         net (fo=2, routed)           0.119     2.076    channel1/lrck_counter[12]
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.184 r  lrck_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.184    lrck_counter_reg[12]_i_1_n_4
    SLICE_X1Y22          FDRE                                         r  channel1/lrck_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          0.849     2.361    clk24_BUFG
    SLICE_X1Y22          FDRE                                         r  channel1/lrck_counter_reg[12]/C
                         clock pessimism             -0.545     1.816    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.105     1.921    channel1/lrck_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 channel1/lrck_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/lrck_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          0.581     1.816    clk24_BUFG
    SLICE_X1Y21          FDRE                                         r  channel1/lrck_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     1.957 r  channel1/lrck_counter_reg[8]/Q
                         net (fo=2, routed)           0.119     2.076    channel1/lrck_counter[8]
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.184 r  lrck_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.184    lrck_counter_reg[8]_i_1_n_4
    SLICE_X1Y21          FDRE                                         r  channel1/lrck_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          0.850     2.362    clk24_BUFG
    SLICE_X1Y21          FDRE                                         r  channel1/lrck_counter_reg[8]/C
                         clock pessimism             -0.546     1.816    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.105     1.921    channel1/lrck_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 channel1/lrck_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/lrck_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          0.582     1.817    clk24_BUFG
    SLICE_X1Y20          FDRE                                         r  channel1/lrck_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     1.958 r  channel1/lrck_counter_reg[4]/Q
                         net (fo=2, routed)           0.120     2.078    channel1/lrck_counter[4]
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.186 r  lrck_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.186    lrck_counter_reg[4]_i_1_n_4
    SLICE_X1Y20          FDRE                                         r  channel1/lrck_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          0.851     2.363    clk24_BUFG
    SLICE_X1Y20          FDRE                                         r  channel1/lrck_counter_reg[4]/C
                         clock pessimism             -0.546     1.817    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.105     1.922    channel1/lrck_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 channel1/lrck_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/lrck_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          0.581     1.816    clk24_BUFG
    SLICE_X1Y21          FDRE                                         r  channel1/lrck_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     1.957 r  channel1/lrck_counter_reg[5]/Q
                         net (fo=2, routed)           0.116     2.073    channel1/lrck_counter[5]
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.188 r  lrck_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.188    lrck_counter_reg[8]_i_1_n_7
    SLICE_X1Y21          FDRE                                         r  channel1/lrck_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          0.850     2.362    clk24_BUFG
    SLICE_X1Y21          FDRE                                         r  channel1/lrck_counter_reg[5]/C
                         clock pessimism             -0.546     1.816    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.105     1.921    channel1/lrck_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 channel1/lrck_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/lrck_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          0.581     1.816    clk24_BUFG
    SLICE_X1Y22          FDRE                                         r  channel1/lrck_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.957 r  channel1/lrck_counter_reg[11]/Q
                         net (fo=2, routed)           0.120     2.077    channel1/lrck_counter[11]
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.188 r  lrck_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.188    lrck_counter_reg[12]_i_1_n_5
    SLICE_X1Y22          FDRE                                         r  channel1/lrck_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          0.849     2.361    clk24_BUFG
    SLICE_X1Y22          FDRE                                         r  channel1/lrck_counter_reg[11]/C
                         clock pessimism             -0.545     1.816    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.105     1.921    channel1/lrck_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 channel1/lrck_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/lrck_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          0.579     1.814    clk24_BUFG
    SLICE_X1Y23          FDRE                                         r  channel1/lrck_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.955 r  channel1/lrck_counter_reg[13]/Q
                         net (fo=2, routed)           0.117     2.072    channel1/lrck_counter[13]
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.187 r  lrck_counter_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.187    lrck_counter_reg[15]_i_2_n_7
    SLICE_X1Y23          FDRE                                         r  channel1/lrck_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          0.847     2.359    clk24_BUFG
    SLICE_X1Y23          FDRE                                         r  channel1/lrck_counter_reg[13]/C
                         clock pessimism             -0.545     1.814    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.105     1.919    channel1/lrck_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 channel1/lrck_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/lrck_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          0.581     1.816    clk24_BUFG
    SLICE_X1Y22          FDRE                                         r  channel1/lrck_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.957 r  channel1/lrck_counter_reg[9]/Q
                         net (fo=2, routed)           0.117     2.074    channel1/lrck_counter[9]
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.189 r  lrck_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.189    lrck_counter_reg[12]_i_1_n_7
    SLICE_X1Y22          FDRE                                         r  channel1/lrck_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          0.849     2.361    clk24_BUFG
    SLICE_X1Y22          FDRE                                         r  channel1/lrck_counter_reg[9]/C
                         clock pessimism             -0.545     1.816    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.105     1.921    channel1/lrck_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 channel1/lrck_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/lrck_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.817ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          0.582     1.817    clk24_BUFG
    SLICE_X1Y20          FDRE                                         r  channel1/lrck_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     1.958 r  channel1/lrck_counter_reg[3]/Q
                         net (fo=2, routed)           0.122     2.079    channel1/lrck_counter[3]
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.190 r  lrck_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.190    lrck_counter_reg[4]_i_1_n_5
    SLICE_X1Y20          FDRE                                         r  channel1/lrck_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          0.851     2.363    clk24_BUFG
    SLICE_X1Y20          FDRE                                         r  channel1/lrck_counter_reg[3]/C
                         clock pessimism             -0.546     1.817    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.105     1.922    channel1/lrck_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 channel1/lrck_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/lrck_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.252ns (67.067%)  route 0.124ns (32.933%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.545ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          0.579     1.814    clk24_BUFG
    SLICE_X1Y23          FDRE                                         r  channel1/lrck_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.955 r  channel1/lrck_counter_reg[15]/Q
                         net (fo=3, routed)           0.124     2.079    channel1/lrck_counter[15]
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.190 r  lrck_counter_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.190    lrck_counter_reg[15]_i_2_n_5
    SLICE_X1Y23          FDRE                                         r  channel1/lrck_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          0.847     2.359    clk24_BUFG
    SLICE_X1Y23          FDRE                                         r  channel1/lrck_counter_reg[15]/C
                         clock pessimism             -0.545     1.814    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.105     1.919    channel1/lrck_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 channel1/lrck_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            channel1/lrck_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.252ns (67.067%)  route 0.124ns (32.933%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.816ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.235 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          0.581     1.816    clk24_BUFG
    SLICE_X1Y21          FDRE                                         r  channel1/lrck_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     1.957 r  channel1/lrck_counter_reg[7]/Q
                         net (fo=3, routed)           0.124     2.081    channel1/lrck_counter[7]
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.192 r  lrck_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.192    lrck_counter_reg[8]_i_1_n_5
    SLICE_X1Y21          FDRE                                         r  channel1/lrck_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          0.850     2.362    clk24_BUFG
    SLICE_X1Y21          FDRE                                         r  channel1/lrck_counter_reg[7]/C
                         clock pessimism             -0.546     1.816    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.105     1.921    channel1/lrck_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk24
Waveform(ns):       { 0.000 20.345 }
Period(ns):         40.690
Sources:            { MMCME2_24/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.690      38.535     BUFGCTRL_X0Y9    BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         40.690      38.535     BUFGCTRL_X0Y0    clk24_BUFG_inst/I
Min Period        n/a     ODDR/C              n/a            1.474         40.690      39.216     OLOGIC_X0Y42     channel1/ODDR_mck/C
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         40.690      39.441     MMCME2_ADV_X1Y0  MMCME2_147/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.690      39.441     MMCME2_ADV_X0Y0  MMCME2_24/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X3Y20      channel1/bit_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X3Y20      channel1/bit_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X3Y20      channel1/bit_counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X3Y20      channel1/bit_counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X0Y20      channel1/lrck_counter_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       40.690      59.310     MMCME2_ADV_X1Y0  MMCME2_147/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.690      172.670    MMCME2_ADV_X0Y0  MMCME2_24/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            10.000        20.345      10.345     MMCME2_ADV_X1Y0  MMCME2_147/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            10.000        20.345      10.345     MMCME2_ADV_X1Y0  MMCME2_147/CLKIN1
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.345      19.845     SLICE_X4Y23      channel1/lrck_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X3Y20      channel1/bit_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X3Y20      channel1/bit_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X3Y20      channel1/bit_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X3Y20      channel1/bit_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X3Y20      channel1/bit_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X3Y20      channel1/bit_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X3Y20      channel1/bit_counter_reg[3]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            10.000        20.345      10.345     MMCME2_ADV_X1Y0  MMCME2_147/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            10.000        20.345      10.345     MMCME2_ADV_X1Y0  MMCME2_147/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X3Y20      channel1/bit_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X3Y20      channel1/bit_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X3Y20      channel1/bit_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X3Y20      channel1/bit_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X0Y20      channel1/lrck_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X1Y23      channel1/lrck_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X1Y23      channel1/lrck_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X1Y23      channel1/lrck_counter_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk147
  To Clock:  clk147

Setup :         1825  Failing Endpoints,  Worst Slack       -2.428ns,  Total Violation    -1379.184ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.428ns  (required time - arrival time)
  Source:                 voice0/op_selector_reg[2]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            voice5/op_adsr_count_reg_0_7_26_26/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk147 rise@6.782ns - clk147 rise@0.000ns)
  Data Path Delay:        8.805ns  (logic 2.315ns (26.294%)  route 6.490ns (73.706%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.944ns = ( 15.726 - 6.782 ) 
    Source Clock Delay      (SCD):    9.497ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.543     9.497    clk147_BUFG
    SLICE_X17Y64         FDRE                                         r  voice0/op_selector_reg[2]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y64         FDRE (Prop_fdre_C_Q)         0.456     9.953 r  voice0/op_selector_reg[2]_rep__9/Q
                         net (fo=110, routed)         1.414    11.367    voice5/op_adsr_count_reg_0_7_23_23/A2
    SLICE_X14Y65         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.448    11.815 r  voice5/op_adsr_count_reg_0_7_23_23/SP/O
                         net (fo=5, routed)           1.010    12.825    voice5/op_adsr_count_reg_0_7_23_23_n_0
    SLICE_X27Y68         LUT6 (Prop_lut6_I5_O)        0.124    12.949 r  p_4_out_carry__0_i_6__4/O
                         net (fo=1, routed)           0.898    13.847    p_4_out_carry__0_i_6__4_n_0
    SLICE_X26Y64         LUT3 (Prop_lut3_I1_O)        0.124    13.971 r  p_4_out_carry__0_i_1__4/O
                         net (fo=1, routed)           0.000    13.971    p_4_out_carry__0_i_1__4_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.347 r  voice5/p_4_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.347    voice5/p_4_out_carry__0_n_0
    SLICE_X26Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.576 f  voice5/p_4_out_carry__1/CO[2]
                         net (fo=37, routed)          1.360    15.936    p_0_in2_in__4[0]
    SLICE_X5Y64          LUT4 (Prop_lut4_I3_O)        0.310    16.246 r  op_adsr_count_reg_0_7_0_0_i_4__4/O
                         net (fo=1, routed)           0.295    16.541    op_adsr_count_reg_0_7_0_0_i_4__4_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I5_O)        0.124    16.665 r  op_adsr_count_reg_0_7_0_0_i_3__4/O
                         net (fo=32, routed)          1.040    17.705    op_adsr_count_reg_0_7_0_0_i_3__4_n_0
    SLICE_X13Y61         LUT2 (Prop_lut2_I0_O)        0.124    17.829 r  op_adsr_count_reg_0_7_26_26_i_1__4/O
                         net (fo=1, routed)           0.473    18.302    voice5/op_adsr_count_reg_0_7_26_26/D
    SLICE_X12Y64         RAMS32                                       r  voice5/op_adsr_count_reg_0_7_26_26/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     6.782     6.782 r  
    M9                                                0.000     6.782 r  clk (IN)
                         net (fo=0)                   0.000     6.782    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.176 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.338    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.421 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    11.002    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.093 r  BUFG_inst/O
                         net (fo=1, routed)           1.453    12.547    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.630 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    14.208    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.299 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.427    15.726    voice5/op_adsr_count_reg_0_7_26_26/WCLK
    SLICE_X12Y64         RAMS32                                       r  voice5/op_adsr_count_reg_0_7_26_26/SP/CLK
                         clock pessimism              0.444    16.170    
                         clock uncertainty           -0.037    16.132    
    SLICE_X12Y64         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    15.874    voice5/op_adsr_count_reg_0_7_26_26/SP
  -------------------------------------------------------------------
                         required time                         15.874    
                         arrival time                         -18.302    
  -------------------------------------------------------------------
                         slack                                 -2.428    

Slack (VIOLATED) :        -2.411ns  (required time - arrival time)
  Source:                 voice0/op_selector_reg[0]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            voice0/op_adsr_count_reg_0_7_7_7/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk147 rise@6.782ns - clk147 rise@0.000ns)
  Data Path Delay:        8.682ns  (logic 2.310ns (26.608%)  route 6.372ns (73.392%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.945ns = ( 15.727 - 6.782 ) 
    Source Clock Delay      (SCD):    9.496ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.542     9.496    clk147_BUFG
    SLICE_X15Y65         FDRE                                         r  voice0/op_selector_reg[0]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         FDRE (Prop_fdre_C_Q)         0.456     9.952 r  voice0/op_selector_reg[0]_rep__14/Q
                         net (fo=81, routed)          1.305    11.258    voice0/op_adsr_count_reg_0_7_4_4/A0
    SLICE_X12Y62         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124    11.382 r  voice0/op_adsr_count_reg_0_7_4_4/SP/O
                         net (fo=5, routed)           1.138    12.520    voice0/op_adsr_count_reg_0_7_4_4_n_0
    SLICE_X20Y75         LUT6 (Prop_lut6_I5_O)        0.124    12.644 r  p_4_out_carry_i_13/O
                         net (fo=1, routed)           1.073    13.717    p_4_out_carry_i_13_n_0
    SLICE_X16Y69         LUT3 (Prop_lut3_I2_O)        0.124    13.841 r  p_4_out_carry_i_3/O
                         net (fo=1, routed)           0.000    13.841    p_4_out_carry_i_3_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.391 r  voice0/p_4_out_carry/CO[3]
                         net (fo=1, routed)           0.000    14.391    voice0/p_4_out_carry_n_0
    SLICE_X16Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.505 r  voice0/p_4_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.505    voice0/p_4_out_carry__0_n_0
    SLICE_X16Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.733 f  voice0/p_4_out_carry__1/CO[2]
                         net (fo=37, routed)          0.836    15.569    p_0_in2_in[0]
    SLICE_X15Y77         LUT4 (Prop_lut4_I3_O)        0.313    15.882 r  op_adsr_count_reg_0_7_0_0_i_4/O
                         net (fo=1, routed)           0.298    16.180    op_adsr_count_reg_0_7_0_0_i_4_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I5_O)        0.124    16.304 r  op_adsr_count_reg_0_7_0_0_i_3/O
                         net (fo=32, routed)          1.236    17.540    op_adsr_count_reg_0_7_0_0_i_3_n_0
    SLICE_X13Y64         LUT2 (Prop_lut2_I0_O)        0.153    17.693 r  op_adsr_count_reg_0_7_7_7_i_1/O
                         net (fo=1, routed)           0.485    18.178    voice0/op_adsr_count_reg_0_7_7_7/D
    SLICE_X12Y62         RAMS32                                       r  voice0/op_adsr_count_reg_0_7_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     6.782     6.782 r  
    M9                                                0.000     6.782 r  clk (IN)
                         net (fo=0)                   0.000     6.782    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.176 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.338    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.421 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    11.002    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.093 r  BUFG_inst/O
                         net (fo=1, routed)           1.453    12.547    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.630 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    14.208    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.299 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.428    15.727    voice0/op_adsr_count_reg_0_7_7_7/WCLK
    SLICE_X12Y62         RAMS32                                       r  voice0/op_adsr_count_reg_0_7_7_7/SP/CLK
                         clock pessimism              0.530    16.256    
                         clock uncertainty           -0.037    16.219    
    SLICE_X12Y62         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.452    15.767    voice0/op_adsr_count_reg_0_7_7_7/SP
  -------------------------------------------------------------------
                         required time                         15.767    
                         arrival time                         -18.178    
  -------------------------------------------------------------------
                         slack                                 -2.411    

Slack (VIOLATED) :        -2.408ns  (required time - arrival time)
  Source:                 voice0/op_selector_reg[0]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            voice0/op_adsr_count_reg_0_7_18_18/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk147 rise@6.782ns - clk147 rise@0.000ns)
  Data Path Delay:        8.651ns  (logic 2.306ns (26.656%)  route 6.345ns (73.344%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.932ns = ( 15.714 - 6.782 ) 
    Source Clock Delay      (SCD):    9.496ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.542     9.496    clk147_BUFG
    SLICE_X15Y65         FDRE                                         r  voice0/op_selector_reg[0]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         FDRE (Prop_fdre_C_Q)         0.456     9.952 r  voice0/op_selector_reg[0]_rep__14/Q
                         net (fo=81, routed)          1.305    11.258    voice0/op_adsr_count_reg_0_7_4_4/A0
    SLICE_X12Y62         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124    11.382 r  voice0/op_adsr_count_reg_0_7_4_4/SP/O
                         net (fo=5, routed)           1.138    12.520    voice0/op_adsr_count_reg_0_7_4_4_n_0
    SLICE_X20Y75         LUT6 (Prop_lut6_I5_O)        0.124    12.644 r  p_4_out_carry_i_13/O
                         net (fo=1, routed)           1.073    13.717    p_4_out_carry_i_13_n_0
    SLICE_X16Y69         LUT3 (Prop_lut3_I2_O)        0.124    13.841 r  p_4_out_carry_i_3/O
                         net (fo=1, routed)           0.000    13.841    p_4_out_carry_i_3_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.391 r  voice0/p_4_out_carry/CO[3]
                         net (fo=1, routed)           0.000    14.391    voice0/p_4_out_carry_n_0
    SLICE_X16Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.505 r  voice0/p_4_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.505    voice0/p_4_out_carry__0_n_0
    SLICE_X16Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.733 f  voice0/p_4_out_carry__1/CO[2]
                         net (fo=37, routed)          0.836    15.569    p_0_in2_in[0]
    SLICE_X15Y77         LUT4 (Prop_lut4_I3_O)        0.313    15.882 r  op_adsr_count_reg_0_7_0_0_i_4/O
                         net (fo=1, routed)           0.298    16.180    op_adsr_count_reg_0_7_0_0_i_4_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I5_O)        0.124    16.304 r  op_adsr_count_reg_0_7_0_0_i_3/O
                         net (fo=32, routed)          1.132    17.436    op_adsr_count_reg_0_7_0_0_i_3_n_0
    SLICE_X16Y76         LUT2 (Prop_lut2_I0_O)        0.149    17.585 r  op_adsr_count_reg_0_7_18_18_i_1/O
                         net (fo=1, routed)           0.562    18.147    voice0/op_adsr_count_reg_0_7_18_18/D
    SLICE_X12Y74         RAMS32                                       r  voice0/op_adsr_count_reg_0_7_18_18/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     6.782     6.782 r  
    M9                                                0.000     6.782 r  clk (IN)
                         net (fo=0)                   0.000     6.782    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.176 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.338    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.421 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    11.002    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.093 r  BUFG_inst/O
                         net (fo=1, routed)           1.453    12.547    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.630 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    14.208    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.299 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.415    15.714    voice0/op_adsr_count_reg_0_7_18_18/WCLK
    SLICE_X12Y74         RAMS32                                       r  voice0/op_adsr_count_reg_0_7_18_18/SP/CLK
                         clock pessimism              0.530    16.243    
                         clock uncertainty           -0.037    16.206    
    SLICE_X12Y74         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.466    15.740    voice0/op_adsr_count_reg_0_7_18_18/SP
  -------------------------------------------------------------------
                         required time                         15.740    
                         arrival time                         -18.147    
  -------------------------------------------------------------------
                         slack                                 -2.408    

Slack (VIOLATED) :        -2.399ns  (required time - arrival time)
  Source:                 voice0/op_selector_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            voice4/op_adsr_count_reg_0_7_7_7/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk147 rise@6.782ns - clk147 rise@0.000ns)
  Data Path Delay:        8.863ns  (logic 2.444ns (27.572%)  route 6.419ns (72.428%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.938ns = ( 15.720 - 6.782 ) 
    Source Clock Delay      (SCD):    9.498ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.544     9.498    clk147_BUFG
    SLICE_X13Y63         FDRE                                         r  voice0/op_selector_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.456     9.954 r  voice0/op_selector_reg[1]_replica/Q
                         net (fo=214, routed)         1.404    11.359    voice4/op_adsr_count_reg_0_7_1_1/A1
    SLICE_X14Y68         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.305    11.664 r  voice4/op_adsr_count_reg_0_7_1_1/SP/O
                         net (fo=5, routed)           1.198    12.862    voice4/op_adsr_count_reg_0_7_1_1_n_0
    SLICE_X24Y80         LUT6 (Prop_lut6_I5_O)        0.124    12.986 r  p_2_out_carry_i_16__3/O
                         net (fo=1, routed)           1.063    14.049    p_2_out_carry_i_16__3_n_0
    SLICE_X17Y73         LUT3 (Prop_lut3_I2_O)        0.124    14.173 r  p_2_out_carry_i_4__3/O
                         net (fo=1, routed)           0.000    14.173    p_2_out_carry_i_4__3_n_0
    SLICE_X17Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.705 r  voice4/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000    14.705    voice4/p_2_out_carry_n_0
    SLICE_X17Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.819 r  voice4/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.009    14.828    voice4/p_2_out_carry__0_n_0
    SLICE_X17Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.056 f  voice4/p_2_out_carry__1/CO[2]
                         net (fo=4, routed)           0.585    15.641    voice4/p_2_out_carry__1_n_1
    SLICE_X17Y76         LUT4 (Prop_lut4_I1_O)        0.313    15.954 r  op_adsr_count_reg_0_7_0_0_i_4__3/O
                         net (fo=1, routed)           0.321    16.275    op_adsr_count_reg_0_7_0_0_i_4__3_n_0
    SLICE_X18Y77         LUT6 (Prop_lut6_I5_O)        0.124    16.399 r  op_adsr_count_reg_0_7_0_0_i_3__3/O
                         net (fo=32, routed)          1.299    17.698    op_adsr_count_reg_0_7_0_0_i_3__3_n_0
    SLICE_X13Y63         LUT2 (Prop_lut2_I0_O)        0.124    17.822 r  op_adsr_count_reg_0_7_7_7_i_1__3/O
                         net (fo=1, routed)           0.540    18.362    voice4/op_adsr_count_reg_0_7_7_7/D
    SLICE_X14Y70         RAMS32                                       r  voice4/op_adsr_count_reg_0_7_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     6.782     6.782 r  
    M9                                                0.000     6.782 r  clk (IN)
                         net (fo=0)                   0.000     6.782    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.176 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.338    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.421 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    11.002    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.093 r  BUFG_inst/O
                         net (fo=1, routed)           1.453    12.547    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.630 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    14.208    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.299 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.421    15.720    voice4/op_adsr_count_reg_0_7_7_7/WCLK
    SLICE_X14Y70         RAMS32                                       r  voice4/op_adsr_count_reg_0_7_7_7/SP/CLK
                         clock pessimism              0.530    16.249    
                         clock uncertainty           -0.037    16.212    
    SLICE_X14Y70         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    15.963    voice4/op_adsr_count_reg_0_7_7_7/SP
  -------------------------------------------------------------------
                         required time                         15.963    
                         arrival time                         -18.362    
  -------------------------------------------------------------------
                         slack                                 -2.399    

Slack (VIOLATED) :        -2.389ns  (required time - arrival time)
  Source:                 voice0/op_selector_reg[2]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            voice5/op_adsr_count_reg_0_7_22_22/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk147 rise@6.782ns - clk147 rise@0.000ns)
  Data Path Delay:        8.765ns  (logic 2.315ns (26.413%)  route 6.450ns (73.587%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.943ns = ( 15.725 - 6.782 ) 
    Source Clock Delay      (SCD):    9.497ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.543     9.497    clk147_BUFG
    SLICE_X17Y64         FDRE                                         r  voice0/op_selector_reg[2]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y64         FDRE (Prop_fdre_C_Q)         0.456     9.953 r  voice0/op_selector_reg[2]_rep__9/Q
                         net (fo=110, routed)         1.414    11.367    voice5/op_adsr_count_reg_0_7_23_23/A2
    SLICE_X14Y65         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.448    11.815 r  voice5/op_adsr_count_reg_0_7_23_23/SP/O
                         net (fo=5, routed)           1.010    12.825    voice5/op_adsr_count_reg_0_7_23_23_n_0
    SLICE_X27Y68         LUT6 (Prop_lut6_I5_O)        0.124    12.949 r  p_4_out_carry__0_i_6__4/O
                         net (fo=1, routed)           0.898    13.847    p_4_out_carry__0_i_6__4_n_0
    SLICE_X26Y64         LUT3 (Prop_lut3_I1_O)        0.124    13.971 r  p_4_out_carry__0_i_1__4/O
                         net (fo=1, routed)           0.000    13.971    p_4_out_carry__0_i_1__4_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.347 r  voice5/p_4_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.347    voice5/p_4_out_carry__0_n_0
    SLICE_X26Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.576 f  voice5/p_4_out_carry__1/CO[2]
                         net (fo=37, routed)          1.360    15.936    p_0_in2_in__4[0]
    SLICE_X5Y64          LUT4 (Prop_lut4_I3_O)        0.310    16.246 r  op_adsr_count_reg_0_7_0_0_i_4__4/O
                         net (fo=1, routed)           0.295    16.541    op_adsr_count_reg_0_7_0_0_i_4__4_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I5_O)        0.124    16.665 r  op_adsr_count_reg_0_7_0_0_i_3__4/O
                         net (fo=32, routed)          1.140    17.805    op_adsr_count_reg_0_7_0_0_i_3__4_n_0
    SLICE_X13Y64         LUT2 (Prop_lut2_I0_O)        0.124    17.929 r  op_adsr_count_reg_0_7_22_22_i_1__4/O
                         net (fo=1, routed)           0.334    18.263    voice5/op_adsr_count_reg_0_7_22_22/D
    SLICE_X14Y65         RAMS32                                       r  voice5/op_adsr_count_reg_0_7_22_22/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     6.782     6.782 r  
    M9                                                0.000     6.782 r  clk (IN)
                         net (fo=0)                   0.000     6.782    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.176 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.338    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.421 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    11.002    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.093 r  BUFG_inst/O
                         net (fo=1, routed)           1.453    12.547    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.630 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    14.208    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.299 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.426    15.725    voice5/op_adsr_count_reg_0_7_22_22/WCLK
    SLICE_X14Y65         RAMS32                                       r  voice5/op_adsr_count_reg_0_7_22_22/SP/CLK
                         clock pessimism              0.444    16.169    
                         clock uncertainty           -0.037    16.131    
    SLICE_X14Y65         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.258    15.873    voice5/op_adsr_count_reg_0_7_22_22/SP
  -------------------------------------------------------------------
                         required time                         15.873    
                         arrival time                         -18.263    
  -------------------------------------------------------------------
                         slack                                 -2.389    

Slack (VIOLATED) :        -2.355ns  (required time - arrival time)
  Source:                 voice0/op_selector_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            voice4/op_adsr_count_reg_0_7_16_16/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk147 rise@6.782ns - clk147 rise@0.000ns)
  Data Path Delay:        8.632ns  (logic 2.437ns (28.228%)  route 6.196ns (71.772%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.938ns = ( 15.720 - 6.782 ) 
    Source Clock Delay      (SCD):    9.498ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.544     9.498    clk147_BUFG
    SLICE_X13Y63         FDRE                                         r  voice0/op_selector_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.456     9.954 r  voice0/op_selector_reg[1]_replica/Q
                         net (fo=214, routed)         1.404    11.359    voice4/op_adsr_count_reg_0_7_1_1/A1
    SLICE_X14Y68         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.305    11.664 r  voice4/op_adsr_count_reg_0_7_1_1/SP/O
                         net (fo=5, routed)           1.198    12.862    voice4/op_adsr_count_reg_0_7_1_1_n_0
    SLICE_X24Y80         LUT6 (Prop_lut6_I5_O)        0.124    12.986 r  p_2_out_carry_i_16__3/O
                         net (fo=1, routed)           1.063    14.049    p_2_out_carry_i_16__3_n_0
    SLICE_X17Y73         LUT3 (Prop_lut3_I2_O)        0.124    14.173 r  p_2_out_carry_i_4__3/O
                         net (fo=1, routed)           0.000    14.173    p_2_out_carry_i_4__3_n_0
    SLICE_X17Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.705 r  voice4/p_2_out_carry/CO[3]
                         net (fo=1, routed)           0.000    14.705    voice4/p_2_out_carry_n_0
    SLICE_X17Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.819 r  voice4/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.009    14.828    voice4/p_2_out_carry__0_n_0
    SLICE_X17Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.056 f  voice4/p_2_out_carry__1/CO[2]
                         net (fo=4, routed)           0.585    15.641    voice4/p_2_out_carry__1_n_1
    SLICE_X17Y76         LUT4 (Prop_lut4_I1_O)        0.313    15.954 r  op_adsr_count_reg_0_7_0_0_i_4__3/O
                         net (fo=1, routed)           0.321    16.275    op_adsr_count_reg_0_7_0_0_i_4__3_n_0
    SLICE_X18Y77         LUT6 (Prop_lut6_I5_O)        0.124    16.399 r  op_adsr_count_reg_0_7_0_0_i_3__3/O
                         net (fo=32, routed)          0.724    17.123    op_adsr_count_reg_0_7_0_0_i_3__3_n_0
    SLICE_X20Y75         LUT2 (Prop_lut2_I0_O)        0.117    17.240 r  op_adsr_count_reg_0_7_16_16_i_1__3/O
                         net (fo=1, routed)           0.891    18.131    voice4/op_adsr_count_reg_0_7_16_16/D
    SLICE_X14Y69         RAMS32                                       r  voice4/op_adsr_count_reg_0_7_16_16/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     6.782     6.782 r  
    M9                                                0.000     6.782 r  clk (IN)
                         net (fo=0)                   0.000     6.782    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.176 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.338    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.421 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    11.002    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.093 r  BUFG_inst/O
                         net (fo=1, routed)           1.453    12.547    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.630 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    14.208    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.299 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.421    15.720    voice4/op_adsr_count_reg_0_7_16_16/WCLK
    SLICE_X14Y69         RAMS32                                       r  voice4/op_adsr_count_reg_0_7_16_16/SP/CLK
                         clock pessimism              0.530    16.249    
                         clock uncertainty           -0.037    16.212    
    SLICE_X14Y69         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.436    15.776    voice4/op_adsr_count_reg_0_7_16_16/SP
  -------------------------------------------------------------------
                         required time                         15.776    
                         arrival time                         -18.131    
  -------------------------------------------------------------------
                         slack                                 -2.355    

Slack (VIOLATED) :        -2.343ns  (required time - arrival time)
  Source:                 voice0/op_selector_reg[2]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            voice5/op_adsr_count_reg_0_7_24_24/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk147 rise@6.782ns - clk147 rise@0.000ns)
  Data Path Delay:        8.728ns  (logic 2.315ns (26.525%)  route 6.413ns (73.475%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.943ns = ( 15.725 - 6.782 ) 
    Source Clock Delay      (SCD):    9.497ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.543     9.497    clk147_BUFG
    SLICE_X17Y64         FDRE                                         r  voice0/op_selector_reg[2]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y64         FDRE (Prop_fdre_C_Q)         0.456     9.953 r  voice0/op_selector_reg[2]_rep__9/Q
                         net (fo=110, routed)         1.414    11.367    voice5/op_adsr_count_reg_0_7_23_23/A2
    SLICE_X14Y65         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.448    11.815 r  voice5/op_adsr_count_reg_0_7_23_23/SP/O
                         net (fo=5, routed)           1.010    12.825    voice5/op_adsr_count_reg_0_7_23_23_n_0
    SLICE_X27Y68         LUT6 (Prop_lut6_I5_O)        0.124    12.949 r  p_4_out_carry__0_i_6__4/O
                         net (fo=1, routed)           0.898    13.847    p_4_out_carry__0_i_6__4_n_0
    SLICE_X26Y64         LUT3 (Prop_lut3_I1_O)        0.124    13.971 r  p_4_out_carry__0_i_1__4/O
                         net (fo=1, routed)           0.000    13.971    p_4_out_carry__0_i_1__4_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.347 r  voice5/p_4_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.347    voice5/p_4_out_carry__0_n_0
    SLICE_X26Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.576 f  voice5/p_4_out_carry__1/CO[2]
                         net (fo=37, routed)          1.360    15.936    p_0_in2_in__4[0]
    SLICE_X5Y64          LUT4 (Prop_lut4_I3_O)        0.310    16.246 r  op_adsr_count_reg_0_7_0_0_i_4__4/O
                         net (fo=1, routed)           0.295    16.541    op_adsr_count_reg_0_7_0_0_i_4__4_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I5_O)        0.124    16.665 r  op_adsr_count_reg_0_7_0_0_i_3__4/O
                         net (fo=32, routed)          0.965    17.630    op_adsr_count_reg_0_7_0_0_i_3__4_n_0
    SLICE_X15Y64         LUT2 (Prop_lut2_I0_O)        0.124    17.754 r  op_adsr_count_reg_0_7_24_24_i_1__4/O
                         net (fo=1, routed)           0.472    18.226    voice5/op_adsr_count_reg_0_7_24_24/D
    SLICE_X14Y65         RAMS32                                       r  voice5/op_adsr_count_reg_0_7_24_24/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     6.782     6.782 r  
    M9                                                0.000     6.782 r  clk (IN)
                         net (fo=0)                   0.000     6.782    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.176 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.338    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.421 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    11.002    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.093 r  BUFG_inst/O
                         net (fo=1, routed)           1.453    12.547    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.630 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    14.208    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.299 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.426    15.725    voice5/op_adsr_count_reg_0_7_24_24/WCLK
    SLICE_X14Y65         RAMS32                                       r  voice5/op_adsr_count_reg_0_7_24_24/SP/CLK
                         clock pessimism              0.444    16.169    
                         clock uncertainty           -0.037    16.131    
    SLICE_X14Y65         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    15.882    voice5/op_adsr_count_reg_0_7_24_24/SP
  -------------------------------------------------------------------
                         required time                         15.882    
                         arrival time                         -18.226    
  -------------------------------------------------------------------
                         slack                                 -2.343    

Slack (VIOLATED) :        -2.343ns  (required time - arrival time)
  Source:                 voice0/op_selector_reg[0]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            voice0/op_adsr_count_reg_0_7_9_9/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk147 rise@6.782ns - clk147 rise@0.000ns)
  Data Path Delay:        8.808ns  (logic 2.281ns (25.897%)  route 6.527ns (74.103%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.937ns = ( 15.719 - 6.782 ) 
    Source Clock Delay      (SCD):    9.496ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.542     9.496    clk147_BUFG
    SLICE_X15Y65         FDRE                                         r  voice0/op_selector_reg[0]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         FDRE (Prop_fdre_C_Q)         0.456     9.952 r  voice0/op_selector_reg[0]_rep__14/Q
                         net (fo=81, routed)          1.305    11.258    voice0/op_adsr_count_reg_0_7_4_4/A0
    SLICE_X12Y62         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124    11.382 r  voice0/op_adsr_count_reg_0_7_4_4/SP/O
                         net (fo=5, routed)           1.138    12.520    voice0/op_adsr_count_reg_0_7_4_4_n_0
    SLICE_X20Y75         LUT6 (Prop_lut6_I5_O)        0.124    12.644 r  p_4_out_carry_i_13/O
                         net (fo=1, routed)           1.073    13.717    p_4_out_carry_i_13_n_0
    SLICE_X16Y69         LUT3 (Prop_lut3_I2_O)        0.124    13.841 r  p_4_out_carry_i_3/O
                         net (fo=1, routed)           0.000    13.841    p_4_out_carry_i_3_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.391 r  voice0/p_4_out_carry/CO[3]
                         net (fo=1, routed)           0.000    14.391    voice0/p_4_out_carry_n_0
    SLICE_X16Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.505 r  voice0/p_4_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.505    voice0/p_4_out_carry__0_n_0
    SLICE_X16Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.733 f  voice0/p_4_out_carry__1/CO[2]
                         net (fo=37, routed)          0.836    15.569    p_0_in2_in[0]
    SLICE_X15Y77         LUT4 (Prop_lut4_I3_O)        0.313    15.882 r  op_adsr_count_reg_0_7_0_0_i_4/O
                         net (fo=1, routed)           0.298    16.180    op_adsr_count_reg_0_7_0_0_i_4_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I5_O)        0.124    16.304 r  op_adsr_count_reg_0_7_0_0_i_3/O
                         net (fo=32, routed)          1.132    17.436    op_adsr_count_reg_0_7_0_0_i_3_n_0
    SLICE_X16Y76         LUT2 (Prop_lut2_I0_O)        0.124    17.560 r  op_adsr_count_reg_0_7_9_9_i_1/O
                         net (fo=1, routed)           0.744    18.304    voice0/op_adsr_count_reg_0_7_9_9/D
    SLICE_X14Y71         RAMS32                                       r  voice0/op_adsr_count_reg_0_7_9_9/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     6.782     6.782 r  
    M9                                                0.000     6.782 r  clk (IN)
                         net (fo=0)                   0.000     6.782    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.176 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.338    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.421 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    11.002    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.093 r  BUFG_inst/O
                         net (fo=1, routed)           1.453    12.547    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.630 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    14.208    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.299 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.420    15.719    voice0/op_adsr_count_reg_0_7_9_9/WCLK
    SLICE_X14Y71         RAMS32                                       r  voice0/op_adsr_count_reg_0_7_9_9/SP/CLK
                         clock pessimism              0.530    16.248    
                         clock uncertainty           -0.037    16.211    
    SLICE_X14Y71         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.249    15.962    voice0/op_adsr_count_reg_0_7_9_9/SP
  -------------------------------------------------------------------
                         required time                         15.962    
                         arrival time                         -18.304    
  -------------------------------------------------------------------
                         slack                                 -2.343    

Slack (VIOLATED) :        -2.336ns  (required time - arrival time)
  Source:                 voice0/op_selector_reg[0]_rep__14/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            voice0/op_adsr_count_reg_0_7_4_4/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk147 rise@6.782ns - clk147 rise@0.000ns)
  Data Path Delay:        8.643ns  (logic 2.310ns (26.726%)  route 6.333ns (73.274%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.945ns = ( 15.727 - 6.782 ) 
    Source Clock Delay      (SCD):    9.496ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.542     9.496    clk147_BUFG
    SLICE_X15Y65         FDRE                                         r  voice0/op_selector_reg[0]_rep__14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y65         FDRE (Prop_fdre_C_Q)         0.456     9.952 r  voice0/op_selector_reg[0]_rep__14/Q
                         net (fo=81, routed)          1.305    11.258    voice0/op_adsr_count_reg_0_7_4_4/A0
    SLICE_X12Y62         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.124    11.382 r  voice0/op_adsr_count_reg_0_7_4_4/SP/O
                         net (fo=5, routed)           1.138    12.520    voice0/op_adsr_count_reg_0_7_4_4_n_0
    SLICE_X20Y75         LUT6 (Prop_lut6_I5_O)        0.124    12.644 r  p_4_out_carry_i_13/O
                         net (fo=1, routed)           1.073    13.717    p_4_out_carry_i_13_n_0
    SLICE_X16Y69         LUT3 (Prop_lut3_I2_O)        0.124    13.841 r  p_4_out_carry_i_3/O
                         net (fo=1, routed)           0.000    13.841    p_4_out_carry_i_3_n_0
    SLICE_X16Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.391 r  voice0/p_4_out_carry/CO[3]
                         net (fo=1, routed)           0.000    14.391    voice0/p_4_out_carry_n_0
    SLICE_X16Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.505 r  voice0/p_4_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.505    voice0/p_4_out_carry__0_n_0
    SLICE_X16Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.733 f  voice0/p_4_out_carry__1/CO[2]
                         net (fo=37, routed)          0.836    15.569    p_0_in2_in[0]
    SLICE_X15Y77         LUT4 (Prop_lut4_I3_O)        0.313    15.882 r  op_adsr_count_reg_0_7_0_0_i_4/O
                         net (fo=1, routed)           0.298    16.180    op_adsr_count_reg_0_7_0_0_i_4_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I5_O)        0.124    16.304 r  op_adsr_count_reg_0_7_0_0_i_3/O
                         net (fo=32, routed)          1.214    17.518    op_adsr_count_reg_0_7_0_0_i_3_n_0
    SLICE_X14Y64         LUT2 (Prop_lut2_I0_O)        0.153    17.671 r  op_adsr_count_reg_0_7_4_4_i_1/O
                         net (fo=1, routed)           0.468    18.140    voice0/op_adsr_count_reg_0_7_4_4/D
    SLICE_X12Y62         RAMS32                                       r  voice0/op_adsr_count_reg_0_7_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     6.782     6.782 r  
    M9                                                0.000     6.782 r  clk (IN)
                         net (fo=0)                   0.000     6.782    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.176 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.338    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.421 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    11.002    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.093 r  BUFG_inst/O
                         net (fo=1, routed)           1.453    12.547    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.630 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    14.208    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.299 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.428    15.727    voice0/op_adsr_count_reg_0_7_4_4/WCLK
    SLICE_X12Y62         RAMS32                                       r  voice0/op_adsr_count_reg_0_7_4_4/SP/CLK
                         clock pessimism              0.530    16.256    
                         clock uncertainty           -0.037    16.219    
    SLICE_X12Y62         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.415    15.804    voice0/op_adsr_count_reg_0_7_4_4/SP
  -------------------------------------------------------------------
                         required time                         15.804    
                         arrival time                         -18.140    
  -------------------------------------------------------------------
                         slack                                 -2.336    

Slack (VIOLATED) :        -2.335ns  (required time - arrival time)
  Source:                 voice0/op_selector_reg[2]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            voice5/op_adsr_count_reg_0_7_0_0/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk147 rise@6.782ns - clk147 rise@0.000ns)
  Data Path Delay:        8.766ns  (logic 2.315ns (26.409%)  route 6.451ns (73.591%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.949ns = ( 15.731 - 6.782 ) 
    Source Clock Delay      (SCD):    9.497ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.543     9.497    clk147_BUFG
    SLICE_X17Y64         FDRE                                         r  voice0/op_selector_reg[2]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y64         FDRE (Prop_fdre_C_Q)         0.456     9.953 r  voice0/op_selector_reg[2]_rep__9/Q
                         net (fo=110, routed)         1.414    11.367    voice5/op_adsr_count_reg_0_7_23_23/A2
    SLICE_X14Y65         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.448    11.815 r  voice5/op_adsr_count_reg_0_7_23_23/SP/O
                         net (fo=5, routed)           1.010    12.825    voice5/op_adsr_count_reg_0_7_23_23_n_0
    SLICE_X27Y68         LUT6 (Prop_lut6_I5_O)        0.124    12.949 r  p_4_out_carry__0_i_6__4/O
                         net (fo=1, routed)           0.898    13.847    p_4_out_carry__0_i_6__4_n_0
    SLICE_X26Y64         LUT3 (Prop_lut3_I1_O)        0.124    13.971 r  p_4_out_carry__0_i_1__4/O
                         net (fo=1, routed)           0.000    13.971    p_4_out_carry__0_i_1__4_n_0
    SLICE_X26Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.347 r  voice5/p_4_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.347    voice5/p_4_out_carry__0_n_0
    SLICE_X26Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.576 f  voice5/p_4_out_carry__1/CO[2]
                         net (fo=37, routed)          1.360    15.936    p_0_in2_in__4[0]
    SLICE_X5Y64          LUT4 (Prop_lut4_I3_O)        0.310    16.246 r  op_adsr_count_reg_0_7_0_0_i_4__4/O
                         net (fo=1, routed)           0.295    16.541    op_adsr_count_reg_0_7_0_0_i_4__4_n_0
    SLICE_X5Y63          LUT6 (Prop_lut6_I5_O)        0.124    16.665 r  op_adsr_count_reg_0_7_0_0_i_3__4/O
                         net (fo=32, routed)          0.981    17.646    op_adsr_count_reg_0_7_0_0_i_3__4_n_0
    SLICE_X9Y56          LUT2 (Prop_lut2_I0_O)        0.124    17.770 r  op_adsr_count_reg_0_7_0_0_i_1__4/O
                         net (fo=1, routed)           0.494    18.264    voice5/op_adsr_count_reg_0_7_0_0/D
    SLICE_X14Y56         RAMS32                                       r  voice5/op_adsr_count_reg_0_7_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     6.782     6.782 r  
    M9                                                0.000     6.782 r  clk (IN)
                         net (fo=0)                   0.000     6.782    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.176 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.338    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.421 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    11.002    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.093 r  BUFG_inst/O
                         net (fo=1, routed)           1.453    12.547    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.630 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    14.208    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.299 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.432    15.731    voice5/op_adsr_count_reg_0_7_0_0/WCLK
    SLICE_X14Y56         RAMS32                                       r  voice5/op_adsr_count_reg_0_7_0_0/SP/CLK
                         clock pessimism              0.444    16.175    
                         clock uncertainty           -0.037    16.137    
    SLICE_X14Y56         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.208    15.929    voice5/op_adsr_count_reg_0_7_0_0/SP
  -------------------------------------------------------------------
                         required time                         15.929    
                         arrival time                         -18.264    
  -------------------------------------------------------------------
                         slack                                 -2.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 cmd_fsm/sel_int\\.su_lvl_reg[5][23]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            voice2/su_lvl_reg[5][23]/D
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk147 rise@0.000ns - clk147 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.608%)  route 0.244ns (63.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.763ns
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.561     2.903    clk147_BUFG
    SLICE_X13Y95         FDRE                                         r  cmd_fsm/sel_int\\.su_lvl_reg[5][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDRE (Prop_fdre_C_Q)         0.141     3.044 r  cmd_fsm/sel_int\\.su_lvl_reg[5][23]/Q
                         net (fo=6, routed)           0.244     3.289    vc_conf\\.su_lvl[5][23]
    SLICE_X17Y94         FDRE                                         r  voice2/su_lvl_reg[5][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.826     3.763    clk147_BUFG
    SLICE_X17Y94         FDRE                                         r  voice2/su_lvl_reg[5][23]/C
                         clock pessimism             -0.599     3.164    
    SLICE_X17Y94         FDRE (Hold_fdre_C_D)         0.072     3.236    voice2/su_lvl_reg[5][23]
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           3.289    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 cmd_fsm/sel_int\\.su_lvl_reg[4][21]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            voice3/su_lvl_reg[4][21]/D
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk147 rise@0.000ns - clk147 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.797%)  route 0.219ns (57.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.766ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.558     2.900    clk147_BUFG
    SLICE_X18Y95         FDRE                                         r  cmd_fsm/sel_int\\.su_lvl_reg[4][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y95         FDRE (Prop_fdre_C_Q)         0.164     3.064 r  cmd_fsm/sel_int\\.su_lvl_reg[4][21]/Q
                         net (fo=6, routed)           0.219     3.284    vc_conf\\.su_lvl[4][21]
    SLICE_X14Y94         FDRE                                         r  voice3/su_lvl_reg[4][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.829     3.766    clk147_BUFG
    SLICE_X14Y94         FDRE                                         r  voice3/su_lvl_reg[4][21]/C
                         clock pessimism             -0.599     3.167    
    SLICE_X14Y94         FDRE (Hold_fdre_C_D)         0.060     3.227    voice3/su_lvl_reg[4][21]
  -------------------------------------------------------------------
                         required time                         -3.227    
                         arrival time                           3.284    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 cmd_fsm/sel_int\\.at_time_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            voice2/at_time_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk147 rise@0.000ns - clk147 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.843%)  route 0.252ns (64.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.797ns
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.590     2.932    clk147_BUFG
    SLICE_X1Y52          FDRE                                         r  cmd_fsm/sel_int\\.at_time_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     3.073 r  cmd_fsm/sel_int\\.at_time_reg[0][0]/Q
                         net (fo=6, routed)           0.252     3.326    vc_conf\\.at_time[0][0]
    SLICE_X4Y49          FDRE                                         r  voice2/at_time_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.861     3.797    clk147_BUFG
    SLICE_X4Y49          FDRE                                         r  voice2/at_time_reg[0][0]/C
                         clock pessimism             -0.594     3.203    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.066     3.269    voice2/at_time_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                           3.326    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cmd_fsm/sel_int\\.at_time_reg[1][26]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            voice3/at_time_reg[1][26]/D
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk147 rise@0.000ns - clk147 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.127%)  route 0.229ns (61.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.762ns
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.560     2.902    clk147_BUFG
    SLICE_X13Y91         FDRE                                         r  cmd_fsm/sel_int\\.at_time_reg[1][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y91         FDRE (Prop_fdre_C_Q)         0.141     3.043 r  cmd_fsm/sel_int\\.at_time_reg[1][26]/Q
                         net (fo=6, routed)           0.229     3.272    vc_conf\\.at_time[1][26]
    SLICE_X17Y92         FDRE                                         r  voice3/at_time_reg[1][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.826     3.762    clk147_BUFG
    SLICE_X17Y92         FDRE                                         r  voice3/at_time_reg[1][26]/C
                         clock pessimism             -0.599     3.163    
    SLICE_X17Y92         FDRE (Hold_fdre_C_D)         0.047     3.210    voice3/at_time_reg[1][26]
  -------------------------------------------------------------------
                         required time                         -3.210    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 cmd_fsm/sel_int\\.su_lvl_reg[4][31]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            voice1/su_lvl_reg[4][31]/D
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk147 rise@0.000ns - clk147 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.800%)  route 0.238ns (59.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.763ns
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.561     2.903    clk147_BUFG
    SLICE_X12Y96         FDRE                                         r  cmd_fsm/sel_int\\.su_lvl_reg[4][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y96         FDRE (Prop_fdre_C_Q)         0.164     3.067 r  cmd_fsm/sel_int\\.su_lvl_reg[4][31]/Q
                         net (fo=6, routed)           0.238     3.305    vc_conf\\.su_lvl[4][31]
    SLICE_X16Y95         FDRE                                         r  voice1/su_lvl_reg[4][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.826     3.763    clk147_BUFG
    SLICE_X16Y95         FDRE                                         r  voice1/su_lvl_reg[4][31]/C
                         clock pessimism             -0.599     3.164    
    SLICE_X16Y95         FDRE (Hold_fdre_C_D)         0.072     3.236    voice1/su_lvl_reg[4][31]
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           3.305    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 cmd_fsm/sel_int\\.de_time_reg[1][28]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            voice3/de_time_reg[1][28]/D
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk147 rise@0.000ns - clk147 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.278%)  route 0.270ns (65.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.765ns
    Source Clock Delay      (SCD):    2.899ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.557     2.899    clk147_BUFG
    SLICE_X17Y91         FDRE                                         r  cmd_fsm/sel_int\\.de_time_reg[1][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y91         FDRE (Prop_fdre_C_Q)         0.141     3.040 r  cmd_fsm/sel_int\\.de_time_reg[1][28]/Q
                         net (fo=6, routed)           0.270     3.311    vc_conf\\.de_time[1][28]
    SLICE_X15Y90         FDRE                                         r  voice3/de_time_reg[1][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.828     3.765    clk147_BUFG
    SLICE_X15Y90         FDRE                                         r  voice3/de_time_reg[1][28]/C
                         clock pessimism             -0.599     3.166    
    SLICE_X15Y90         FDRE (Hold_fdre_C_D)         0.071     3.237    voice3/de_time_reg[1][28]
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.311    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 cmd_fsm/sel_int\\.at_inc_reg[2][30]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            voice5/at_inc_reg[2][30]/D
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk147 rise@0.000ns - clk147 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.359%)  route 0.253ns (60.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    2.908ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.566     2.908    clk147_BUFG
    SLICE_X32Y49         FDRE                                         r  cmd_fsm/sel_int\\.at_inc_reg[2][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.164     3.072 r  cmd_fsm/sel_int\\.at_inc_reg[2][30]/Q
                         net (fo=6, routed)           0.253     3.325    vc_conf\\.at_inc[2][30]
    SLICE_X32Y54         FDRE                                         r  voice5/at_inc_reg[2][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.831     3.767    clk147_BUFG
    SLICE_X32Y54         FDRE                                         r  voice5/at_inc_reg[2][30]/C
                         clock pessimism             -0.594     3.173    
    SLICE_X32Y54         FDRE (Hold_fdre_C_D)         0.076     3.249    voice5/at_inc_reg[2][30]
  -------------------------------------------------------------------
                         required time                         -3.249    
                         arrival time                           3.325    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 cmd_fsm/sel_int\\.re_time_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            voice2/re_time_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk147 rise@0.000ns - clk147 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.326%)  route 0.282ns (66.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.558     2.900    clk147_BUFG
    SLICE_X17Y54         FDRE                                         r  cmd_fsm/sel_int\\.re_time_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y54         FDRE (Prop_fdre_C_Q)         0.141     3.041 r  cmd_fsm/sel_int\\.re_time_reg[4][1]/Q
                         net (fo=6, routed)           0.282     3.323    vc_conf\\.re_time[4][1]
    SLICE_X13Y52         FDRE                                         r  voice2/re_time_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.830     3.767    clk147_BUFG
    SLICE_X13Y52         FDRE                                         r  voice2/re_time_reg[4][1]/C
                         clock pessimism             -0.599     3.168    
    SLICE_X13Y52         FDRE (Hold_fdre_C_D)         0.076     3.244    voice2/re_time_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -3.244    
                         arrival time                           3.323    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 cmd_fsm/sel_int\\.de_time_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            voice3/de_time_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk147 rise@0.000ns - clk147 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.867%)  route 0.247ns (60.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.758ns
    Source Clock Delay      (SCD):    2.899ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.557     2.899    clk147_BUFG
    SLICE_X10Y85         FDRE                                         r  cmd_fsm/sel_int\\.de_time_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.164     3.063 r  cmd_fsm/sel_int\\.de_time_reg[0][16]/Q
                         net (fo=6, routed)           0.247     3.311    vc_conf\\.de_time[0][16]
    SLICE_X16Y85         FDRE                                         r  voice3/de_time_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.822     3.758    clk147_BUFG
    SLICE_X16Y85         FDRE                                         r  voice3/de_time_reg[0][16]/C
                         clock pessimism             -0.599     3.159    
    SLICE_X16Y85         FDRE (Hold_fdre_C_D)         0.071     3.230    voice3/de_time_reg[0][16]
  -------------------------------------------------------------------
                         required time                         -3.230    
                         arrival time                           3.311    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 cmd_fsm/sel_int\\.re_inc_reg[5][29]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            voice0/re_inc_reg[5][29]/D
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk147 rise@0.000ns - clk147 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.148ns (39.646%)  route 0.225ns (60.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.795ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.591     2.933    clk147_BUFG
    SLICE_X6Y48          FDRE                                         r  cmd_fsm/sel_int\\.re_inc_reg[5][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.148     3.081 r  cmd_fsm/sel_int\\.re_inc_reg[5][29]/Q
                         net (fo=6, routed)           0.225     3.307    vc_conf\\.re_inc[5][29]
    SLICE_X7Y50          FDRE                                         r  voice0/re_inc_reg[5][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.859     3.795    clk147_BUFG
    SLICE_X7Y50          FDRE                                         r  voice0/re_inc_reg[5][29]/C
                         clock pessimism             -0.594     3.201    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.024     3.225    voice0/re_inc_reg[5][29]
  -------------------------------------------------------------------
                         required time                         -3.225    
                         arrival time                           3.307    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk147
Waveform(ns):       { 0.000 3.391 }
Period(ns):         6.782
Sources:            { MMCME2_147/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.782       4.206      RAMB18_X0Y0      cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.782       4.626      BUFGCTRL_X0Y1    clk147_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.782       5.533      MMCME2_ADV_X1Y0  MMCME2_147/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.782       5.782      SLICE_X13Y77     voice2/su_time_reg[5][27]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.782       5.782      SLICE_X10Y81     voice2/su_time_reg[5][28]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.782       5.782      SLICE_X5Y82      voice2/su_time_reg[5][29]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.782       5.782      SLICE_X2Y62      voice2/su_time_reg[5][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.782       5.782      SLICE_X9Y94      voice2/su_time_reg[5][30]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.782       5.782      SLICE_X9Y89      voice2/su_time_reg[5][31]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.782       5.782      SLICE_X11Y61     voice2/su_time_reg[5][3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.782       206.578    MMCME2_ADV_X1Y0  MMCME2_147/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.391       2.141      SLICE_X12Y51     voice3/op_adsr_amp_reg_0_7_13_13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.391       2.141      SLICE_X12Y51     voice3/op_adsr_amp_reg_0_7_14_14/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.391       2.141      SLICE_X12Y51     voice3/op_adsr_amp_reg_0_7_15_15/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.391       2.141      SLICE_X12Y51     voice3/op_adsr_amp_reg_0_7_16_16/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.391       2.141      SLICE_X12Y52     voice3/op_adsr_amp_reg_0_7_17_17/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.391       2.141      SLICE_X12Y52     voice3/op_adsr_amp_reg_0_7_18_18/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.391       2.141      SLICE_X12Y52     voice3/op_adsr_amp_reg_0_7_19_19/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.391       2.141      SLICE_X12Y52     voice3/op_adsr_amp_reg_0_7_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.391       2.141      SLICE_X14Y52     voice3/op_adsr_amp_reg_0_7_24_24/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.391       2.141      SLICE_X14Y52     voice3/op_adsr_amp_reg_0_7_25_25/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.391       2.141      SLICE_X6Y33      voice3/op_pcount_reg_0_7_20_20/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.391       2.141      SLICE_X6Y33      voice3/op_pcount_reg_0_7_21_21/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.391       2.141      SLICE_X6Y33      voice3/op_pcount_reg_0_7_22_22/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.391       2.141      SLICE_X6Y33      voice3/op_pcount_reg_0_7_23_23/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.391       2.141      SLICE_X12Y49     voice3/op_adsr_amp_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.391       2.141      SLICE_X12Y49     voice3/op_adsr_amp_reg_0_7_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.391       2.141      SLICE_X12Y49     voice3/op_adsr_amp_reg_0_7_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.391       2.141      SLICE_X12Y49     voice3/op_adsr_amp_reg_0_7_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.391       2.141      SLICE_X12Y51     voice3/op_adsr_amp_reg_0_7_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.391       2.141      SLICE_X12Y51     voice3/op_adsr_amp_reg_0_7_14_14/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb_147
  To Clock:  mmcm_fb_147

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.441ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb_147
Waveform(ns):       { 0.000 20.345 }
Period(ns):         40.690
Sources:            { MMCME2_147/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.690      39.441     MMCME2_ADV_X1Y0  MMCME2_147/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.690      39.441     MMCME2_ADV_X1Y0  MMCME2_147/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.690      59.310     MMCME2_ADV_X1Y0  MMCME2_147/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.690      172.670    MMCME2_ADV_X1Y0  MMCME2_147/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MMCME2_24/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  MMCME2_24/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  MMCME2_24/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  MMCME2_24/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  MMCME2_24/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sck_in
  To Clock:  sck_in

Setup :            0  Failing Endpoints,  Worst Slack       27.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.783ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 0.964ns (23.578%)  route 3.125ns (76.422%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 36.853 - 32.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.139     3.609    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.705 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.631     5.337    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y2           FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.419     5.756 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/Q
                         net (fo=5, routed)           1.178     6.933    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_2_0[4]
    SLICE_X5Y3           LUT6 (Prop_lut6_I4_O)        0.297     7.230 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_5/O
                         net (fo=1, routed)           0.797     8.028    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_5_n_0
    SLICE_X5Y2           LUT6 (Prop_lut6_I5_O)        0.124     8.152 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_2/O
                         net (fo=1, routed)           0.416     8.567    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X1Y2           LUT5 (Prop_lut5_I0_O)        0.124     8.691 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_1/O
                         net (fo=2, routed)           0.734     9.425    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_0
    SLICE_X0Y4           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.851    35.251    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    35.342 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.511    36.853    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X0Y4           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.457    37.311    
                         clock uncertainty           -0.035    37.275    
    SLICE_X0Y4           FDPE (Setup_fdpe_C_D)       -0.067    37.208    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         37.208    
                         arrival time                          -9.425    
  -------------------------------------------------------------------
                         slack                                 27.783    

Slack (MET) :             27.926ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 0.610ns (18.832%)  route 2.629ns (81.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 36.828 - 32.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.139     3.609    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.705 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.630     5.336    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X0Y4           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDPE (Prop_fdpe_C_Q)         0.456     5.792 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           1.251     7.042    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X1Y2           LUT2 (Prop_lut2_I1_O)        0.154     7.196 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=26, routed)          1.379     8.575    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y0          RAMB18E1                                     r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.851    35.251    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    35.342 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.486    36.828    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y0          RAMB18E1                                     r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.443    37.271    
                         clock uncertainty           -0.035    37.236    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.735    36.501    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         36.501    
                         arrival time                          -8.575    
  -------------------------------------------------------------------
                         slack                                 27.926    

Slack (MET) :             27.957ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 0.964ns (24.717%)  route 2.936ns (75.283%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 36.853 - 32.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.139     3.609    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.705 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.631     5.337    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y2           FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.419     5.756 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/Q
                         net (fo=5, routed)           1.178     6.933    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_2_0[4]
    SLICE_X5Y3           LUT6 (Prop_lut6_I4_O)        0.297     7.230 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_5/O
                         net (fo=1, routed)           0.797     8.028    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_5_n_0
    SLICE_X5Y2           LUT6 (Prop_lut6_I5_O)        0.124     8.152 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_2/O
                         net (fo=1, routed)           0.416     8.567    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gntv_or_sync_fifo.gl0.wr/gwas.wsts/comp2
    SLICE_X1Y2           LUT5 (Prop_lut5_I0_O)        0.124     8.691 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ram_full_i_i_1/O
                         net (fo=2, routed)           0.546     9.237    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_0
    SLICE_X0Y4           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.851    35.251    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    35.342 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.511    36.853    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X0Y4           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.457    37.311    
                         clock uncertainty           -0.035    37.275    
    SLICE_X0Y4           FDPE (Setup_fdpe_C_D)       -0.081    37.194    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         37.194    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                 27.957    

Slack (MET) :             28.202ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 0.610ns (19.985%)  route 2.442ns (80.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 36.828 - 32.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.139     3.609    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.705 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.630     5.336    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X0Y4           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDPE (Prop_fdpe_C_Q)         0.456     5.792 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           1.251     7.042    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X1Y2           LUT2 (Prop_lut2_I1_O)        0.154     7.196 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=26, routed)          1.192     8.388    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y0          RAMB18E1                                     r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.851    35.251    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    35.342 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.486    36.828    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y0          RAMB18E1                                     r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.443    37.271    
                         clock uncertainty           -0.035    37.236    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.646    36.590    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         36.590    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                 28.202    

Slack (MET) :             28.220ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.610ns (20.711%)  route 2.335ns (79.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 36.828 - 32.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.139     3.609    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.705 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.630     5.336    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X0Y4           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDPE (Prop_fdpe_C_Q)         0.456     5.792 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           1.251     7.042    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X1Y2           LUT2 (Prop_lut2_I1_O)        0.154     7.196 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=26, routed)          1.085     8.281    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y0          RAMB18E1                                     r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.851    35.251    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    35.342 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.486    36.828    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y0          RAMB18E1                                     r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.443    37.271    
                         clock uncertainty           -0.035    37.236    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.735    36.501    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         36.501    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                 28.220    

Slack (MET) :             28.316ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.610ns (21.411%)  route 2.239ns (78.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 36.828 - 32.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.139     3.609    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.705 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.630     5.336    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X0Y4           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDPE (Prop_fdpe_C_Q)         0.456     5.792 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           1.251     7.042    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X1Y2           LUT2 (Prop_lut2_I1_O)        0.154     7.196 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=26, routed)          0.988     8.185    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y0          RAMB18E1                                     r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.851    35.251    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    35.342 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.486    36.828    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y0          RAMB18E1                                     r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.443    37.271    
                         clock uncertainty           -0.035    37.236    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.735    36.501    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         36.501    
                         arrival time                          -8.185    
  -------------------------------------------------------------------
                         slack                                 28.316    

Slack (MET) :             28.316ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.610ns (21.411%)  route 2.239ns (78.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 36.828 - 32.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.139     3.609    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.705 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.630     5.336    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X0Y4           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDPE (Prop_fdpe_C_Q)         0.456     5.792 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           1.251     7.042    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X1Y2           LUT2 (Prop_lut2_I1_O)        0.154     7.196 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=26, routed)          0.988     8.185    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/E[0]
    RAMB18_X0Y0          RAMB18E1                                     r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.851    35.251    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    35.342 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.486    36.828    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y0          RAMB18E1                                     r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.443    37.271    
                         clock uncertainty           -0.035    37.236    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.735    36.501    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         36.501    
                         arrival time                          -8.185    
  -------------------------------------------------------------------
                         slack                                 28.316    

Slack (MET) :             28.647ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 1.076ns (32.544%)  route 2.230ns (67.456%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 36.853 - 32.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.139     3.609    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.705 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.631     5.337    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y2           FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.419     5.756 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/Q
                         net (fo=5, routed)           1.258     7.014    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[4]
    SLICE_X3Y2           LUT5 (Prop_lut5_I0_O)        0.325     7.339 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_i_2/O
                         net (fo=1, routed)           0.972     8.311    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_i_2_n_0
    SLICE_X5Y0           LUT3 (Prop_lut3_I0_O)        0.332     8.643 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]_i_1/O
                         net (fo=1, routed)           0.000     8.643    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp[6]
    SLICE_X5Y0           FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.851    35.251    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    35.342 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.511    36.853    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y0           FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                         clock pessimism              0.443    37.297    
                         clock uncertainty           -0.035    37.261    
    SLICE_X5Y0           FDCE (Setup_fdce_C_D)        0.029    37.290    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.290    
                         arrival time                          -8.643    
  -------------------------------------------------------------------
                         slack                                 28.647    

Slack (MET) :             28.991ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.610ns (24.140%)  route 1.917ns (75.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 36.853 - 32.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.139     3.609    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.705 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.630     5.336    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X0Y4           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDPE (Prop_fdpe_C_Q)         0.456     5.792 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           1.251     7.042    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X1Y2           LUT2 (Prop_lut2_I1_O)        0.154     7.196 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=26, routed)          0.666     7.863    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X5Y0           FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.851    35.251    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    35.342 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.511    36.853    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y0           FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.443    37.297    
                         clock uncertainty           -0.035    37.261    
    SLICE_X5Y0           FDCE (Setup_fdce_C_CE)      -0.408    36.853    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         36.853    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                 28.991    

Slack (MET) :             28.991ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.610ns (24.140%)  route 1.917ns (75.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 36.853 - 32.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.139     3.609    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.705 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.630     5.336    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X0Y4           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDPE (Prop_fdpe_C_Q)         0.456     5.792 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           1.251     7.042    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X1Y2           LUT2 (Prop_lut2_I1_O)        0.154     7.196 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2/O
                         net (fo=26, routed)          0.666     7.863    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X5Y0           FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.851    35.251    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    35.342 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.511    36.853    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y0           FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.443    37.297    
                         clock uncertainty           -0.035    37.261    
    SLICE_X5Y0           FDCE (Setup_fdce_C_CE)      -0.408    36.853    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         36.853    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                 28.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cmd_input/spi_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.608%)  route 0.279ns (66.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.892     1.130    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.156 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.591     1.747    sck_in_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  cmd_input/spi_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     1.888 r  cmd_input/spi_data_reg[23]/Q
                         net (fo=2, routed)           0.279     2.166    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[23]
    RAMB18_X0Y0          RAMB18E1                                     r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.028     1.454    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.483 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.875     2.358    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y0          RAMB18E1                                     r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.561     1.797    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.296     2.093    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 cmd_input/spi_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.361%)  route 0.295ns (67.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.892     1.130    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.156 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.591     1.747    sck_in_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  cmd_input/spi_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     1.888 r  cmd_input/spi_data_reg[0]/Q
                         net (fo=2, routed)           0.295     2.183    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB18_X0Y0          RAMB18E1                                     r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.028     1.454    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.483 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.875     2.358    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y0          RAMB18E1                                     r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.561     1.797    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[0])
                                                      0.296     2.093    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 cmd_input/spi_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.253%)  route 0.325ns (69.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.892     1.130    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.156 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.562     1.718    sck_in_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  cmd_input/spi_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.141     1.859 r  cmd_input/spi_data_reg[18]/Q
                         net (fo=2, routed)           0.325     2.184    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[18]
    RAMB18_X0Y0          RAMB18E1                                     r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.028     1.454    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.483 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.875     2.358    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y0          RAMB18E1                                     r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.561     1.797    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     2.093    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 cmd_input/spi_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.080%)  route 0.271ns (67.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.892     1.130    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.156 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.591     1.747    sck_in_IBUF_BUFG
    SLICE_X7Y1           FDRE                                         r  cmd_input/spi_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDRE (Prop_fdre_C_Q)         0.128     1.875 r  cmd_input/spi_data_reg[2]/Q
                         net (fo=2, routed)           0.271     2.146    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X0Y0          RAMB18E1                                     r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.028     1.454    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.483 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.875     2.358    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y0          RAMB18E1                                     r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.561     1.797    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.243     2.040    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 cmd_input/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.128ns (29.930%)  route 0.300ns (70.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.892     1.130    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.156 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.564     1.720    sck_in_IBUF_BUFG
    SLICE_X13Y2          FDRE                                         r  cmd_input/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.128     1.848 r  cmd_input/spi_data_reg[8]/Q
                         net (fo=2, routed)           0.300     2.147    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[8]
    RAMB18_X0Y0          RAMB18E1                                     r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.028     1.454    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.483 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.875     2.358    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y0          RAMB18E1                                     r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.561     1.797    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.243     2.040    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 cmd_input/spi_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.968%)  route 0.314ns (69.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.892     1.130    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.156 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.591     1.747    sck_in_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  cmd_input/spi_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     1.888 r  cmd_input/spi_data_reg[25]/Q
                         net (fo=2, routed)           0.314     2.202    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[25]
    RAMB18_X0Y0          RAMB18E1                                     r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.028     1.454    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.483 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.875     2.358    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y0          RAMB18E1                                     r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.561     1.797    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.296     2.093    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 cmd_input/spi_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.625%)  route 0.352ns (71.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.892     1.130    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.156 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.562     1.718    sck_in_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  cmd_input/spi_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.141     1.859 r  cmd_input/spi_data_reg[16]/Q
                         net (fo=2, routed)           0.352     2.210    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[16]
    RAMB18_X0Y0          RAMB18E1                                     r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.028     1.454    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.483 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.875     2.358    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y0          RAMB18E1                                     r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.561     1.797    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     2.093    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 cmd_input/spi_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.128ns (30.903%)  route 0.286ns (69.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.892     1.130    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.156 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.591     1.747    sck_in_IBUF_BUFG
    SLICE_X7Y1           FDRE                                         r  cmd_input/spi_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDRE (Prop_fdre_C_Q)         0.128     1.875 r  cmd_input/spi_data_reg[29]/Q
                         net (fo=2, routed)           0.286     2.161    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[29]
    RAMB18_X0Y0          RAMB18E1                                     r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.028     1.454    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.483 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.875     2.358    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y0          RAMB18E1                                     r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.561     1.797    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.243     2.040    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.892     1.130    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.156 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.592     1.748    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X1Y0           FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y0           FDRE (Prop_fdre_C_Q)         0.141     1.889 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.945    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X1Y0           FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.028     1.454    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.483 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.863     2.346    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X1Y0           FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.598     1.748    
    SLICE_X1Y0           FDRE (Hold_fdre_C_D)         0.075     1.823    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.892     1.130    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.156 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.592     1.748    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y0           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDPE (Prop_fdpe_C_Q)         0.141     1.889 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.065     1.954    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X0Y0           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.028     1.454    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.483 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.863     2.346    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y0           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.598     1.748    
    SLICE_X0Y0           FDPE (Hold_fdpe_C_D)         0.075     1.823    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sck_in
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { sck_in }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB18_X0Y0    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         32.000      29.845     BUFGCTRL_X0Y8  sck_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         32.000      31.000     SLICE_X0Y1     cmd_input/bitcnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         32.000      31.000     SLICE_X0Y1     cmd_input/bitcnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         32.000      31.000     SLICE_X0Y1     cmd_input/bitcnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         32.000      31.000     SLICE_X0Y1     cmd_input/bitcnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         32.000      31.000     SLICE_X0Y1     cmd_input/bitcnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         32.000      31.000     SLICE_X0Y1     cmd_input/bitcnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         32.000      31.000     SLICE_X0Y1     cmd_input/bitcnt_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         32.000      31.000     SLICE_X0Y1     cmd_input/bitcnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X0Y1     cmd_input/bitcnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X0Y1     cmd_input/bitcnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X0Y1     cmd_input/bitcnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X0Y1     cmd_input/bitcnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X0Y1     cmd_input/bitcnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X0Y1     cmd_input/bitcnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X0Y1     cmd_input/bitcnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X0Y1     cmd_input/bitcnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X6Y3     cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X6Y3     cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         16.000      15.500     SLICE_X0Y4     cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         16.000      15.500     SLICE_X0Y4     cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X12Y8    cmd_input/spi_data_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X11Y8    cmd_input/spi_data_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X11Y8    cmd_input/spi_data_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X11Y8    cmd_input/spi_data_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X11Y8    cmd_input/spi_data_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X12Y8    cmd_input/spi_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X12Y8    cmd_input/spi_data_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X13Y2    cmd_input/spi_data_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk147
  To Clock:  clk24

Setup :            0  Failing Endpoints,  Worst Slack        1.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.877ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.396ns  (required time - arrival time)
  Source:                 stereo_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            channel1/sound_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk24 rise@40.690ns - clk147 rise@33.908ns)
  Data Path Delay:        1.530ns  (logic 0.478ns (31.234%)  route 1.052ns (68.766%))
  Logic Levels:           0  
  Clock Path Skew:        -3.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.816ns = ( 46.506 - 40.690 ) 
    Source Clock Delay      (SCD):    9.509ns = ( 43.417 - 33.908 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.024ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)    33.908    33.908 r  
    M9                                                0.000    33.908 r  clk (IN)
                         net (fo=0)                   0.000    33.908    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    35.373 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    36.606    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    36.694 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660    38.355    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    38.451 r  BUFG_inst/O
                         net (fo=1, routed)           1.571    40.022    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    40.110 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656    41.767    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    41.863 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.554    43.417    clk147_BUFG
    SLICE_X10Y16         FDRE                                         r  stereo_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.478    43.895 r  stereo_out_reg[8]/Q
                         net (fo=1, routed)           1.052    44.947    stereo_out[8]
    SLICE_X0Y16          FDRE                                         r  channel1/sound_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.504    46.506    clk24_BUFG
    SLICE_X0Y16          FDRE                                         r  channel1/sound_reg_reg[8]/C
                         clock pessimism              0.147    46.653    
                         clock uncertainty           -0.097    46.555    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)       -0.212    46.343    channel1/sound_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         46.343    
                         arrival time                         -44.947    
  -------------------------------------------------------------------
                         slack                                  1.396    

Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 stereo_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            channel1/sound_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk24 rise@40.690ns - clk147 rise@33.908ns)
  Data Path Delay:        1.191ns  (logic 0.419ns (35.188%)  route 0.772ns (64.812%))
  Logic Levels:           0  
  Clock Path Skew:        -3.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns = ( 46.503 - 40.690 ) 
    Source Clock Delay      (SCD):    9.578ns = ( 43.486 - 33.908 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.024ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)    33.908    33.908 r  
    M9                                                0.000    33.908 r  clk (IN)
                         net (fo=0)                   0.000    33.908    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    35.373 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    36.606    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    36.694 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660    38.355    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    38.451 r  BUFG_inst/O
                         net (fo=1, routed)           1.571    40.022    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    40.110 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656    41.767    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    41.863 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.623    43.486    clk147_BUFG
    SLICE_X0Y15          FDRE                                         r  stereo_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.419    43.905 r  stereo_out_reg[2]/Q
                         net (fo=1, routed)           0.772    44.677    stereo_out[2]
    SLICE_X0Y18          FDRE                                         r  channel1/sound_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.501    46.503    clk24_BUFG
    SLICE_X0Y18          FDRE                                         r  channel1/sound_reg_reg[2]/C
                         clock pessimism              0.147    46.650    
                         clock uncertainty           -0.097    46.552    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.264    46.288    channel1/sound_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         46.288    
                         arrival time                         -44.677    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 stereo_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            channel1/sound_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk24 rise@40.690ns - clk147 rise@33.908ns)
  Data Path Delay:        1.350ns  (logic 0.456ns (33.767%)  route 0.894ns (66.233%))
  Logic Levels:           0  
  Clock Path Skew:        -3.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.816ns = ( 46.506 - 40.690 ) 
    Source Clock Delay      (SCD):    9.580ns = ( 43.488 - 33.908 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.024ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)    33.908    33.908 r  
    M9                                                0.000    33.908 r  clk (IN)
                         net (fo=0)                   0.000    33.908    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    35.373 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    36.606    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    36.694 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660    38.355    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    38.451 r  BUFG_inst/O
                         net (fo=1, routed)           1.571    40.022    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    40.110 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656    41.767    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    41.863 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.625    43.488    clk147_BUFG
    SLICE_X0Y14          FDRE                                         r  stereo_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456    43.944 r  stereo_out_reg[0]/Q
                         net (fo=1, routed)           0.894    44.839    stereo_out[0]
    SLICE_X0Y16          FDRE                                         r  channel1/sound_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.504    46.506    clk24_BUFG
    SLICE_X0Y16          FDRE                                         r  channel1/sound_reg_reg[0]/C
                         clock pessimism              0.147    46.653    
                         clock uncertainty           -0.097    46.555    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)       -0.095    46.460    channel1/sound_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         46.460    
                         arrival time                         -44.839    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 stereo_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            channel1/sound_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk24 rise@40.690ns - clk147 rise@33.908ns)
  Data Path Delay:        1.347ns  (logic 0.456ns (33.845%)  route 0.891ns (66.155%))
  Logic Levels:           0  
  Clock Path Skew:        -3.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.816ns = ( 46.506 - 40.690 ) 
    Source Clock Delay      (SCD):    9.580ns = ( 43.488 - 33.908 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.024ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)    33.908    33.908 r  
    M9                                                0.000    33.908 r  clk (IN)
                         net (fo=0)                   0.000    33.908    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    35.373 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    36.606    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    36.694 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660    38.355    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    38.451 r  BUFG_inst/O
                         net (fo=1, routed)           1.571    40.022    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    40.110 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656    41.767    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    41.863 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.625    43.488    clk147_BUFG
    SLICE_X0Y14          FDRE                                         r  stereo_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.456    43.944 r  stereo_out_reg[1]/Q
                         net (fo=1, routed)           0.891    44.835    stereo_out[1]
    SLICE_X0Y16          FDRE                                         r  channel1/sound_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.504    46.506    clk24_BUFG
    SLICE_X0Y16          FDRE                                         r  channel1/sound_reg_reg[1]/C
                         clock pessimism              0.147    46.653    
                         clock uncertainty           -0.097    46.555    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)       -0.092    46.463    channel1/sound_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         46.463    
                         arrival time                         -44.835    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.743ns  (required time - arrival time)
  Source:                 stereo_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            channel1/sound_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk24 rise@40.690ns - clk147 rise@33.908ns)
  Data Path Delay:        1.103ns  (logic 0.419ns (37.982%)  route 0.684ns (62.018%))
  Logic Levels:           0  
  Clock Path Skew:        -3.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns = ( 46.503 - 40.690 ) 
    Source Clock Delay      (SCD):    9.580ns = ( 43.488 - 33.908 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.024ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)    33.908    33.908 r  
    M9                                                0.000    33.908 r  clk (IN)
                         net (fo=0)                   0.000    33.908    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    35.373 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    36.606    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    36.694 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660    38.355    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    38.451 r  BUFG_inst/O
                         net (fo=1, routed)           1.571    40.022    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    40.110 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656    41.767    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    41.863 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.625    43.488    clk147_BUFG
    SLICE_X0Y14          FDRE                                         r  stereo_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.419    43.907 r  stereo_out_reg[7]/Q
                         net (fo=1, routed)           0.684    44.591    stereo_out[7]
    SLICE_X0Y18          FDRE                                         r  channel1/sound_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.501    46.503    clk24_BUFG
    SLICE_X0Y18          FDRE                                         r  channel1/sound_reg_reg[7]/C
                         clock pessimism              0.147    46.650    
                         clock uncertainty           -0.097    46.552    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.218    46.334    channel1/sound_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         46.334    
                         arrival time                         -44.591    
  -------------------------------------------------------------------
                         slack                                  1.743    

Slack (MET) :             1.763ns  (required time - arrival time)
  Source:                 stereo_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            channel1/sound_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk24 rise@40.690ns - clk147 rise@33.908ns)
  Data Path Delay:        1.211ns  (logic 0.456ns (37.669%)  route 0.755ns (62.331%))
  Logic Levels:           0  
  Clock Path Skew:        -3.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns = ( 46.503 - 40.690 ) 
    Source Clock Delay      (SCD):    9.578ns = ( 43.486 - 33.908 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.024ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)    33.908    33.908 r  
    M9                                                0.000    33.908 r  clk (IN)
                         net (fo=0)                   0.000    33.908    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    35.373 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    36.606    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    36.694 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660    38.355    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    38.451 r  BUFG_inst/O
                         net (fo=1, routed)           1.571    40.022    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    40.110 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656    41.767    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    41.863 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.623    43.486    clk147_BUFG
    SLICE_X0Y15          FDRE                                         r  stereo_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456    43.942 r  stereo_out_reg[14]/Q
                         net (fo=1, routed)           0.755    44.697    stereo_out[14]
    SLICE_X0Y18          FDRE                                         r  channel1/sound_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.501    46.503    clk24_BUFG
    SLICE_X0Y18          FDRE                                         r  channel1/sound_reg_reg[14]/C
                         clock pessimism              0.147    46.650    
                         clock uncertainty           -0.097    46.552    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.093    46.459    channel1/sound_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         46.459    
                         arrival time                         -44.697    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 stereo_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            channel1/sound_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk24 rise@40.690ns - clk147 rise@33.908ns)
  Data Path Delay:        1.085ns  (logic 0.419ns (38.635%)  route 0.666ns (61.365%))
  Logic Levels:           0  
  Clock Path Skew:        -3.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns = ( 46.503 - 40.690 ) 
    Source Clock Delay      (SCD):    9.578ns = ( 43.486 - 33.908 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.024ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)    33.908    33.908 r  
    M9                                                0.000    33.908 r  clk (IN)
                         net (fo=0)                   0.000    33.908    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    35.373 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    36.606    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    36.694 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660    38.355    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    38.451 r  BUFG_inst/O
                         net (fo=1, routed)           1.571    40.022    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    40.110 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656    41.767    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    41.863 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.623    43.486    clk147_BUFG
    SLICE_X0Y15          FDRE                                         r  stereo_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.419    43.905 r  stereo_out_reg[9]/Q
                         net (fo=1, routed)           0.666    44.571    stereo_out[9]
    SLICE_X0Y18          FDRE                                         r  channel1/sound_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.501    46.503    clk24_BUFG
    SLICE_X0Y18          FDRE                                         r  channel1/sound_reg_reg[9]/C
                         clock pessimism              0.147    46.650    
                         clock uncertainty           -0.097    46.552    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.215    46.337    channel1/sound_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         46.337    
                         arrival time                         -44.571    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 stereo_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            channel1/sound_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk24 rise@40.690ns - clk147 rise@33.908ns)
  Data Path Delay:        1.039ns  (logic 0.419ns (40.346%)  route 0.620ns (59.654%))
  Logic Levels:           0  
  Clock Path Skew:        -3.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns = ( 46.503 - 40.690 ) 
    Source Clock Delay      (SCD):    9.578ns = ( 43.486 - 33.908 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.024ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)    33.908    33.908 r  
    M9                                                0.000    33.908 r  clk (IN)
                         net (fo=0)                   0.000    33.908    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    35.373 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    36.606    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    36.694 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660    38.355    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    38.451 r  BUFG_inst/O
                         net (fo=1, routed)           1.571    40.022    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    40.110 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656    41.767    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    41.863 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.623    43.486    clk147_BUFG
    SLICE_X0Y15          FDRE                                         r  stereo_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.419    43.905 r  stereo_out_reg[31]/Q
                         net (fo=1, routed)           0.620    44.525    stereo_out[31]
    SLICE_X0Y18          FDRE                                         r  channel1/sound_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.501    46.503    clk24_BUFG
    SLICE_X0Y18          FDRE                                         r  channel1/sound_reg_reg[31]/C
                         clock pessimism              0.147    46.650    
                         clock uncertainty           -0.097    46.552    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.220    46.332    channel1/sound_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         46.332    
                         arrival time                         -44.525    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.882ns  (required time - arrival time)
  Source:                 stereo_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            channel1/sound_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk24 rise@40.690ns - clk147 rise@33.908ns)
  Data Path Delay:        1.095ns  (logic 0.456ns (41.658%)  route 0.639ns (58.342%))
  Logic Levels:           0  
  Clock Path Skew:        -3.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.816ns = ( 46.506 - 40.690 ) 
    Source Clock Delay      (SCD):    9.578ns = ( 43.486 - 33.908 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.024ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)    33.908    33.908 r  
    M9                                                0.000    33.908 r  clk (IN)
                         net (fo=0)                   0.000    33.908    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    35.373 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    36.606    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    36.694 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660    38.355    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    38.451 r  BUFG_inst/O
                         net (fo=1, routed)           1.571    40.022    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    40.110 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656    41.767    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    41.863 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.623    43.486    clk147_BUFG
    SLICE_X0Y15          FDRE                                         r  stereo_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456    43.942 r  stereo_out_reg[12]/Q
                         net (fo=1, routed)           0.639    44.581    stereo_out[12]
    SLICE_X0Y16          FDRE                                         r  channel1/sound_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.504    46.506    clk24_BUFG
    SLICE_X0Y16          FDRE                                         r  channel1/sound_reg_reg[12]/C
                         clock pessimism              0.147    46.653    
                         clock uncertainty           -0.097    46.555    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)       -0.093    46.462    channel1/sound_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         46.462    
                         arrival time                         -44.581    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.926ns  (required time - arrival time)
  Source:                 stereo_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            channel1/sound_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk24 rise@40.690ns - clk147 rise@33.908ns)
  Data Path Delay:        1.045ns  (logic 0.456ns (43.631%)  route 0.589ns (56.369%))
  Logic Levels:           0  
  Clock Path Skew:        -3.618ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns = ( 46.503 - 40.690 ) 
    Source Clock Delay      (SCD):    9.578ns = ( 43.486 - 33.908 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.024ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)    33.908    33.908 r  
    M9                                                0.000    33.908 r  clk (IN)
                         net (fo=0)                   0.000    33.908    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    35.373 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    36.606    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    36.694 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660    38.355    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    38.451 r  BUFG_inst/O
                         net (fo=1, routed)           1.571    40.022    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    40.110 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656    41.767    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    41.863 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.623    43.486    clk147_BUFG
    SLICE_X0Y15          FDRE                                         r  stereo_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.456    43.942 r  stereo_out_reg[10]/Q
                         net (fo=1, routed)           0.589    44.531    stereo_out[10]
    SLICE_X0Y18          FDRE                                         r  channel1/sound_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)     40.690    40.690 r  
    M9                                                0.000    40.690 r  clk (IN)
                         net (fo=0)                   0.000    40.690    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    42.085 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    43.247    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    43.330 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    44.911    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.002 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.501    46.503    clk24_BUFG
    SLICE_X0Y18          FDRE                                         r  channel1/sound_reg_reg[10]/C
                         clock pessimism              0.147    46.650    
                         clock uncertainty           -0.097    46.552    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)       -0.095    46.457    channel1/sound_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         46.457    
                         arrival time                         -44.531    
  -------------------------------------------------------------------
                         slack                                  1.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 stereo_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            channel1/sound_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk147 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.024ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.584     2.926    clk147_BUFG
    SLICE_X1Y18          FDRE                                         r  stereo_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     3.067 r  stereo_out_reg[4]/Q
                         net (fo=1, routed)           0.112     3.179    stereo_out[4]
    SLICE_X0Y18          FDRE                                         r  channel1/sound_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          0.853     2.365    clk24_BUFG
    SLICE_X0Y18          FDRE                                         r  channel1/sound_reg_reg[4]/C
                         clock pessimism             -0.231     2.135    
                         clock uncertainty            0.097     2.232    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.071     2.303    channel1/sound_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           3.179    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.937ns  (arrival time - required time)
  Source:                 stereo_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            channel1/sound_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk147 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.871%)  route 0.148ns (51.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.024ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.587     2.929    clk147_BUFG
    SLICE_X0Y15          FDRE                                         r  stereo_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     3.070 r  stereo_out_reg[11]/Q
                         net (fo=1, routed)           0.148     3.218    stereo_out[11]
    SLICE_X0Y16          FDRE                                         r  channel1/sound_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          0.855     2.367    clk24_BUFG
    SLICE_X0Y16          FDRE                                         r  channel1/sound_reg_reg[11]/C
                         clock pessimism             -0.231     2.137    
                         clock uncertainty            0.097     2.234    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.047     2.281    channel1/sound_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           3.218    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.945ns  (arrival time - required time)
  Source:                 stereo_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            channel1/sound_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk147 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.016%)  route 0.179ns (55.984%))
  Logic Levels:           0  
  Clock Path Skew:        -0.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.024ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.587     2.929    clk147_BUFG
    SLICE_X0Y14          FDRE                                         r  stereo_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     3.070 r  stereo_out_reg[5]/Q
                         net (fo=1, routed)           0.179     3.250    stereo_out[5]
    SLICE_X0Y16          FDRE                                         r  channel1/sound_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          0.855     2.367    clk24_BUFG
    SLICE_X0Y16          FDRE                                         r  channel1/sound_reg_reg[5]/C
                         clock pessimism             -0.231     2.137    
                         clock uncertainty            0.097     2.234    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.071     2.305    channel1/sound_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.966ns  (arrival time - required time)
  Source:                 stereo_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            channel1/sound_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk147 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.382%)  route 0.177ns (55.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.024ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.585     2.927    clk147_BUFG
    SLICE_X0Y17          FDRE                                         r  stereo_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.141     3.068 r  stereo_out_reg[13]/Q
                         net (fo=1, routed)           0.177     3.245    stereo_out[13]
    SLICE_X0Y18          FDRE                                         r  channel1/sound_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          0.853     2.365    clk24_BUFG
    SLICE_X0Y18          FDRE                                         r  channel1/sound_reg_reg[13]/C
                         clock pessimism             -0.231     2.135    
                         clock uncertainty            0.097     2.232    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.047     2.279    channel1/sound_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.279    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.970ns  (arrival time - required time)
  Source:                 stereo_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            channel1/sound_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk147 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.321%)  route 0.209ns (59.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.024ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.587     2.929    clk147_BUFG
    SLICE_X0Y14          FDRE                                         r  stereo_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     3.070 r  stereo_out_reg[3]/Q
                         net (fo=1, routed)           0.209     3.279    stereo_out[3]
    SLICE_X0Y16          FDRE                                         r  channel1/sound_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          0.855     2.367    clk24_BUFG
    SLICE_X0Y16          FDRE                                         r  channel1/sound_reg_reg[3]/C
                         clock pessimism             -0.231     2.137    
                         clock uncertainty            0.097     2.234    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.075     2.309    channel1/sound_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           3.279    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 stereo_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            channel1/sound_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk147 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.448%)  route 0.174ns (57.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.024ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.587     2.929    clk147_BUFG
    SLICE_X0Y14          FDRE                                         r  stereo_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.128     3.057 r  stereo_out_reg[6]/Q
                         net (fo=1, routed)           0.174     3.231    stereo_out[6]
    SLICE_X0Y16          FDRE                                         r  channel1/sound_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          0.855     2.367    clk24_BUFG
    SLICE_X0Y16          FDRE                                         r  channel1/sound_reg_reg[6]/C
                         clock pessimism             -0.231     2.137    
                         clock uncertainty            0.097     2.234    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.023     2.257    channel1/sound_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           3.231    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             1.017ns  (arrival time - required time)
  Source:                 stereo_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            channel1/sound_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk147 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.479%)  route 0.214ns (62.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.024ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.587     2.929    clk147_BUFG
    SLICE_X0Y15          FDRE                                         r  stereo_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.128     3.057 r  stereo_out_reg[31]/Q
                         net (fo=1, routed)           0.214     3.271    stereo_out[31]
    SLICE_X0Y18          FDRE                                         r  channel1/sound_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          0.853     2.365    clk24_BUFG
    SLICE_X0Y18          FDRE                                         r  channel1/sound_reg_reg[31]/C
                         clock pessimism             -0.231     2.135    
                         clock uncertainty            0.097     2.232    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.022     2.254    channel1/sound_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           3.271    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 stereo_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            channel1/sound_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk147 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.991%)  route 0.230ns (62.009%))
  Logic Levels:           0  
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.024ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.587     2.929    clk147_BUFG
    SLICE_X0Y15          FDRE                                         r  stereo_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     3.070 r  stereo_out_reg[10]/Q
                         net (fo=1, routed)           0.230     3.300    stereo_out[10]
    SLICE_X0Y18          FDRE                                         r  channel1/sound_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          0.853     2.365    clk24_BUFG
    SLICE_X0Y18          FDRE                                         r  channel1/sound_reg_reg[10]/C
                         clock pessimism             -0.231     2.135    
                         clock uncertainty            0.097     2.232    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.046     2.278    channel1/sound_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           3.300    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.053ns  (arrival time - required time)
  Source:                 stereo_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            channel1/sound_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk147 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.639%)  route 0.253ns (66.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.024ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.587     2.929    clk147_BUFG
    SLICE_X0Y15          FDRE                                         r  stereo_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.128     3.057 r  stereo_out_reg[9]/Q
                         net (fo=1, routed)           0.253     3.310    stereo_out[9]
    SLICE_X0Y18          FDRE                                         r  channel1/sound_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          0.853     2.365    clk24_BUFG
    SLICE_X0Y18          FDRE                                         r  channel1/sound_reg_reg[9]/C
                         clock pessimism             -0.231     2.135    
                         clock uncertainty            0.097     2.232    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.025     2.257    channel1/sound_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           3.310    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 stereo_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            channel1/sound_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk24
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk24 rise@0.000ns - clk147 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.128ns (33.146%)  route 0.258ns (66.854%))
  Logic Levels:           0  
  Clock Path Skew:        -0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.024ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.587     2.929    clk147_BUFG
    SLICE_X0Y14          FDRE                                         r  stereo_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.128     3.057 r  stereo_out_reg[7]/Q
                         net (fo=1, routed)           0.258     3.315    stereo_out[7]
    SLICE_X0Y18          FDRE                                         r  channel1/sound_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.513 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          0.853     2.365    clk24_BUFG
    SLICE_X0Y18          FDRE                                         r  channel1/sound_reg_reg[7]/C
                         clock pessimism             -0.231     2.135    
                         clock uncertainty            0.097     2.232    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.023     2.255    channel1/sound_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           3.315    
  -------------------------------------------------------------------
                         slack                                  1.061    





---------------------------------------------------------------------------------------------------
From Clock:  clk24
  To Clock:  clk147

Setup :            0  Failing Endpoints,  Worst Slack        4.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.106ns  (required time - arrival time)
  Source:                 channel1/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            samp_acc_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk147 rise@6.782ns - clk24 rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 0.419ns (8.092%)  route 4.759ns (91.908%))
  Logic Levels:           0  
  Clock Path Skew:        2.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.957ns = ( 15.738 - 6.782 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.617     6.160    clk24_BUFG
    SLICE_X0Y20          FDRE                                         r  channel1/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.419     6.579 r  channel1/ready_reg/Q
                         net (fo=32, routed)          4.759    11.338    i2s_ready
    SLICE_X10Y12         FDRE                                         r  samp_acc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     6.782     6.782 r  
    M9                                                0.000     6.782 r  clk (IN)
                         net (fo=0)                   0.000     6.782    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.176 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.338    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.421 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    11.002    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.093 r  BUFG_inst/O
                         net (fo=1, routed)           1.453    12.547    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.630 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    14.208    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.299 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.439    15.738    clk147_BUFG
    SLICE_X10Y12         FDRE                                         r  samp_acc_reg[3]/C
                         clock pessimism              0.147    15.885    
                         clock uncertainty           -0.097    15.788    
    SLICE_X10Y12         FDRE (Setup_fdre_C_CE)      -0.344    15.444    samp_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         15.444    
                         arrival time                         -11.338    
  -------------------------------------------------------------------
                         slack                                  4.106    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 channel1/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            stereo_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk147 rise@6.782ns - clk24 rise@0.000ns)
  Data Path Delay:        5.152ns  (logic 0.419ns (8.132%)  route 4.733ns (91.868%))
  Logic Levels:           0  
  Clock Path Skew:        3.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.019ns = ( 15.800 - 6.782 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.617     6.160    clk24_BUFG
    SLICE_X0Y20          FDRE                                         r  channel1/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.419     6.579 r  channel1/ready_reg/Q
                         net (fo=32, routed)          4.733    11.312    i2s_ready
    SLICE_X1Y18          FDRE                                         r  stereo_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     6.782     6.782 r  
    M9                                                0.000     6.782 r  clk (IN)
                         net (fo=0)                   0.000     6.782    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.176 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.338    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.421 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    11.002    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.093 r  BUFG_inst/O
                         net (fo=1, routed)           1.453    12.547    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.630 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    14.208    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.299 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.501    15.800    clk147_BUFG
    SLICE_X1Y18          FDRE                                         r  stereo_out_reg[4]/C
                         clock pessimism              0.147    15.947    
                         clock uncertainty           -0.097    15.850    
    SLICE_X1Y18          FDRE (Setup_fdre_C_CE)      -0.380    15.470    stereo_out_reg[4]
  -------------------------------------------------------------------
                         required time                         15.470    
                         arrival time                         -11.312    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.244ns  (required time - arrival time)
  Source:                 channel1/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            samp_acc_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk147 rise@6.782ns - clk24 rise@0.000ns)
  Data Path Delay:        5.038ns  (logic 0.419ns (8.316%)  route 4.619ns (91.684%))
  Logic Levels:           0  
  Clock Path Skew:        2.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.956ns = ( 15.737 - 6.782 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.617     6.160    clk24_BUFG
    SLICE_X0Y20          FDRE                                         r  channel1/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.419     6.579 r  channel1/ready_reg/Q
                         net (fo=32, routed)          4.619    11.198    i2s_ready
    SLICE_X10Y13         FDRE                                         r  samp_acc_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     6.782     6.782 r  
    M9                                                0.000     6.782 r  clk (IN)
                         net (fo=0)                   0.000     6.782    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.176 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.338    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.421 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    11.002    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.093 r  BUFG_inst/O
                         net (fo=1, routed)           1.453    12.547    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.630 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    14.208    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.299 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.438    15.737    clk147_BUFG
    SLICE_X10Y13         FDRE                                         r  samp_acc_reg[4]/C
                         clock pessimism              0.147    15.884    
                         clock uncertainty           -0.097    15.787    
    SLICE_X10Y13         FDRE (Setup_fdre_C_CE)      -0.344    15.443    samp_acc_reg[4]
  -------------------------------------------------------------------
                         required time                         15.443    
                         arrival time                         -11.198    
  -------------------------------------------------------------------
                         slack                                  4.244    

Slack (MET) :             4.244ns  (required time - arrival time)
  Source:                 channel1/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            samp_acc_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk147 rise@6.782ns - clk24 rise@0.000ns)
  Data Path Delay:        5.038ns  (logic 0.419ns (8.316%)  route 4.619ns (91.684%))
  Logic Levels:           0  
  Clock Path Skew:        2.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.956ns = ( 15.737 - 6.782 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.617     6.160    clk24_BUFG
    SLICE_X0Y20          FDRE                                         r  channel1/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.419     6.579 r  channel1/ready_reg/Q
                         net (fo=32, routed)          4.619    11.198    i2s_ready
    SLICE_X10Y13         FDRE                                         r  samp_acc_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     6.782     6.782 r  
    M9                                                0.000     6.782 r  clk (IN)
                         net (fo=0)                   0.000     6.782    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.176 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.338    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.421 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    11.002    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.093 r  BUFG_inst/O
                         net (fo=1, routed)           1.453    12.547    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.630 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    14.208    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.299 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.438    15.737    clk147_BUFG
    SLICE_X10Y13         FDRE                                         r  samp_acc_reg[5]/C
                         clock pessimism              0.147    15.884    
                         clock uncertainty           -0.097    15.787    
    SLICE_X10Y13         FDRE (Setup_fdre_C_CE)      -0.344    15.443    samp_acc_reg[5]
  -------------------------------------------------------------------
                         required time                         15.443    
                         arrival time                         -11.198    
  -------------------------------------------------------------------
                         slack                                  4.244    

Slack (MET) :             4.244ns  (required time - arrival time)
  Source:                 channel1/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            samp_acc_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk147 rise@6.782ns - clk24 rise@0.000ns)
  Data Path Delay:        5.038ns  (logic 0.419ns (8.316%)  route 4.619ns (91.684%))
  Logic Levels:           0  
  Clock Path Skew:        2.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.956ns = ( 15.737 - 6.782 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.617     6.160    clk24_BUFG
    SLICE_X0Y20          FDRE                                         r  channel1/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.419     6.579 r  channel1/ready_reg/Q
                         net (fo=32, routed)          4.619    11.198    i2s_ready
    SLICE_X10Y13         FDRE                                         r  samp_acc_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     6.782     6.782 r  
    M9                                                0.000     6.782 r  clk (IN)
                         net (fo=0)                   0.000     6.782    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.176 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.338    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.421 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    11.002    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.093 r  BUFG_inst/O
                         net (fo=1, routed)           1.453    12.547    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.630 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    14.208    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.299 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.438    15.737    clk147_BUFG
    SLICE_X10Y13         FDRE                                         r  samp_acc_reg[6]/C
                         clock pessimism              0.147    15.884    
                         clock uncertainty           -0.097    15.787    
    SLICE_X10Y13         FDRE (Setup_fdre_C_CE)      -0.344    15.443    samp_acc_reg[6]
  -------------------------------------------------------------------
                         required time                         15.443    
                         arrival time                         -11.198    
  -------------------------------------------------------------------
                         slack                                  4.244    

Slack (MET) :             4.244ns  (required time - arrival time)
  Source:                 channel1/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            samp_acc_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk147 rise@6.782ns - clk24 rise@0.000ns)
  Data Path Delay:        5.038ns  (logic 0.419ns (8.316%)  route 4.619ns (91.684%))
  Logic Levels:           0  
  Clock Path Skew:        2.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.956ns = ( 15.737 - 6.782 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.617     6.160    clk24_BUFG
    SLICE_X0Y20          FDRE                                         r  channel1/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.419     6.579 r  channel1/ready_reg/Q
                         net (fo=32, routed)          4.619    11.198    i2s_ready
    SLICE_X10Y13         FDRE                                         r  samp_acc_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     6.782     6.782 r  
    M9                                                0.000     6.782 r  clk (IN)
                         net (fo=0)                   0.000     6.782    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.176 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.338    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.421 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    11.002    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.093 r  BUFG_inst/O
                         net (fo=1, routed)           1.453    12.547    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.630 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    14.208    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.299 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.438    15.737    clk147_BUFG
    SLICE_X10Y13         FDRE                                         r  samp_acc_reg[7]/C
                         clock pessimism              0.147    15.884    
                         clock uncertainty           -0.097    15.787    
    SLICE_X10Y13         FDRE (Setup_fdre_C_CE)      -0.344    15.443    samp_acc_reg[7]
  -------------------------------------------------------------------
                         required time                         15.443    
                         arrival time                         -11.198    
  -------------------------------------------------------------------
                         slack                                  4.244    

Slack (MET) :             4.394ns  (required time - arrival time)
  Source:                 channel1/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            samp_acc_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk147 rise@6.782ns - clk24 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.419ns (8.571%)  route 4.469ns (91.429%))
  Logic Levels:           0  
  Clock Path Skew:        2.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.956ns = ( 15.737 - 6.782 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.617     6.160    clk24_BUFG
    SLICE_X0Y20          FDRE                                         r  channel1/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.419     6.579 r  channel1/ready_reg/Q
                         net (fo=32, routed)          4.469    11.048    i2s_ready
    SLICE_X10Y14         FDRE                                         r  samp_acc_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     6.782     6.782 r  
    M9                                                0.000     6.782 r  clk (IN)
                         net (fo=0)                   0.000     6.782    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.176 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.338    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.421 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    11.002    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.093 r  BUFG_inst/O
                         net (fo=1, routed)           1.453    12.547    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.630 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    14.208    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.299 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.438    15.737    clk147_BUFG
    SLICE_X10Y14         FDRE                                         r  samp_acc_reg[10]/C
                         clock pessimism              0.147    15.884    
                         clock uncertainty           -0.097    15.787    
    SLICE_X10Y14         FDRE (Setup_fdre_C_CE)      -0.344    15.443    samp_acc_reg[10]
  -------------------------------------------------------------------
                         required time                         15.443    
                         arrival time                         -11.048    
  -------------------------------------------------------------------
                         slack                                  4.394    

Slack (MET) :             4.394ns  (required time - arrival time)
  Source:                 channel1/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            samp_acc_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk147 rise@6.782ns - clk24 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.419ns (8.571%)  route 4.469ns (91.429%))
  Logic Levels:           0  
  Clock Path Skew:        2.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.956ns = ( 15.737 - 6.782 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.617     6.160    clk24_BUFG
    SLICE_X0Y20          FDRE                                         r  channel1/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.419     6.579 r  channel1/ready_reg/Q
                         net (fo=32, routed)          4.469    11.048    i2s_ready
    SLICE_X10Y14         FDRE                                         r  samp_acc_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     6.782     6.782 r  
    M9                                                0.000     6.782 r  clk (IN)
                         net (fo=0)                   0.000     6.782    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.176 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.338    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.421 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    11.002    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.093 r  BUFG_inst/O
                         net (fo=1, routed)           1.453    12.547    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.630 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    14.208    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.299 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.438    15.737    clk147_BUFG
    SLICE_X10Y14         FDRE                                         r  samp_acc_reg[11]/C
                         clock pessimism              0.147    15.884    
                         clock uncertainty           -0.097    15.787    
    SLICE_X10Y14         FDRE (Setup_fdre_C_CE)      -0.344    15.443    samp_acc_reg[11]
  -------------------------------------------------------------------
                         required time                         15.443    
                         arrival time                         -11.048    
  -------------------------------------------------------------------
                         slack                                  4.394    

Slack (MET) :             4.394ns  (required time - arrival time)
  Source:                 channel1/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            samp_acc_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk147 rise@6.782ns - clk24 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.419ns (8.571%)  route 4.469ns (91.429%))
  Logic Levels:           0  
  Clock Path Skew:        2.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.956ns = ( 15.737 - 6.782 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.617     6.160    clk24_BUFG
    SLICE_X0Y20          FDRE                                         r  channel1/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.419     6.579 r  channel1/ready_reg/Q
                         net (fo=32, routed)          4.469    11.048    i2s_ready
    SLICE_X10Y14         FDRE                                         r  samp_acc_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     6.782     6.782 r  
    M9                                                0.000     6.782 r  clk (IN)
                         net (fo=0)                   0.000     6.782    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.176 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.338    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.421 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    11.002    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.093 r  BUFG_inst/O
                         net (fo=1, routed)           1.453    12.547    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.630 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    14.208    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.299 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.438    15.737    clk147_BUFG
    SLICE_X10Y14         FDRE                                         r  samp_acc_reg[8]/C
                         clock pessimism              0.147    15.884    
                         clock uncertainty           -0.097    15.787    
    SLICE_X10Y14         FDRE (Setup_fdre_C_CE)      -0.344    15.443    samp_acc_reg[8]
  -------------------------------------------------------------------
                         required time                         15.443    
                         arrival time                         -11.048    
  -------------------------------------------------------------------
                         slack                                  4.394    

Slack (MET) :             4.394ns  (required time - arrival time)
  Source:                 channel1/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            samp_acc_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk147 rise@6.782ns - clk24 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.419ns (8.571%)  route 4.469ns (91.429%))
  Logic Levels:           0  
  Clock Path Skew:        2.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.956ns = ( 15.737 - 6.782 ) 
    Source Clock Delay      (SCD):    6.160ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.543 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.617     6.160    clk24_BUFG
    SLICE_X0Y20          FDRE                                         r  channel1/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.419     6.579 r  channel1/ready_reg/Q
                         net (fo=32, routed)          4.469    11.048    i2s_ready
    SLICE_X10Y14         FDRE                                         r  samp_acc_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     6.782     6.782 r  
    M9                                                0.000     6.782 r  clk (IN)
                         net (fo=0)                   0.000     6.782    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.176 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.338    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.421 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    11.002    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.093 r  BUFG_inst/O
                         net (fo=1, routed)           1.453    12.547    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.630 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    14.208    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.299 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.438    15.737    clk147_BUFG
    SLICE_X10Y14         FDRE                                         r  samp_acc_reg[9]/C
                         clock pessimism              0.147    15.884    
                         clock uncertainty           -0.097    15.787    
    SLICE_X10Y14         FDRE (Setup_fdre_C_CE)      -0.344    15.443    samp_acc_reg[9]
  -------------------------------------------------------------------
                         required time                         15.443    
                         arrival time                         -11.048    
  -------------------------------------------------------------------
                         slack                                  4.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 channel1/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            stereo_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk147 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.337ns (9.073%)  route 3.377ns (90.927%))
  Logic Levels:           0  
  Clock Path Skew:        3.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.580ns
    Source Clock Delay      (SCD):    5.812ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.557    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.640 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581     4.221    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.312 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.500     5.812    clk24_BUFG
    SLICE_X0Y20          FDRE                                         r  channel1/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.337     6.149 r  channel1/ready_reg/Q
                         net (fo=32, routed)          3.377     9.526    i2s_ready
    SLICE_X0Y14          FDRE                                         r  stereo_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.625     9.580    clk147_BUFG
    SLICE_X0Y14          FDRE                                         r  stereo_out_reg[0]/C
                         clock pessimism             -0.147     9.433    
                         clock uncertainty            0.097     9.530    
    SLICE_X0Y14          FDRE (Hold_fdre_C_CE)       -0.186     9.344    stereo_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.344    
                         arrival time                           9.526    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 channel1/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            stereo_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk147 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.337ns (9.073%)  route 3.377ns (90.927%))
  Logic Levels:           0  
  Clock Path Skew:        3.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.580ns
    Source Clock Delay      (SCD):    5.812ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.557    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.640 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581     4.221    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.312 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.500     5.812    clk24_BUFG
    SLICE_X0Y20          FDRE                                         r  channel1/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.337     6.149 r  channel1/ready_reg/Q
                         net (fo=32, routed)          3.377     9.526    i2s_ready
    SLICE_X0Y14          FDRE                                         r  stereo_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.625     9.580    clk147_BUFG
    SLICE_X0Y14          FDRE                                         r  stereo_out_reg[1]/C
                         clock pessimism             -0.147     9.433    
                         clock uncertainty            0.097     9.530    
    SLICE_X0Y14          FDRE (Hold_fdre_C_CE)       -0.186     9.344    stereo_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.344    
                         arrival time                           9.526    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 channel1/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            stereo_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk147 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.337ns (9.073%)  route 3.377ns (90.927%))
  Logic Levels:           0  
  Clock Path Skew:        3.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.580ns
    Source Clock Delay      (SCD):    5.812ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.557    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.640 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581     4.221    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.312 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.500     5.812    clk24_BUFG
    SLICE_X0Y20          FDRE                                         r  channel1/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.337     6.149 r  channel1/ready_reg/Q
                         net (fo=32, routed)          3.377     9.526    i2s_ready
    SLICE_X0Y14          FDRE                                         r  stereo_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.625     9.580    clk147_BUFG
    SLICE_X0Y14          FDRE                                         r  stereo_out_reg[3]/C
                         clock pessimism             -0.147     9.433    
                         clock uncertainty            0.097     9.530    
    SLICE_X0Y14          FDRE (Hold_fdre_C_CE)       -0.186     9.344    stereo_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -9.344    
                         arrival time                           9.526    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 channel1/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            stereo_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk147 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.337ns (9.073%)  route 3.377ns (90.927%))
  Logic Levels:           0  
  Clock Path Skew:        3.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.580ns
    Source Clock Delay      (SCD):    5.812ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.557    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.640 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581     4.221    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.312 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.500     5.812    clk24_BUFG
    SLICE_X0Y20          FDRE                                         r  channel1/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.337     6.149 r  channel1/ready_reg/Q
                         net (fo=32, routed)          3.377     9.526    i2s_ready
    SLICE_X0Y14          FDRE                                         r  stereo_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.625     9.580    clk147_BUFG
    SLICE_X0Y14          FDRE                                         r  stereo_out_reg[5]/C
                         clock pessimism             -0.147     9.433    
                         clock uncertainty            0.097     9.530    
    SLICE_X0Y14          FDRE (Hold_fdre_C_CE)       -0.186     9.344    stereo_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.344    
                         arrival time                           9.526    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 channel1/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            stereo_out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk147 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.337ns (9.073%)  route 3.377ns (90.927%))
  Logic Levels:           0  
  Clock Path Skew:        3.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.580ns
    Source Clock Delay      (SCD):    5.812ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.557    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.640 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581     4.221    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.312 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.500     5.812    clk24_BUFG
    SLICE_X0Y20          FDRE                                         r  channel1/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.337     6.149 r  channel1/ready_reg/Q
                         net (fo=32, routed)          3.377     9.526    i2s_ready
    SLICE_X0Y14          FDRE                                         r  stereo_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.625     9.580    clk147_BUFG
    SLICE_X0Y14          FDRE                                         r  stereo_out_reg[6]/C
                         clock pessimism             -0.147     9.433    
                         clock uncertainty            0.097     9.530    
    SLICE_X0Y14          FDRE (Hold_fdre_C_CE)       -0.186     9.344    stereo_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -9.344    
                         arrival time                           9.526    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 channel1/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            stereo_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk147 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.337ns (9.073%)  route 3.377ns (90.927%))
  Logic Levels:           0  
  Clock Path Skew:        3.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.580ns
    Source Clock Delay      (SCD):    5.812ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.557    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.640 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581     4.221    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.312 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.500     5.812    clk24_BUFG
    SLICE_X0Y20          FDRE                                         r  channel1/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.337     6.149 r  channel1/ready_reg/Q
                         net (fo=32, routed)          3.377     9.526    i2s_ready
    SLICE_X0Y14          FDRE                                         r  stereo_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.625     9.580    clk147_BUFG
    SLICE_X0Y14          FDRE                                         r  stereo_out_reg[7]/C
                         clock pessimism             -0.147     9.433    
                         clock uncertainty            0.097     9.530    
    SLICE_X0Y14          FDRE (Hold_fdre_C_CE)       -0.186     9.344    stereo_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -9.344    
                         arrival time                           9.526    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 channel1/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            stereo_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk147 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 0.337ns (9.062%)  route 3.382ns (90.938%))
  Logic Levels:           0  
  Clock Path Skew:        3.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.578ns
    Source Clock Delay      (SCD):    5.812ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.557    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.640 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581     4.221    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.312 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.500     5.812    clk24_BUFG
    SLICE_X0Y20          FDRE                                         r  channel1/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.337     6.149 r  channel1/ready_reg/Q
                         net (fo=32, routed)          3.382     9.531    i2s_ready
    SLICE_X0Y15          FDRE                                         r  stereo_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.623     9.578    clk147_BUFG
    SLICE_X0Y15          FDRE                                         r  stereo_out_reg[10]/C
                         clock pessimism             -0.147     9.431    
                         clock uncertainty            0.097     9.528    
    SLICE_X0Y15          FDRE (Hold_fdre_C_CE)       -0.186     9.342    stereo_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -9.342    
                         arrival time                           9.531    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 channel1/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            stereo_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk147 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 0.337ns (9.062%)  route 3.382ns (90.938%))
  Logic Levels:           0  
  Clock Path Skew:        3.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.578ns
    Source Clock Delay      (SCD):    5.812ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.557    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.640 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581     4.221    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.312 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.500     5.812    clk24_BUFG
    SLICE_X0Y20          FDRE                                         r  channel1/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.337     6.149 r  channel1/ready_reg/Q
                         net (fo=32, routed)          3.382     9.531    i2s_ready
    SLICE_X0Y15          FDRE                                         r  stereo_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.623     9.578    clk147_BUFG
    SLICE_X0Y15          FDRE                                         r  stereo_out_reg[11]/C
                         clock pessimism             -0.147     9.431    
                         clock uncertainty            0.097     9.528    
    SLICE_X0Y15          FDRE (Hold_fdre_C_CE)       -0.186     9.342    stereo_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -9.342    
                         arrival time                           9.531    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 channel1/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            stereo_out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk147 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 0.337ns (9.062%)  route 3.382ns (90.938%))
  Logic Levels:           0  
  Clock Path Skew:        3.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.578ns
    Source Clock Delay      (SCD):    5.812ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.557    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.640 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581     4.221    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.312 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.500     5.812    clk24_BUFG
    SLICE_X0Y20          FDRE                                         r  channel1/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.337     6.149 r  channel1/ready_reg/Q
                         net (fo=32, routed)          3.382     9.531    i2s_ready
    SLICE_X0Y15          FDRE                                         r  stereo_out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.623     9.578    clk147_BUFG
    SLICE_X0Y15          FDRE                                         r  stereo_out_reg[12]/C
                         clock pessimism             -0.147     9.431    
                         clock uncertainty            0.097     9.528    
    SLICE_X0Y15          FDRE (Hold_fdre_C_CE)       -0.186     9.342    stereo_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -9.342    
                         arrival time                           9.531    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 channel1/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk24  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            stereo_out_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk147 rise@0.000ns - clk24 rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 0.337ns (9.062%)  route 3.382ns (90.938%))
  Logic Levels:           0  
  Clock Path Skew:        3.619ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.578ns
    Source Clock Delay      (SCD):    5.812ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk24 rise edge)      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.557    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.640 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581     4.221    clk24
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.312 r  clk24_BUFG_inst/O
                         net (fo=44, routed)          1.500     5.812    clk24_BUFG
    SLICE_X0Y20          FDRE                                         r  channel1/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.337     6.149 r  channel1/ready_reg/Q
                         net (fo=32, routed)          3.382     9.531    i2s_ready
    SLICE_X0Y15          FDRE                                         r  stereo_out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.623     9.578    clk147_BUFG
    SLICE_X0Y15          FDRE                                         r  stereo_out_reg[14]/C
                         clock pessimism             -0.147     9.431    
                         clock uncertainty            0.097     9.528    
    SLICE_X0Y15          FDRE (Hold_fdre_C_CE)       -0.186     9.342    stereo_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -9.342    
                         arrival time                           9.531    
  -------------------------------------------------------------------
                         slack                                  0.188    





---------------------------------------------------------------------------------------------------
From Clock:  sck_in
  To Clock:  clk147

Setup :            0  Failing Endpoints,  Worst Slack       30.666ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.666ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.067ns  (logic 0.478ns (44.791%)  route 0.589ns (55.209%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2                                        0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.589     1.067    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X9Y2           FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X9Y2           FDRE (Setup_fdre_C_D)       -0.267    31.733    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         31.733    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                 30.666    

Slack (MET) :             30.677ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.056ns  (logic 0.419ns (39.691%)  route 0.637ns (60.309%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1                                        0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.637     1.056    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X5Y1           FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X5Y1           FDRE (Setup_fdre_C_D)       -0.267    31.733    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         31.733    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                 30.677    

Slack (MET) :             30.717ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.188ns  (logic 0.518ns (43.596%)  route 0.670ns (56.404%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2                                        0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.670     1.188    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X9Y2           FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X9Y2           FDRE (Setup_fdre_C_D)       -0.095    31.905    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         31.905    
                         arrival time                          -1.188    
  -------------------------------------------------------------------
                         slack                                 30.717    

Slack (MET) :             30.719ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.064ns  (logic 0.478ns (44.940%)  route 0.586ns (55.060%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0                                        0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.586     1.064    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X6Y1           FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X6Y1           FDRE (Setup_fdre_C_D)       -0.217    31.783    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         31.783    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                 30.719    

Slack (MET) :             30.811ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.146ns  (logic 0.518ns (45.218%)  route 0.628ns (54.782%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0                                        0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.628     1.146    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X6Y1           FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X6Y1           FDRE (Setup_fdre_C_D)       -0.043    31.957    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         31.957    
                         arrival time                          -1.146    
  -------------------------------------------------------------------
                         slack                                 30.811    

Slack (MET) :             30.827ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.311%)  route 0.486ns (53.689%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1                                        0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.486     0.905    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X4Y0           FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X4Y0           FDRE (Setup_fdre_C_D)       -0.268    31.732    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         31.732    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                 30.827    

Slack (MET) :             31.001ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             clk147
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        0.904ns  (logic 0.456ns (50.428%)  route 0.448ns (49.572%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1                                        0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.448     0.904    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X4Y0           FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X4Y0           FDRE (Setup_fdre_C_D)       -0.095    31.905    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         31.905    
                         arrival time                          -0.904    
  -------------------------------------------------------------------
                         slack                                 31.001    





---------------------------------------------------------------------------------------------------
From Clock:  clk147
  To Clock:  sck_in

Setup :            0  Failing Endpoints,  Worst Slack        5.554ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (MaxDelay Path 6.782ns)
  Data Path Delay:        1.009ns  (logic 0.419ns (41.517%)  route 0.590ns (58.483%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.782ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3                                        0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.590     1.009    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X6Y2           FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.782     6.782    
    SLICE_X6Y2           FDRE (Setup_fdre_C_D)       -0.219     6.563    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.563    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.641ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (MaxDelay Path 6.782ns)
  Data Path Delay:        0.927ns  (logic 0.478ns (51.577%)  route 0.449ns (48.423%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.782ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1                                        0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.449     0.927    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X6Y0           FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.782     6.782    
    SLICE_X6Y0           FDRE (Setup_fdre_C_D)       -0.214     6.568    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.568    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                  5.641    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (MaxDelay Path 6.782ns)
  Data Path Delay:        0.875ns  (logic 0.419ns (47.889%)  route 0.456ns (52.111%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.782ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3                                        0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.456     0.875    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X6Y3           FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.782     6.782    
    SLICE_X6Y3           FDRE (Setup_fdre_C_D)       -0.218     6.564    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.564    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.718ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (MaxDelay Path 6.782ns)
  Data Path Delay:        1.017ns  (logic 0.518ns (50.948%)  route 0.499ns (49.052%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.782ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1                                        0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.499     1.017    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X6Y0           FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.782     6.782    
    SLICE_X6Y0           FDRE (Setup_fdre_C_D)       -0.047     6.735    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.735    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                  5.718    

Slack (MET) :             5.729ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (MaxDelay Path 6.782ns)
  Data Path Delay:        1.010ns  (logic 0.518ns (51.262%)  route 0.492ns (48.738%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.782ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1                                        0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.492     1.010    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X6Y2           FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.782     6.782    
    SLICE_X6Y2           FDRE (Setup_fdre_C_D)       -0.043     6.739    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.739    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                  5.729    

Slack (MET) :             5.777ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (MaxDelay Path 6.782ns)
  Data Path Delay:        0.910ns  (logic 0.456ns (50.096%)  route 0.454ns (49.904%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.782ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3                                        0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.454     0.910    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X4Y1           FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.782     6.782    
    SLICE_X4Y1           FDRE (Setup_fdre_C_D)       -0.095     6.687    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -0.910    
  -------------------------------------------------------------------
                         slack                                  5.777    

Slack (MET) :             5.836ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             sck_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.782ns  (MaxDelay Path 6.782ns)
  Data Path Delay:        0.899ns  (logic 0.456ns (50.744%)  route 0.443ns (49.256%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.782ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3                                        0.000     0.000 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.443     0.899    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X6Y3           FDRE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.782     6.782    
    SLICE_X6Y3           FDRE (Setup_fdre_C_D)       -0.047     6.735    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.735    
                         arrival time                          -0.899    
  -------------------------------------------------------------------
                         slack                                  5.836    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk147
  To Clock:  clk147

Setup :            0  Failing Endpoints,  Worst Slack        1.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.456ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.803ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk147 rise@6.782ns - clk147 rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 0.456ns (10.471%)  route 3.899ns (89.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.959ns = ( 15.740 - 6.782 ) 
    Source Clock Delay      (SCD):    9.585ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.630     9.585    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y2           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDPE (Prop_fdpe_C_Q)         0.456    10.041 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=60, routed)          3.899    13.940    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X16Y39         FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     6.782     6.782 r  
    M9                                                0.000     6.782 r  clk (IN)
                         net (fo=0)                   0.000     6.782    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.176 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.338    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.421 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    11.002    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.093 r  BUFG_inst/O
                         net (fo=1, routed)           1.453    12.547    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.630 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    14.208    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.299 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.441    15.740    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X16Y39         FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.445    16.185    
                         clock uncertainty           -0.037    16.148    
    SLICE_X16Y39         FDCE (Recov_fdce_C_CLR)     -0.405    15.743    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         15.743    
                         arrival time                         -13.940    
  -------------------------------------------------------------------
                         slack                                  1.803    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk147 rise@6.782ns - clk147 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.456ns (14.146%)  route 2.768ns (85.854%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.966ns = ( 15.747 - 6.782 ) 
    Source Clock Delay      (SCD):    9.585ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.630     9.585    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y2           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDPE (Prop_fdpe_C_Q)         0.456    10.041 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=60, routed)          2.768    12.808    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X26Y3          FDPE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     6.782     6.782 r  
    M9                                                0.000     6.782 r  clk (IN)
                         net (fo=0)                   0.000     6.782    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.176 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.338    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.421 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    11.002    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.093 r  BUFG_inst/O
                         net (fo=1, routed)           1.453    12.547    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.630 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    14.208    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.299 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.448    15.747    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X26Y3          FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.445    16.192    
                         clock uncertainty           -0.037    16.155    
    SLICE_X26Y3          FDPE (Recov_fdpe_C_PRE)     -0.361    15.794    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         15.794    
                         arrival time                         -12.808    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk147 rise@6.782ns - clk147 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.456ns (14.146%)  route 2.768ns (85.854%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.966ns = ( 15.747 - 6.782 ) 
    Source Clock Delay      (SCD):    9.585ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.630     9.585    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y2           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDPE (Prop_fdpe_C_Q)         0.456    10.041 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=60, routed)          2.768    12.808    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X26Y3          FDPE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     6.782     6.782 r  
    M9                                                0.000     6.782 r  clk (IN)
                         net (fo=0)                   0.000     6.782    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.176 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.338    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.421 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    11.002    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.093 r  BUFG_inst/O
                         net (fo=1, routed)           1.453    12.547    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.630 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    14.208    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.299 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.448    15.747    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X26Y3          FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.445    16.192    
                         clock uncertainty           -0.037    16.155    
    SLICE_X26Y3          FDPE (Recov_fdpe_C_PRE)     -0.361    15.794    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         15.794    
                         arrival time                         -12.808    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             3.330ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk147 rise@6.782ns - clk147 rise@0.000ns)
  Data Path Delay:        2.832ns  (logic 0.456ns (16.100%)  route 2.376ns (83.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.963ns = ( 15.744 - 6.782 ) 
    Source Clock Delay      (SCD):    9.585ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.630     9.585    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y2           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDPE (Prop_fdpe_C_Q)         0.456    10.041 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=60, routed)          2.376    12.417    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X20Y2          FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     6.782     6.782 r  
    M9                                                0.000     6.782 r  clk (IN)
                         net (fo=0)                   0.000     6.782    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.176 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.338    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.421 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    11.002    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.093 r  BUFG_inst/O
                         net (fo=1, routed)           1.453    12.547    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.630 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    14.208    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.299 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.445    15.744    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X20Y2          FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.445    16.189    
                         clock uncertainty           -0.037    16.152    
    SLICE_X20Y2          FDCE (Recov_fdce_C_CLR)     -0.405    15.747    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         15.747    
                         arrival time                         -12.417    
  -------------------------------------------------------------------
                         slack                                  3.330    

Slack (MET) :             3.889ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk147 rise@6.782ns - clk147 rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.456ns (19.458%)  route 1.888ns (80.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.961ns = ( 15.742 - 6.782 ) 
    Source Clock Delay      (SCD):    9.585ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.630     9.585    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y2           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDPE (Prop_fdpe_C_Q)         0.456    10.041 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=60, routed)          1.888    11.928    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X13Y0          FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     6.782     6.782 r  
    M9                                                0.000     6.782 r  clk (IN)
                         net (fo=0)                   0.000     6.782    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.176 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.338    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.421 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    11.002    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.093 r  BUFG_inst/O
                         net (fo=1, routed)           1.453    12.547    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.630 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    14.208    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.299 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.443    15.742    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X13Y0          FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.517    16.259    
                         clock uncertainty           -0.037    16.222    
    SLICE_X13Y0          FDCE (Recov_fdce_C_CLR)     -0.405    15.817    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         15.817    
                         arrival time                         -11.928    
  -------------------------------------------------------------------
                         slack                                  3.889    

Slack (MET) :             3.889ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk147 rise@6.782ns - clk147 rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.456ns (19.458%)  route 1.888ns (80.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.961ns = ( 15.742 - 6.782 ) 
    Source Clock Delay      (SCD):    9.585ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.630     9.585    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y2           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDPE (Prop_fdpe_C_Q)         0.456    10.041 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=60, routed)          1.888    11.928    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X13Y0          FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     6.782     6.782 r  
    M9                                                0.000     6.782 r  clk (IN)
                         net (fo=0)                   0.000     6.782    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.176 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.338    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.421 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    11.002    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.093 r  BUFG_inst/O
                         net (fo=1, routed)           1.453    12.547    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.630 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    14.208    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.299 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.443    15.742    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X13Y0          FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.517    16.259    
                         clock uncertainty           -0.037    16.222    
    SLICE_X13Y0          FDCE (Recov_fdce_C_CLR)     -0.405    15.817    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.817    
                         arrival time                         -11.928    
  -------------------------------------------------------------------
                         slack                                  3.889    

Slack (MET) :             3.921ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk147 rise@6.782ns - clk147 rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.456ns (19.357%)  route 1.900ns (80.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.961ns = ( 15.742 - 6.782 ) 
    Source Clock Delay      (SCD):    9.585ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.630     9.585    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y2           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDPE (Prop_fdpe_C_Q)         0.456    10.041 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=60, routed)          1.900    11.941    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X12Y2          FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     6.782     6.782 r  
    M9                                                0.000     6.782 r  clk (IN)
                         net (fo=0)                   0.000     6.782    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.176 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.338    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.421 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    11.002    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.093 r  BUFG_inst/O
                         net (fo=1, routed)           1.453    12.547    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.630 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    14.208    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.299 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.443    15.742    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X12Y2          FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.517    16.259    
                         clock uncertainty           -0.037    16.222    
    SLICE_X12Y2          FDCE (Recov_fdce_C_CLR)     -0.361    15.861    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.861    
                         arrival time                         -11.941    
  -------------------------------------------------------------------
                         slack                                  3.921    

Slack (MET) :             3.935ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk147 rise@6.782ns - clk147 rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.456ns (19.458%)  route 1.888ns (80.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.961ns = ( 15.742 - 6.782 ) 
    Source Clock Delay      (SCD):    9.585ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.630     9.585    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y2           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDPE (Prop_fdpe_C_Q)         0.456    10.041 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=60, routed)          1.888    11.928    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X13Y0          FDPE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     6.782     6.782 r  
    M9                                                0.000     6.782 r  clk (IN)
                         net (fo=0)                   0.000     6.782    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.176 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.338    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.421 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    11.002    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.093 r  BUFG_inst/O
                         net (fo=1, routed)           1.453    12.547    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.630 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    14.208    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.299 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.443    15.742    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X13Y0          FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.517    16.259    
                         clock uncertainty           -0.037    16.222    
    SLICE_X13Y0          FDPE (Recov_fdpe_C_PRE)     -0.359    15.863    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.863    
                         arrival time                         -11.928    
  -------------------------------------------------------------------
                         slack                                  3.935    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk147 rise@6.782ns - clk147 rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.456ns (19.357%)  route 1.900ns (80.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.961ns = ( 15.742 - 6.782 ) 
    Source Clock Delay      (SCD):    9.585ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.630     9.585    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y2           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDPE (Prop_fdpe_C_Q)         0.456    10.041 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=60, routed)          1.900    11.941    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X12Y2          FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     6.782     6.782 r  
    M9                                                0.000     6.782 r  clk (IN)
                         net (fo=0)                   0.000     6.782    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.176 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.338    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.421 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    11.002    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.093 r  BUFG_inst/O
                         net (fo=1, routed)           1.453    12.547    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.630 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    14.208    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.299 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.443    15.742    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X12Y2          FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.517    16.259    
                         clock uncertainty           -0.037    16.222    
    SLICE_X12Y2          FDCE (Recov_fdce_C_CLR)     -0.319    15.903    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.903    
                         arrival time                         -11.941    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             4.134ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.782ns  (clk147 rise@6.782ns - clk147 rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.456ns (21.729%)  route 1.643ns (78.271%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.961ns = ( 15.742 - 6.782 ) 
    Source Clock Delay      (SCD):    9.585ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.698    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.786 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.660     4.447    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     4.543 r  BUFG_inst/O
                         net (fo=1, routed)           1.571     6.114    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     6.202 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.656     7.858    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.954 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.630     9.585    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y2           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDPE (Prop_fdpe_C_Q)         0.456    10.041 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=60, routed)          1.643    11.683    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X11Y6          FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     6.782     6.782 r  
    M9                                                0.000     6.782 r  clk (IN)
                         net (fo=0)                   0.000     6.782    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     8.176 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     9.338    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.421 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           1.581    11.002    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091    11.093 r  BUFG_inst/O
                         net (fo=1, routed)           1.453    12.547    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.630 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           1.578    14.208    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.299 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       1.443    15.742    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X11Y6          FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.517    16.259    
                         clock uncertainty           -0.037    16.222    
    SLICE_X11Y6          FDCE (Recov_fdce_C_CLR)     -0.405    15.817    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.817    
                         arrival time                         -11.683    
  -------------------------------------------------------------------
                         slack                                  4.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk147 rise@0.000ns - clk147 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.148ns (43.184%)  route 0.195ns (56.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.797ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.828ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.592     2.934    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X2Y1           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDPE (Prop_fdpe_C_Q)         0.148     3.082 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.195     3.277    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X7Y2           FDPE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.861     3.797    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y2           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.828     2.969    
    SLICE_X7Y2           FDPE (Remov_fdpe_C_PRE)     -0.148     2.821    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.821    
                         arrival time                           3.277    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk147 rise@0.000ns - clk147 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.148ns (38.804%)  route 0.233ns (61.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.798ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.592     2.934    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X2Y1           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDPE (Prop_fdpe_C_Q)         0.148     3.082 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.233     3.316    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X1Y3           FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.862     3.798    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y3           FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.849     2.949    
    SLICE_X1Y3           FDCE (Remov_fdce_C_CLR)     -0.145     2.804    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           3.316    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk147 rise@0.000ns - clk147 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.148ns (38.804%)  route 0.233ns (61.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.798ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.592     2.934    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X2Y1           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDPE (Prop_fdpe_C_Q)         0.148     3.082 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.233     3.316    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X1Y3           FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.862     3.798    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y3           FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.849     2.949    
    SLICE_X1Y3           FDCE (Remov_fdce_C_CLR)     -0.145     2.804    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           3.316    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk147 rise@0.000ns - clk147 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.141ns (18.398%)  route 0.625ns (81.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.769ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.828ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.591     2.933    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y2           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDPE (Prop_fdpe_C_Q)         0.141     3.074 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=60, routed)          0.625     3.700    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X10Y1          FDPE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.833     3.769    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X10Y1          FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.828     2.941    
    SLICE_X10Y1          FDPE (Remov_fdpe_C_PRE)     -0.071     2.870    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.870    
                         arrival time                           3.700    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk147 rise@0.000ns - clk147 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.141ns (18.398%)  route 0.625ns (81.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.769ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.828ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.591     2.933    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y2           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDPE (Prop_fdpe_C_Q)         0.141     3.074 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=60, routed)          0.625     3.700    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X10Y1          FDPE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.833     3.769    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X10Y1          FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.828     2.941    
    SLICE_X10Y1          FDPE (Remov_fdpe_C_PRE)     -0.071     2.870    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.870    
                         arrival time                           3.700    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk147 rise@0.000ns - clk147 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.141ns (18.398%)  route 0.625ns (81.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.769ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.828ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.591     2.933    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y2           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDPE (Prop_fdpe_C_Q)         0.141     3.074 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=60, routed)          0.625     3.700    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X10Y1          FDPE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.833     3.769    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X10Y1          FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.828     2.941    
    SLICE_X10Y1          FDPE (Remov_fdpe_C_PRE)     -0.071     2.870    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.870    
                         arrival time                           3.700    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk147 rise@0.000ns - clk147 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.141ns (18.398%)  route 0.625ns (81.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.769ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.828ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.591     2.933    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y2           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDPE (Prop_fdpe_C_Q)         0.141     3.074 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=60, routed)          0.625     3.700    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X10Y1          FDPE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.833     3.769    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X10Y1          FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.828     2.941    
    SLICE_X10Y1          FDPE (Remov_fdpe_C_PRE)     -0.071     2.870    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.870    
                         arrival time                           3.700    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk147 rise@0.000ns - clk147 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.141ns (18.398%)  route 0.625ns (81.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.769ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.828ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.591     2.933    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y2           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDPE (Prop_fdpe_C_Q)         0.141     3.074 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=60, routed)          0.625     3.700    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X10Y1          FDPE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.833     3.769    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X10Y1          FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.828     2.941    
    SLICE_X10Y1          FDPE (Remov_fdpe_C_PRE)     -0.071     2.870    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.870    
                         arrival time                           3.700    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk147 rise@0.000ns - clk147 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.141ns (18.451%)  route 0.623ns (81.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.769ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.828ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.591     2.933    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y2           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDPE (Prop_fdpe_C_Q)         0.141     3.074 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=60, routed)          0.623     3.697    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X9Y0           FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.833     3.769    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X9Y0           FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.828     2.941    
    SLICE_X9Y0           FDCE (Remov_fdce_C_CLR)     -0.092     2.849    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.849    
                         arrival time                           3.697    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
                            (removal check against rising-edge clock clk147  {rise@0.000ns fall@3.391ns period=6.782ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk147 rise@0.000ns - clk147 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.141ns (18.451%)  route 0.623ns (81.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.769ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.828ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.673    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.723 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.486     1.209    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.235 r  BUFG_inst/O
                         net (fo=1, routed)           0.547     1.782    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.832 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.485     2.317    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.343 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.591     2.933    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y2           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDPE (Prop_fdpe_C_Q)         0.141     3.074 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=60, routed)          0.623     3.697    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X9Y0           FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk147 rise edge)     0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.901    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.954 r  MMCME2_24/CLKOUT0
                         net (fo=2, routed)           0.530     1.484    clk24
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029     1.513 r  BUFG_inst/O
                         net (fo=1, routed)           0.815     2.327    clk24buf
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.380 r  MMCME2_147/CLKOUT0
                         net (fo=1, routed)           0.528     2.908    clk147
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.937 r  clk147_BUFG_inst/O
                         net (fo=14222, routed)       0.833     3.769    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X9Y0           FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism             -0.828     2.941    
    SLICE_X9Y0           FDCE (Remov_fdce_C_CLR)     -0.092     2.849    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.849    
                         arrival time                           3.697    
  -------------------------------------------------------------------
                         slack                                  0.848    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sck_in
  To Clock:  sck_in

Setup :            0  Failing Endpoints,  Worst Slack       30.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.044ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.456ns (30.894%)  route 1.020ns (69.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 36.853 - 32.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.139     3.609    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.705 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.631     5.337    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y0           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDPE (Prop_fdpe_C_Q)         0.456     5.793 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=24, routed)          1.020     6.813    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y2           FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.851    35.251    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    35.342 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.511    36.853    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y2           FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.443    37.297    
                         clock uncertainty           -0.035    37.261    
    SLICE_X4Y2           FDCE (Recov_fdce_C_CLR)     -0.405    36.856    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         36.856    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                 30.044    

Slack (MET) :             30.044ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.456ns (30.894%)  route 1.020ns (69.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 36.853 - 32.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.139     3.609    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.705 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.631     5.337    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y0           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDPE (Prop_fdpe_C_Q)         0.456     5.793 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=24, routed)          1.020     6.813    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y2           FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.851    35.251    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    35.342 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.511    36.853    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y2           FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.443    37.297    
                         clock uncertainty           -0.035    37.261    
    SLICE_X4Y2           FDCE (Recov_fdce_C_CLR)     -0.405    36.856    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         36.856    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                 30.044    

Slack (MET) :             30.044ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.456ns (30.894%)  route 1.020ns (69.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 36.853 - 32.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.139     3.609    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.705 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.631     5.337    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y0           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDPE (Prop_fdpe_C_Q)         0.456     5.793 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=24, routed)          1.020     6.813    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y2           FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.851    35.251    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    35.342 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.511    36.853    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y2           FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.443    37.297    
                         clock uncertainty           -0.035    37.261    
    SLICE_X4Y2           FDCE (Recov_fdce_C_CLR)     -0.405    36.856    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         36.856    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                 30.044    

Slack (MET) :             30.044ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.456ns (30.894%)  route 1.020ns (69.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 36.853 - 32.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.139     3.609    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.705 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.631     5.337    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y0           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDPE (Prop_fdpe_C_Q)         0.456     5.793 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=24, routed)          1.020     6.813    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y2           FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.851    35.251    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    35.342 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.511    36.853    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y2           FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.443    37.297    
                         clock uncertainty           -0.035    37.261    
    SLICE_X4Y2           FDCE (Recov_fdce_C_CLR)     -0.405    36.856    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         36.856    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                 30.044    

Slack (MET) :             30.044ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.456ns (30.894%)  route 1.020ns (69.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 36.853 - 32.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.139     3.609    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.705 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.631     5.337    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y0           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDPE (Prop_fdpe_C_Q)         0.456     5.793 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=24, routed)          1.020     6.813    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y2           FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.851    35.251    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    35.342 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.511    36.853    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y2           FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.443    37.297    
                         clock uncertainty           -0.035    37.261    
    SLICE_X4Y2           FDCE (Recov_fdce_C_CLR)     -0.405    36.856    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         36.856    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                 30.044    

Slack (MET) :             30.044ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.456ns (30.894%)  route 1.020ns (69.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 36.853 - 32.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.139     3.609    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.705 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.631     5.337    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y0           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDPE (Prop_fdpe_C_Q)         0.456     5.793 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=24, routed)          1.020     6.813    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y2           FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.851    35.251    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    35.342 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.511    36.853    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y2           FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.443    37.297    
                         clock uncertainty           -0.035    37.261    
    SLICE_X4Y2           FDCE (Recov_fdce_C_CLR)     -0.405    36.856    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         36.856    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                 30.044    

Slack (MET) :             30.044ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.456ns (30.894%)  route 1.020ns (69.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 36.853 - 32.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.139     3.609    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.705 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.631     5.337    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y0           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDPE (Prop_fdpe_C_Q)         0.456     5.793 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=24, routed)          1.020     6.813    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y2           FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.851    35.251    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    35.342 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.511    36.853    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y2           FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
                         clock pessimism              0.443    37.297    
                         clock uncertainty           -0.035    37.261    
    SLICE_X4Y2           FDCE (Recov_fdce_C_CLR)     -0.405    36.856    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.856    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                 30.044    

Slack (MET) :             30.090ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.456ns (30.894%)  route 1.020ns (69.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 36.853 - 32.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.139     3.609    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.705 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.631     5.337    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y0           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDPE (Prop_fdpe_C_Q)         0.456     5.793 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=24, routed)          1.020     6.813    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X4Y2           FDPE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.851    35.251    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    35.342 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.511    36.853    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X4Y2           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.443    37.297    
                         clock uncertainty           -0.035    37.261    
    SLICE_X4Y2           FDPE (Recov_fdpe_C_PRE)     -0.359    36.902    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         36.902    
                         arrival time                          -6.813    
  -------------------------------------------------------------------
                         slack                                 30.090    

Slack (MET) :             30.299ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.478ns (43.055%)  route 0.632ns (56.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 36.854 - 32.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.139     3.609    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.705 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.631     5.337    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y0           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDPE (Prop_fdpe_C_Q)         0.478     5.815 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.632     6.447    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y2           FDPE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.851    35.251    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    35.342 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.512    36.854    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y2           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.457    37.312    
                         clock uncertainty           -0.035    37.276    
    SLICE_X0Y2           FDPE (Recov_fdpe_C_PRE)     -0.530    36.746    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         36.746    
                         arrival time                          -6.447    
  -------------------------------------------------------------------
                         slack                                 30.299    

Slack (MET) :             30.345ns  (required time - arrival time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (sck_in rise@32.000ns - sck_in rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.419ns (39.537%)  route 0.641ns (60.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 36.853 - 32.000 ) 
    Source Clock Delay      (SCD):    5.337ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           2.139     3.609    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.705 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.631     5.337    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y0           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDPE (Prop_fdpe_C_Q)         0.419     5.756 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.641     6.396    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X0Y4           FDPE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)    32.000    32.000 r  
    N15                                               0.000    32.000 r  sck_in (IN)
                         net (fo=0)                   0.000    32.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         1.400    33.400 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.851    35.251    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    35.342 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.511    36.853    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X0Y4           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.457    37.311    
                         clock uncertainty           -0.035    37.275    
    SLICE_X0Y4           FDPE (Recov_fdpe_C_PRE)     -0.534    36.741    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         36.741    
                         arrival time                          -6.396    
  -------------------------------------------------------------------
                         slack                                 30.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.063%)  route 0.211ns (59.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.892     1.130    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.156 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.592     1.748    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y0           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDPE (Prop_fdpe_C_Q)         0.141     1.889 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=24, routed)          0.211     2.100    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y0           FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.028     1.454    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.483 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.861     2.344    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y0           FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.561     1.783    
    SLICE_X5Y0           FDCE (Remov_fdce_C_CLR)     -0.092     1.691    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.063%)  route 0.211ns (59.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.892     1.130    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.156 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.592     1.748    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y0           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDPE (Prop_fdpe_C_Q)         0.141     1.889 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=24, routed)          0.211     2.100    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y0           FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.028     1.454    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.483 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.861     2.344    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y0           FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                         clock pessimism             -0.561     1.783    
    SLICE_X5Y0           FDCE (Remov_fdce_C_CLR)     -0.092     1.691    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.063%)  route 0.211ns (59.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.892     1.130    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.156 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.592     1.748    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y0           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDPE (Prop_fdpe_C_Q)         0.141     1.889 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=24, routed)          0.211     2.100    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y0           FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.028     1.454    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.483 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.861     2.344    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y0           FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                         clock pessimism             -0.561     1.783    
    SLICE_X5Y0           FDCE (Remov_fdce_C_CLR)     -0.092     1.691    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.063%)  route 0.211ns (59.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.892     1.130    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.156 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.592     1.748    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y0           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDPE (Prop_fdpe_C_Q)         0.141     1.889 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=24, routed)          0.211     2.100    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y0           FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.028     1.454    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.483 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.861     2.344    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y0           FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism             -0.561     1.783    
    SLICE_X5Y0           FDCE (Remov_fdce_C_CLR)     -0.092     1.691    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.063%)  route 0.211ns (59.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.892     1.130    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.156 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.592     1.748    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y0           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDPE (Prop_fdpe_C_Q)         0.141     1.889 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=24, routed)          0.211     2.100    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y0           FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.028     1.454    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.483 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.861     2.344    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y0           FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism             -0.561     1.783    
    SLICE_X5Y0           FDCE (Remov_fdce_C_CLR)     -0.092     1.691    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.063%)  route 0.211ns (59.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.892     1.130    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.156 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.592     1.748    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y0           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDPE (Prop_fdpe_C_Q)         0.141     1.889 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=24, routed)          0.211     2.100    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y0           FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.028     1.454    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.483 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.861     2.344    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y0           FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                         clock pessimism             -0.561     1.783    
    SLICE_X5Y0           FDCE (Remov_fdce_C_CLR)     -0.092     1.691    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.063%)  route 0.211ns (59.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.344ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.561ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.892     1.130    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.156 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.592     1.748    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y0           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDPE (Prop_fdpe_C_Q)         0.141     1.889 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=24, routed)          0.211     2.100    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X5Y0           FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.028     1.454    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.483 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.861     2.344    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X5Y0           FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                         clock pessimism             -0.561     1.783    
    SLICE_X5Y0           FDCE (Remov_fdce_C_CLR)     -0.092     1.691    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.329%)  route 0.209ns (59.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.892     1.130    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.156 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.592     1.748    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y0           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDPE (Prop_fdpe_C_Q)         0.141     1.889 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=24, routed)          0.209     2.097    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y1           FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.028     1.454    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.483 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.863     2.346    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X3Y1           FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.582     1.764    
    SLICE_X3Y1           FDCE (Remov_fdce_C_CLR)     -0.092     1.672    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.658%)  route 0.176ns (54.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.892     1.130    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.156 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.592     1.748    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y0           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDPE (Prop_fdpe_C_Q)         0.148     1.896 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.176     2.072    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y0           FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.028     1.454    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.483 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.863     2.346    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y0           FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.582     1.764    
    SLICE_X0Y0           FDCE (Remov_fdce_C_CLR)     -0.145     1.619    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock sck_in  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sck_in rise@0.000ns - sck_in rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.658%)  route 0.176ns (54.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.346ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.582ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           0.892     1.130    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.156 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.592     1.748    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y0           FDPE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDPE (Prop_fdpe_C_Q)         0.148     1.896 f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.176     2.072    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X0Y0           FDCE                                         f  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sck_in rise edge)     0.000     0.000 r  
    N15                                               0.000     0.000 r  sck_in (IN)
                         net (fo=0)                   0.000     0.000    sck_in
    N15                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  sck_in_IBUF_inst/O
                         net (fo=1, routed)           1.028     1.454    sck_in_IBUF
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.483 r  sck_in_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.863     2.346    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y0           FDCE                                         r  cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.582     1.764    
    SLICE_X0Y0           FDCE (Remov_fdce_C_CLR)     -0.145     1.619    cmd_input/cc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.453    





