// Seed: 2147663342
module module_0 (
    output uwire id_0,
    input  wire  id_1
);
  wire id_3;
  wire id_4;
  assign id_0 = 1;
  wand id_5 = 1 + id_1;
  wire id_6;
  wire id_7;
  assign id_0 = (id_1);
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    input logic id_2,
    output tri0 id_3,
    output supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output wor id_7,
    input wand id_8
);
  supply0 id_10;
  function void id_11;
    begin
      id_11 = #1 id_2;
      if (1'd0 & 1) id_3 = id_10;
      else id_4 = 1'b0;
    end
  endfunction
  module_0(
      id_0, id_6
  );
endmodule
