# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do ALU_N_bits_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying C:/intelFPGA/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/amv22/Dev/TEC/CE3201_LAB01/Laboratorio\ #2/Code {C:/Users/amv22/Dev/TEC/CE3201_LAB01/Laboratorio #2/Code/ALU_N_bits.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:58:17 on Mar 27,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/amv22/Dev/TEC/CE3201_LAB01/Laboratorio #2/Code" C:/Users/amv22/Dev/TEC/CE3201_LAB01/Laboratorio #2/Code/ALU_N_bits.sv 
# -- Compiling module ALU_N_bits
# -- Compiling module multiplier_cla
# -- Compiling module carry_lookahead_adder
# 
# Top level modules:
# 	ALU_N_bits
# 	multiplier_cla
# End time: 21:58:17 on Mar 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/amv22/Dev/TEC/CE3201_LAB01/Laboratorio\ #2/Code {C:/Users/amv22/Dev/TEC/CE3201_LAB01/Laboratorio #2/Code/mux10.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:58:17 on Mar 27,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/amv22/Dev/TEC/CE3201_LAB01/Laboratorio #2/Code" C:/Users/amv22/Dev/TEC/CE3201_LAB01/Laboratorio #2/Code/mux10.sv 
# -- Compiling module mux10
# 
# Top level modules:
# 	mux10
# End time: 21:58:17 on Mar 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/amv22/Dev/TEC/CE3201_LAB01/Laboratorio\ #2/Code {C:/Users/amv22/Dev/TEC/CE3201_LAB01/Laboratorio #2/Code/sum.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:58:17 on Mar 27,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/amv22/Dev/TEC/CE3201_LAB01/Laboratorio #2/Code" C:/Users/amv22/Dev/TEC/CE3201_LAB01/Laboratorio #2/Code/sum.sv 
# -- Compiling module full_adder
# -- Compiling module ripple_carry_adder_N_bits
# 
# Top level modules:
# 	ripple_carry_adder_N_bits
# End time: 21:58:17 on Mar 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/amv22/Dev/TEC/CE3201_LAB01/Laboratorio\ #2/Code {C:/Users/amv22/Dev/TEC/CE3201_LAB01/Laboratorio #2/Code/multiplier_cla_tb.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:58:17 on Mar 27,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/amv22/Dev/TEC/CE3201_LAB01/Laboratorio #2/Code" C:/Users/amv22/Dev/TEC/CE3201_LAB01/Laboratorio #2/Code/multiplier_cla_tb.sv 
# -- Compiling module multiplier_cla_tb
# 
# Top level modules:
# 	multiplier_cla_tb
# End time: 21:58:17 on Mar 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  multiplier_cla_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" multiplier_cla_tb 
# Start time: 21:58:17 on Mar 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.multiplier_cla_tb(fast)
# Loading work.multiplier_cla(fast)
# Loading work.carry_lookahead_adder(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Iniciando pruebas...
# Prueba 1:          2 *          1 =                    2
# Prueba 2:         10 *          3 =                   30
# Prueba 3:        165 *         15 =                 2475
# Prueba 4:       4660 *         42 =               195720
# Prueba 5:     703710 *         18 =             12666780
# Causality operation skipped due to absence of debug database file
# image file format "bmp" is unknown
