0.6
2019.2
Nov  6 2019
21:57:16
D:/GitHub/VBTech/VBTech/FIFO_2clock/FIFO_2clock.sim/sim_1/synth/timing/xsim/testbench_time_synth.v,1652424672,verilog,,D:/GitHub/VBTech/VBTech/FIFO_2clock/FIFO_2clock.srcs/sim_1/new/testbench.v,,IBUF_HD78;IBUF_HD79;IBUF_HD80;IBUF_HD81;IBUF_HD82;IBUF_HD83;IBUF_HD84;IBUF_HD85;IBUF_HD86;IBUF_HD87;IBUF_HD88;IBUF_HD89;IBUF_HD90;IBUF_UNIQ_BASE_;fifo;glbl;ram;status_signal,,,,,,,,
D:/GitHub/VBTech/VBTech/FIFO_2clock/FIFO_2clock.srcs/sim_1/new/testbench.v,1652423027,verilog,,,,testbench,,,,,,,,
