--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 51593613 paths analyzed, 1003 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.403ns.
--------------------------------------------------------------------------------
Slack:                  0.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.375ns (Levels of Logic = 10)
  Clock Path Skew:      0.007ns (0.662 - 0.655)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0_1 to gl/gc/M_tiles_type_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.CQ       Tcko                  0.525   gl/gc/M_player_pos_q_0_1
                                                       gl/gc/M_player_pos_q_0_1
    SLICE_X13Y34.D3      net (fanout=18)       1.086   gl/gc/M_player_pos_q_0_1
    SLICE_X13Y34.D       Tilo                  0.259   gl/gc/n2469[1]
                                                       gl/gc/n2469<1>1
    SLICE_X14Y32.BX      net (fanout=2)        0.898   gl/gc/n2469[1]
    SLICE_X14Y32.CMUX    Taxc                  0.340   gl/gc/Maddsub_n25851_Madd2_cy[4]
                                                       gl/gc/Maddsub_n25851_Madd2_cy<4>
    SLICE_X6Y25.C3       net (fanout=66)       1.653   gl/gc/Maddsub_n25851_3
    SLICE_X6Y25.CMUX     Tilo                  0.403   gl/gc/Sh125012
                                                       gl/gc/Sh125011_G
                                                       gl/gc/Sh125011
    SLICE_X6Y25.A1       net (fanout=1)        1.794   gl/gc/Sh125011
    SLICE_X6Y25.A        Tilo                  0.235   gl/gc/Sh125012
                                                       gl/gc/Sh125013
    SLICE_X9Y34.A6       net (fanout=1)        1.091   gl/gc/Sh125013
    SLICE_X9Y34.A        Tilo                  0.259   gl/gc/Sh125017
                                                       gl/gc/Sh125019
    SLICE_X13Y32.A6      net (fanout=2)        0.878   gl/gc/Sh12501
    SLICE_X13Y32.A       Tilo                  0.259   gl/gc/N2260
                                                       gl/gc/Sh12523
    SLICE_X12Y40.C4      net (fanout=35)       1.239   gl/gc/Sh1252
    SLICE_X12Y40.C       Tilo                  0.255   gl/gc/Mmux_M_tiles_type_d8516
                                                       gl/gc/Mmux_M_tiles_type_d123511
    SLICE_X15Y11.D1      net (fanout=47)       5.477   gl/gc/Mmux_M_tiles_type_d12351
    SLICE_X15Y11.D       Tilo                  0.259   gl/gc/N1266
                                                       gl/gc/Mmux_M_tiles_type_d3210_SW1
    SLICE_X17Y11.D3      net (fanout=2)        0.601   gl/gc/N1266
    SLICE_X17Y11.D       Tilo                  0.259   gl/gc/N2050
                                                       gl/gc/Mmux_M_tiles_type_d3211_SW1
    SLICE_X12Y15.D1      net (fanout=1)        1.266   gl/gc/N2050
    SLICE_X12Y15.CLK     Tas                   0.339   gl/gc/M_tiles_type_q[18]
                                                       gl/gc/Mmux_M_tiles_type_d3212
                                                       gl/gc/M_tiles_type_q_18
    -------------------------------------------------  ---------------------------
    Total                                     19.375ns (3.392ns logic, 15.983ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  0.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.375ns (Levels of Logic = 10)
  Clock Path Skew:      0.013ns (0.662 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1 to gl/gc/M_tiles_type_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y28.AQ      Tcko                  0.476   gl/gc/M_player_pos_q[1]
                                                       gl/gc/M_player_pos_q_1
    SLICE_X13Y34.D6      net (fanout=140)      1.135   gl/gc/M_player_pos_q[1]
    SLICE_X13Y34.D       Tilo                  0.259   gl/gc/n2469[1]
                                                       gl/gc/n2469<1>1
    SLICE_X14Y32.BX      net (fanout=2)        0.898   gl/gc/n2469[1]
    SLICE_X14Y32.CMUX    Taxc                  0.340   gl/gc/Maddsub_n25851_Madd2_cy[4]
                                                       gl/gc/Maddsub_n25851_Madd2_cy<4>
    SLICE_X6Y25.C3       net (fanout=66)       1.653   gl/gc/Maddsub_n25851_3
    SLICE_X6Y25.CMUX     Tilo                  0.403   gl/gc/Sh125012
                                                       gl/gc/Sh125011_G
                                                       gl/gc/Sh125011
    SLICE_X6Y25.A1       net (fanout=1)        1.794   gl/gc/Sh125011
    SLICE_X6Y25.A        Tilo                  0.235   gl/gc/Sh125012
                                                       gl/gc/Sh125013
    SLICE_X9Y34.A6       net (fanout=1)        1.091   gl/gc/Sh125013
    SLICE_X9Y34.A        Tilo                  0.259   gl/gc/Sh125017
                                                       gl/gc/Sh125019
    SLICE_X13Y32.A6      net (fanout=2)        0.878   gl/gc/Sh12501
    SLICE_X13Y32.A       Tilo                  0.259   gl/gc/N2260
                                                       gl/gc/Sh12523
    SLICE_X12Y40.C4      net (fanout=35)       1.239   gl/gc/Sh1252
    SLICE_X12Y40.C       Tilo                  0.255   gl/gc/Mmux_M_tiles_type_d8516
                                                       gl/gc/Mmux_M_tiles_type_d123511
    SLICE_X15Y11.D1      net (fanout=47)       5.477   gl/gc/Mmux_M_tiles_type_d12351
    SLICE_X15Y11.D       Tilo                  0.259   gl/gc/N1266
                                                       gl/gc/Mmux_M_tiles_type_d3210_SW1
    SLICE_X17Y11.D3      net (fanout=2)        0.601   gl/gc/N1266
    SLICE_X17Y11.D       Tilo                  0.259   gl/gc/N2050
                                                       gl/gc/Mmux_M_tiles_type_d3211_SW1
    SLICE_X12Y15.D1      net (fanout=1)        1.266   gl/gc/N2050
    SLICE_X12Y15.CLK     Tas                   0.339   gl/gc/M_tiles_type_q[18]
                                                       gl/gc/Mmux_M_tiles_type_d3212
                                                       gl/gc/M_tiles_type_q_18
    -------------------------------------------------  ---------------------------
    Total                                     19.375ns (3.343ns logic, 16.032ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  0.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_12 (FF)
  Destination:          gl/gc/M_tiles_type_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.397ns (Levels of Logic = 12)
  Clock Path Skew:      0.039ns (0.755 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_12 to gl/gc/M_tiles_type_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.CQ      Tcko                  0.525   gl/gc/M_tiles_type_q[12]
                                                       gl/gc/M_tiles_type_q_12
    SLICE_X13Y42.A1      net (fanout=8)        2.602   gl/gc/M_tiles_type_q[12]
    SLICE_X13Y42.A       Tilo                  0.259   gl/gc/N515
                                                       gl/gc/Sh143011
    SLICE_X15Y42.B2      net (fanout=4)        0.949   gl/gc/Sh14301
    SLICE_X15Y42.B       Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<26>1
                                                       gl/gc/Sh5831_SW0
    SLICE_X15Y42.A2      net (fanout=1)        2.017   gl/gc/N513
    SLICE_X15Y42.A       Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<26>1
                                                       gl/gc/Sh5831
    SLICE_X14Y33.C1      net (fanout=1)        1.217   gl/gc/Sh5831
    SLICE_X14Y33.C       Tilo                  0.235   gl/gc/Sh5834
                                                       gl/gc/Sh5835
    SLICE_X15Y33.A6      net (fanout=2)        0.269   gl/gc/Sh5835
    SLICE_X15Y33.A       Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<45>1211
                                                       gl/gc/Sh58316
    SLICE_X11Y21.D3      net (fanout=86)       2.317   gl/gc/Sh583
    SLICE_X11Y21.D       Tilo                  0.259   gl/gc/down_M_down_cond_q[0]_AND_1864_o100112
                                                       gl/gc/down_M_down_cond_q[0]_AND_1864_o10011_3
    SLICE_X14Y27.B3      net (fanout=23)       1.304   gl/gc/down_M_down_cond_q[0]_AND_1864_o100112
    SLICE_X14Y27.B       Tilo                  0.235   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<10>1733
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<0>2411
    SLICE_X20Y52.C4      net (fanout=4)        2.393   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<0>241
    SLICE_X20Y52.C       Tilo                  0.255   gl/gc/_n4897
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<6>133_SW1
    SLICE_X20Y51.A1      net (fanout=1)        0.750   gl/gc/N125
    SLICE_X20Y51.A       Tilo                  0.254   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<6>_mmx_out3
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<6>133
    SLICE_X20Y51.B6      net (fanout=7)        0.164   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<6>_mmx_out1
    SLICE_X20Y51.B       Tilo                  0.254   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<6>_mmx_out3
                                                       gl/gc/Mmux_M_tiles_type_d2243_SW0
    SLICE_X21Y51.B1      net (fanout=1)        0.976   gl/gc/N1055
    SLICE_X21Y51.B       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d224
                                                       gl/gc/Mmux_M_tiles_type_d2244
    SLICE_X21Y49.A1      net (fanout=1)        0.754   gl/gc/Mmux_M_tiles_type_d2243
    SLICE_X21Y49.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[7]
                                                       gl/gc/Mmux_M_tiles_type_d2249
                                                       gl/gc/M_tiles_type_q_6
    -------------------------------------------------  ---------------------------
    Total                                     19.397ns (3.685ns logic, 15.712ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  0.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_28 (FF)
  Destination:          gl/gc/M_player_pos_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.295ns (Levels of Logic = 11)
  Clock Path Skew:      -0.052ns (0.630 - 0.682)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_28 to gl/gc/M_player_pos_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y52.DQ      Tcko                  0.476   gl/gc/M_tiles_type_q[28]
                                                       gl/gc/M_tiles_type_q_28
    SLICE_X9Y32.C4       net (fanout=10)       2.776   gl/gc/M_tiles_type_q[28]
    SLICE_X9Y32.C        Tilo                  0.259   gl/gc/M_player_pos_q[3]
                                                       gl/gc/Sh10911
    SLICE_X10Y28.A1      net (fanout=2)        1.307   gl/gc/Sh1091
    SLICE_X10Y28.A       Tilo                  0.235   gl/gc/M_player_pos_q[1]
                                                       gl/gc/Sh258611
    SLICE_X9Y28.B2       net (fanout=1)        0.865   gl/gc/Sh258611
    SLICE_X9Y28.B        Tilo                  0.259   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/Sh258615
    SLICE_X9Y28.A6       net (fanout=1)        0.414   gl/gc/Sh258615
    SLICE_X9Y28.A        Tilo                  0.259   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/Sh258618
    SLICE_X9Y31.D3       net (fanout=8)        0.820   gl/gc/Sh25861
    SLICE_X9Y31.D        Tilo                  0.259   gl/gc/M_player_pos_q_2_3
                                                       gl/gc/Sh25866
    SLICE_X7Y28.B6       net (fanout=34)       0.703   gl/gc/Sh2586
    SLICE_X7Y28.B        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d1001312
                                                       gl/gc/_n3424<83>1
    SLICE_X15Y35.B3      net (fanout=157)      2.030   gl/gc/_n3424
    SLICE_X15Y35.B       Tilo                  0.259   gl/gc/left_M_left_cond_q[0]_AND_1903_o1143
                                                       gl/gc/left_M_left_cond_q[0]_AND_1903_o103211
    SLICE_X15Y35.C5      net (fanout=5)        0.707   gl/gc/left_M_left_cond_q[0]_AND_1903_o1012
    SLICE_X15Y35.C       Tilo                  0.259   gl/gc/left_M_left_cond_q[0]_AND_1903_o1143
                                                       gl/gc/left_M_left_cond_q[0]_AND_1903_o12131
    SLICE_X5Y26.A3       net (fanout=2)        2.152   gl/gc/left_M_left_cond_q[0]_AND_1903_o1213
    SLICE_X5Y26.A        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d100252
                                                       gl/gc/left_M_left_cond_q[0]_AND_1903_o91
    SLICE_X8Y32.B3       net (fanout=2)        1.216   gl/gc/left_M_left_cond_q[0]_AND_1903_o_mmx_out151
    SLICE_X8Y32.B        Tilo                  0.254   gl/gc/M_player_pos_q[4]
                                                       gl/gc/level_state[2]_GND_13_o_equal_213_o311
    SLICE_X8Y32.D1       net (fanout=2)        0.605   gl/gc/level_state[2]_GND_13_o_equal_213_o_mmx_out31
    SLICE_X8Y32.CMUX     Topdc                 0.456   gl/gc/M_player_pos_q[4]
                                                       gl/gc/Mmux_M_player_pos_d154_F
                                                       gl/gc/Mmux_M_player_pos_d154
    SLICE_X8Y32.DX       net (fanout=3)        2.122   gl/gc/M_player_pos_d[4]
    SLICE_X8Y32.CLK      Tdick                 0.085   gl/gc/M_player_pos_q[4]
                                                       gl/gc/M_player_pos_q_4
    -------------------------------------------------  ---------------------------
    Total                                     19.295ns (3.578ns logic, 15.717ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  0.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_2 (FF)
  Destination:          gl/gc/M_tiles_type_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.361ns (Levels of Logic = 6)
  Clock Path Skew:      0.016ns (0.662 - 0.646)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_2 to gl/gc/M_tiles_type_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.CQ       Tcko                  0.430   gl/gc/M_player_pos_q[2]
                                                       gl/gc/M_player_pos_q_2
    SLICE_X9Y49.B2       net (fanout=137)      3.621   gl/gc/M_player_pos_q[2]
    SLICE_X9Y49.BMUX     Tilo                  0.337   gl/gc/M_left_cond_q_0
                                                       gl/gc/M_player_pos_q[4]_PWR_7_o_equal_1283_o<4>1
    SLICE_X15Y16.C1      net (fanout=87)       3.559   gl/gc/M_player_pos_q[4]_PWR_7_o_equal_1283_o
    SLICE_X15Y16.C       Tilo                  0.259   gl/gc/N1565
                                                       gl/gc/Mmux_M_tiles_type_d123511_SW0
    SLICE_X12Y40.C2      net (fanout=6)        2.699   gl/gc/Mmux_M_step_counter_d125
    SLICE_X12Y40.C       Tilo                  0.255   gl/gc/Mmux_M_tiles_type_d8516
                                                       gl/gc/Mmux_M_tiles_type_d123511
    SLICE_X15Y11.D1      net (fanout=47)       5.477   gl/gc/Mmux_M_tiles_type_d12351
    SLICE_X15Y11.D       Tilo                  0.259   gl/gc/N1266
                                                       gl/gc/Mmux_M_tiles_type_d3210_SW1
    SLICE_X17Y11.D3      net (fanout=2)        0.601   gl/gc/N1266
    SLICE_X17Y11.D       Tilo                  0.259   gl/gc/N2050
                                                       gl/gc/Mmux_M_tiles_type_d3211_SW1
    SLICE_X12Y15.D1      net (fanout=1)        1.266   gl/gc/N2050
    SLICE_X12Y15.CLK     Tas                   0.339   gl/gc/M_tiles_type_q[18]
                                                       gl/gc/Mmux_M_tiles_type_d3212
                                                       gl/gc/M_tiles_type_q_18
    -------------------------------------------------  ---------------------------
    Total                                     19.361ns (2.138ns logic, 17.223ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack:                  0.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_12 (FF)
  Destination:          gl/gc/M_tiles_type_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.374ns (Levels of Logic = 11)
  Clock Path Skew:      0.039ns (0.755 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_12 to gl/gc/M_tiles_type_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y29.CQ      Tcko                  0.525   gl/gc/M_tiles_type_q[12]
                                                       gl/gc/M_tiles_type_q_12
    SLICE_X13Y42.A1      net (fanout=8)        2.602   gl/gc/M_tiles_type_q[12]
    SLICE_X13Y42.A       Tilo                  0.259   gl/gc/N515
                                                       gl/gc/Sh143011
    SLICE_X15Y42.B2      net (fanout=4)        0.949   gl/gc/Sh14301
    SLICE_X15Y42.B       Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<26>1
                                                       gl/gc/Sh5831_SW0
    SLICE_X15Y42.A2      net (fanout=1)        2.017   gl/gc/N513
    SLICE_X15Y42.A       Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<26>1
                                                       gl/gc/Sh5831
    SLICE_X14Y33.C1      net (fanout=1)        1.217   gl/gc/Sh5831
    SLICE_X14Y33.C       Tilo                  0.235   gl/gc/Sh5834
                                                       gl/gc/Sh5835
    SLICE_X15Y33.A6      net (fanout=2)        0.269   gl/gc/Sh5835
    SLICE_X15Y33.A       Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<45>1211
                                                       gl/gc/Sh58316
    SLICE_X11Y21.D3      net (fanout=86)       2.317   gl/gc/Sh583
    SLICE_X11Y21.D       Tilo                  0.259   gl/gc/down_M_down_cond_q[0]_AND_1864_o100112
                                                       gl/gc/down_M_down_cond_q[0]_AND_1864_o10011_3
    SLICE_X14Y27.B3      net (fanout=23)       1.304   gl/gc/down_M_down_cond_q[0]_AND_1864_o100112
    SLICE_X14Y27.B       Tilo                  0.235   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<10>1733
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<0>2411
    SLICE_X20Y52.C4      net (fanout=4)        2.393   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<0>241
    SLICE_X20Y52.C       Tilo                  0.255   gl/gc/_n4897
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<6>133_SW1
    SLICE_X20Y51.A1      net (fanout=1)        0.750   gl/gc/N125
    SLICE_X20Y51.A       Tilo                  0.254   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<6>_mmx_out3
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<6>133
    SLICE_X21Y51.D2      net (fanout=7)        1.163   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<6>_mmx_out1
    SLICE_X21Y51.D       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d224
                                                       gl/gc/Mmux_M_tiles_type_d2241
    SLICE_X21Y49.A2      net (fanout=1)        0.962   gl/gc/Mmux_M_tiles_type_d224
    SLICE_X21Y49.CLK     Tas                   0.373   gl/gc/M_tiles_type_q[7]
                                                       gl/gc/Mmux_M_tiles_type_d2249
                                                       gl/gc/M_tiles_type_q_6
    -------------------------------------------------  ---------------------------
    Total                                     19.374ns (3.431ns logic, 15.943ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  0.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0 (FF)
  Destination:          gl/gc/M_player_pos_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.298ns (Levels of Logic = 11)
  Clock Path Skew:      -0.030ns (0.718 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0 to gl/gc/M_player_pos_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   gl/gc/M_player_pos_q_2_3
                                                       gl/gc/M_player_pos_q_0
    SLICE_X9Y41.D2       net (fanout=445)      2.159   gl/gc/M_player_pos_q[0]
    SLICE_X9Y41.D        Tilo                  0.259   gl/gc/Sh1253
                                                       gl/gc/Sh12531
    SLICE_X10Y28.A3      net (fanout=2)        1.973   gl/gc/Sh1253
    SLICE_X10Y28.A       Tilo                  0.235   gl/gc/M_player_pos_q[1]
                                                       gl/gc/Sh258611
    SLICE_X9Y28.B2       net (fanout=1)        0.865   gl/gc/Sh258611
    SLICE_X9Y28.B        Tilo                  0.259   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/Sh258615
    SLICE_X9Y28.A6       net (fanout=1)        0.414   gl/gc/Sh258615
    SLICE_X9Y28.A        Tilo                  0.259   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/Sh258618
    SLICE_X9Y31.D3       net (fanout=8)        0.820   gl/gc/Sh25861
    SLICE_X9Y31.D        Tilo                  0.259   gl/gc/M_player_pos_q_2_3
                                                       gl/gc/Sh25866
    SLICE_X7Y28.B6       net (fanout=34)       0.703   gl/gc/Sh2586
    SLICE_X7Y28.B        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d1001312
                                                       gl/gc/_n3424<83>1
    SLICE_X15Y35.B3      net (fanout=157)      2.030   gl/gc/_n3424
    SLICE_X15Y35.B       Tilo                  0.259   gl/gc/left_M_left_cond_q[0]_AND_1903_o1143
                                                       gl/gc/left_M_left_cond_q[0]_AND_1903_o103211
    SLICE_X15Y35.C5      net (fanout=5)        0.707   gl/gc/left_M_left_cond_q[0]_AND_1903_o1012
    SLICE_X15Y35.C       Tilo                  0.259   gl/gc/left_M_left_cond_q[0]_AND_1903_o1143
                                                       gl/gc/left_M_left_cond_q[0]_AND_1903_o12131
    SLICE_X5Y26.A3       net (fanout=2)        2.152   gl/gc/left_M_left_cond_q[0]_AND_1903_o1213
    SLICE_X5Y26.A        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d100252
                                                       gl/gc/left_M_left_cond_q[0]_AND_1903_o91
    SLICE_X8Y32.B3       net (fanout=2)        1.216   gl/gc/left_M_left_cond_q[0]_AND_1903_o_mmx_out151
    SLICE_X8Y32.B        Tilo                  0.254   gl/gc/M_player_pos_q[4]
                                                       gl/gc/level_state[2]_GND_13_o_equal_213_o311
    SLICE_X8Y32.D1       net (fanout=2)        0.605   gl/gc/level_state[2]_GND_13_o_equal_213_o_mmx_out31
    SLICE_X8Y32.CMUX     Topdc                 0.456   gl/gc/M_player_pos_q[4]
                                                       gl/gc/Mmux_M_player_pos_d154_F
                                                       gl/gc/Mmux_M_player_pos_d154
    SLICE_X8Y32.DX       net (fanout=3)        2.122   gl/gc/M_player_pos_d[4]
    SLICE_X8Y32.CLK      Tdick                 0.085   gl/gc/M_player_pos_q[4]
                                                       gl/gc/M_player_pos_q_4
    -------------------------------------------------  ---------------------------
    Total                                     19.298ns (3.532ns logic, 15.766ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  0.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.319ns (Levels of Logic = 11)
  Clock Path Skew:      -0.002ns (0.740 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1 to gl/gc/M_tiles_type_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y28.AQ      Tcko                  0.476   gl/gc/M_player_pos_q[1]
                                                       gl/gc/M_player_pos_q_1
    SLICE_X13Y38.C1      net (fanout=140)      2.051   gl/gc/M_player_pos_q[1]
    SLICE_X13Y38.C       Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>17
                                                       gl/gc/Mmult_n1146_Madd_lut<5>1
    SLICE_X10Y33.D2      net (fanout=60)       1.602   gl/gc/Mmult_n1146_Madd_lut[5]
    SLICE_X10Y33.D       Tilo                  0.235   gl/gc/M_player_pos_q_3_2
                                                       gl/gc/Madd_n1147_Madd_xor<5>11_SW41
    SLICE_X9Y41.B5       net (fanout=1)        1.048   gl/gc/N338
    SLICE_X9Y41.B        Tilo                  0.259   gl/gc/Sh1253
                                                       gl/gc/Sh191913
    SLICE_X13Y40.A5      net (fanout=1)        0.863   gl/gc/Sh191913
    SLICE_X13Y40.A       Tilo                  0.259   gl/gc/N332
                                                       gl/gc/Sh191916
    SLICE_X9Y33.A3       net (fanout=2)        1.469   gl/gc/Sh191916
    SLICE_X9Y33.A        Tilo                  0.259   gl/gc/Sh12522
                                                       gl/gc/Sh191917
    SLICE_X16Y23.A6      net (fanout=72)       2.267   gl/gc/Sh1919
    SLICE_X16Y23.A       Tilo                  0.254   gl/gc/level_state[2]_GND_13_o_equal_213_o7815
                                                       gl/gc/up_M_up_cond_q[0]_AND_558_o11081
    SLICE_X18Y57.B2      net (fanout=59)       3.985   gl/gc/up_M_up_cond_q[0]_AND_558_o11081
    SLICE_X18Y57.B       Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d7312
                                                       gl/gc/Mmux_M_tiles_type_d7312
    SLICE_X17Y56.D4      net (fanout=2)        0.532   gl/gc/Mmux_M_tiles_type_d7312
    SLICE_X17Y56.D       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d731
                                                       gl/gc/Mmux_M_tiles_type_d7317
    SLICE_X17Y56.C1      net (fanout=6)        1.045   gl/gc/Mmux_M_tiles_type_d731
    SLICE_X17Y56.C       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d731
                                                       gl/gc/Mmux_M_tiles_type_d764
    SLICE_X14Y54.A1      net (fanout=1)        0.976   gl/gc/Mmux_M_tiles_type_d763
    SLICE_X14Y54.A       Tilo                  0.235   gl/gc/M_tiles_type_q[31]
                                                       gl/gc/Mmux_M_tiles_type_d769
    SLICE_X14Y54.B6      net (fanout=1)        0.143   gl/gc/Mmux_M_tiles_type_d768
    SLICE_X14Y54.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[31]
                                                       gl/gc/Mmux_M_tiles_type_d7612
                                                       gl/gc/M_tiles_type_q_30
    -------------------------------------------------  ---------------------------
    Total                                     19.319ns (3.338ns logic, 15.981ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  0.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.299ns (Levels of Logic = 11)
  Clock Path Skew:      -0.004ns (0.740 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1_1 to gl/gc/M_tiles_type_q_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.CQ       Tcko                  0.430   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/M_player_pos_q_1_1
    SLICE_X9Y29.B1       net (fanout=7)        0.937   gl/gc/M_player_pos_q_1_1
    SLICE_X9Y29.B        Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<0>261
                                                       gl/gc/n2125<3>1
    SLICE_X8Y29.CX       net (fanout=2)        0.689   gl/gc/n2125[3]
    SLICE_X8Y29.DMUX     Tcxd                  0.333   gl/gc/Maddsub_n25791_Madd2_cy[4]
                                                       gl/gc/Maddsub_n25791_Madd2_cy<4>
    SLICE_X1Y28.C1       net (fanout=78)       1.482   gl/gc/Maddsub_n25791_4
    SLICE_X1Y28.C        Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<69>17212
                                                       gl/gc/Maddsub_n25791_Madd1_xor<5>11_1
    SLICE_X1Y25.A3       net (fanout=4)        1.031   gl/gc/Maddsub_n25791_Madd1_xor<5>11
    SLICE_X1Y25.A        Tilo                  0.259   gl/gc/_n5035
                                                       gl/gc/Sh58213
    SLICE_X10Y29.C3      net (fanout=2)        1.474   gl/gc/Sh58213
    SLICE_X10Y29.CMUX    Tilo                  0.403   gl/gc/up_M_up_cond_q[0]_AND_558_o1163
                                                       gl/gc/Sh5843_G
                                                       gl/gc/Sh5843
    SLICE_X12Y51.A2      net (fanout=92)       5.354   gl/gc/Sh584
    SLICE_X12Y51.A       Tilo                  0.254   gl/gc/N1632
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<30>17211
    SLICE_X13Y54.A1      net (fanout=4)        1.663   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<30>17211
    SLICE_X13Y54.A       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d802
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<30>17216
    SLICE_X17Y56.D3      net (fanout=6)        0.947   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<30>1721
    SLICE_X17Y56.D       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d731
                                                       gl/gc/Mmux_M_tiles_type_d7317
    SLICE_X17Y56.C1      net (fanout=6)        1.045   gl/gc/Mmux_M_tiles_type_d731
    SLICE_X17Y56.C       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d731
                                                       gl/gc/Mmux_M_tiles_type_d764
    SLICE_X14Y54.A1      net (fanout=1)        0.976   gl/gc/Mmux_M_tiles_type_d763
    SLICE_X14Y54.A       Tilo                  0.235   gl/gc/M_tiles_type_q[31]
                                                       gl/gc/Mmux_M_tiles_type_d769
    SLICE_X14Y54.B6      net (fanout=1)        0.143   gl/gc/Mmux_M_tiles_type_d768
    SLICE_X14Y54.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[31]
                                                       gl/gc/Mmux_M_tiles_type_d7612
                                                       gl/gc/M_tiles_type_q_30
    -------------------------------------------------  ---------------------------
    Total                                     19.299ns (3.558ns logic, 15.741ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  0.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.299ns (Levels of Logic = 9)
  Clock Path Skew:      0.013ns (0.662 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1 to gl/gc/M_tiles_type_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y28.AQ      Tcko                  0.476   gl/gc/M_player_pos_q[1]
                                                       gl/gc/M_player_pos_q_1
    SLICE_X14Y32.A3      net (fanout=140)      1.605   gl/gc/M_player_pos_q[1]
    SLICE_X14Y32.AMUX    Topaa                 0.449   gl/gc/Maddsub_n25851_Madd2_cy[4]
                                                       gl/gc/Maddsub_n25851_Madd2_lut<1>_INV_0
                                                       gl/gc/Maddsub_n25851_Madd2_cy<4>
    SLICE_X6Y25.D1       net (fanout=64)       2.156   gl/gc/Maddsub_n25851_1
    SLICE_X6Y25.CMUX     Topdc                 0.402   gl/gc/Sh125012
                                                       gl/gc/Sh125011_F
                                                       gl/gc/Sh125011
    SLICE_X6Y25.A1       net (fanout=1)        1.794   gl/gc/Sh125011
    SLICE_X6Y25.A        Tilo                  0.235   gl/gc/Sh125012
                                                       gl/gc/Sh125013
    SLICE_X9Y34.A6       net (fanout=1)        1.091   gl/gc/Sh125013
    SLICE_X9Y34.A        Tilo                  0.259   gl/gc/Sh125017
                                                       gl/gc/Sh125019
    SLICE_X13Y32.A6      net (fanout=2)        0.878   gl/gc/Sh12501
    SLICE_X13Y32.A       Tilo                  0.259   gl/gc/N2260
                                                       gl/gc/Sh12523
    SLICE_X12Y40.C4      net (fanout=35)       1.239   gl/gc/Sh1252
    SLICE_X12Y40.C       Tilo                  0.255   gl/gc/Mmux_M_tiles_type_d8516
                                                       gl/gc/Mmux_M_tiles_type_d123511
    SLICE_X15Y11.D1      net (fanout=47)       5.477   gl/gc/Mmux_M_tiles_type_d12351
    SLICE_X15Y11.D       Tilo                  0.259   gl/gc/N1266
                                                       gl/gc/Mmux_M_tiles_type_d3210_SW1
    SLICE_X17Y11.D3      net (fanout=2)        0.601   gl/gc/N1266
    SLICE_X17Y11.D       Tilo                  0.259   gl/gc/N2050
                                                       gl/gc/Mmux_M_tiles_type_d3211_SW1
    SLICE_X12Y15.D1      net (fanout=1)        1.266   gl/gc/N2050
    SLICE_X12Y15.CLK     Tas                   0.339   gl/gc/M_tiles_type_q[18]
                                                       gl/gc/Mmux_M_tiles_type_d3212
                                                       gl/gc/M_tiles_type_q_18
    -------------------------------------------------  ---------------------------
    Total                                     19.299ns (3.192ns logic, 16.107ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  0.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.285ns (Levels of Logic = 11)
  Clock Path Skew:      0.007ns (0.662 - 0.655)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0_1 to gl/gc/M_tiles_type_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.CQ       Tcko                  0.525   gl/gc/M_player_pos_q_0_1
                                                       gl/gc/M_player_pos_q_0_1
    SLICE_X13Y34.D3      net (fanout=18)       1.086   gl/gc/M_player_pos_q_0_1
    SLICE_X13Y34.D       Tilo                  0.259   gl/gc/n2469[1]
                                                       gl/gc/n2469<1>1
    SLICE_X14Y32.BX      net (fanout=2)        0.898   gl/gc/n2469[1]
    SLICE_X14Y32.CMUX    Taxc                  0.340   gl/gc/Maddsub_n25851_Madd2_cy[4]
                                                       gl/gc/Maddsub_n25851_Madd2_cy<4>
    SLICE_X6Y25.C3       net (fanout=66)       1.653   gl/gc/Maddsub_n25851_3
    SLICE_X6Y25.CMUX     Tilo                  0.403   gl/gc/Sh125012
                                                       gl/gc/Sh125011_G
                                                       gl/gc/Sh125011
    SLICE_X6Y25.A1       net (fanout=1)        1.794   gl/gc/Sh125011
    SLICE_X6Y25.A        Tilo                  0.235   gl/gc/Sh125012
                                                       gl/gc/Sh125013
    SLICE_X9Y34.A6       net (fanout=1)        1.091   gl/gc/Sh125013
    SLICE_X9Y34.A        Tilo                  0.259   gl/gc/Sh125017
                                                       gl/gc/Sh125019
    SLICE_X13Y32.A6      net (fanout=2)        0.878   gl/gc/Sh12501
    SLICE_X13Y32.A       Tilo                  0.259   gl/gc/N2260
                                                       gl/gc/Sh12523
    SLICE_X12Y40.C4      net (fanout=35)       1.239   gl/gc/Sh1252
    SLICE_X12Y40.C       Tilo                  0.255   gl/gc/Mmux_M_tiles_type_d8516
                                                       gl/gc/Mmux_M_tiles_type_d123511
    SLICE_X17Y11.A1      net (fanout=47)       5.051   gl/gc/Mmux_M_tiles_type_d12351
    SLICE_X17Y11.A       Tilo                  0.259   gl/gc/N2050
                                                       gl/gc/Mmux_M_tiles_type_d3210_SW2_SW0
    SLICE_X17Y11.B6      net (fanout=1)        0.143   gl/gc/N2171
    SLICE_X17Y11.B       Tilo                  0.259   gl/gc/N2050
                                                       gl/gc/Mmux_M_tiles_type_d3210_SW2
    SLICE_X17Y11.D2      net (fanout=2)        0.535   gl/gc/N1267
    SLICE_X17Y11.D       Tilo                  0.259   gl/gc/N2050
                                                       gl/gc/Mmux_M_tiles_type_d3211_SW1
    SLICE_X12Y15.D1      net (fanout=1)        1.266   gl/gc/N2050
    SLICE_X12Y15.CLK     Tas                   0.339   gl/gc/M_tiles_type_q[18]
                                                       gl/gc/Mmux_M_tiles_type_d3212
                                                       gl/gc/M_tiles_type_q_18
    -------------------------------------------------  ---------------------------
    Total                                     19.285ns (3.651ns logic, 15.634ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  0.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.285ns (Levels of Logic = 11)
  Clock Path Skew:      0.013ns (0.662 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1 to gl/gc/M_tiles_type_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y28.AQ      Tcko                  0.476   gl/gc/M_player_pos_q[1]
                                                       gl/gc/M_player_pos_q_1
    SLICE_X13Y34.D6      net (fanout=140)      1.135   gl/gc/M_player_pos_q[1]
    SLICE_X13Y34.D       Tilo                  0.259   gl/gc/n2469[1]
                                                       gl/gc/n2469<1>1
    SLICE_X14Y32.BX      net (fanout=2)        0.898   gl/gc/n2469[1]
    SLICE_X14Y32.CMUX    Taxc                  0.340   gl/gc/Maddsub_n25851_Madd2_cy[4]
                                                       gl/gc/Maddsub_n25851_Madd2_cy<4>
    SLICE_X6Y25.C3       net (fanout=66)       1.653   gl/gc/Maddsub_n25851_3
    SLICE_X6Y25.CMUX     Tilo                  0.403   gl/gc/Sh125012
                                                       gl/gc/Sh125011_G
                                                       gl/gc/Sh125011
    SLICE_X6Y25.A1       net (fanout=1)        1.794   gl/gc/Sh125011
    SLICE_X6Y25.A        Tilo                  0.235   gl/gc/Sh125012
                                                       gl/gc/Sh125013
    SLICE_X9Y34.A6       net (fanout=1)        1.091   gl/gc/Sh125013
    SLICE_X9Y34.A        Tilo                  0.259   gl/gc/Sh125017
                                                       gl/gc/Sh125019
    SLICE_X13Y32.A6      net (fanout=2)        0.878   gl/gc/Sh12501
    SLICE_X13Y32.A       Tilo                  0.259   gl/gc/N2260
                                                       gl/gc/Sh12523
    SLICE_X12Y40.C4      net (fanout=35)       1.239   gl/gc/Sh1252
    SLICE_X12Y40.C       Tilo                  0.255   gl/gc/Mmux_M_tiles_type_d8516
                                                       gl/gc/Mmux_M_tiles_type_d123511
    SLICE_X17Y11.A1      net (fanout=47)       5.051   gl/gc/Mmux_M_tiles_type_d12351
    SLICE_X17Y11.A       Tilo                  0.259   gl/gc/N2050
                                                       gl/gc/Mmux_M_tiles_type_d3210_SW2_SW0
    SLICE_X17Y11.B6      net (fanout=1)        0.143   gl/gc/N2171
    SLICE_X17Y11.B       Tilo                  0.259   gl/gc/N2050
                                                       gl/gc/Mmux_M_tiles_type_d3210_SW2
    SLICE_X17Y11.D2      net (fanout=2)        0.535   gl/gc/N1267
    SLICE_X17Y11.D       Tilo                  0.259   gl/gc/N2050
                                                       gl/gc/Mmux_M_tiles_type_d3211_SW1
    SLICE_X12Y15.D1      net (fanout=1)        1.266   gl/gc/N2050
    SLICE_X12Y15.CLK     Tas                   0.339   gl/gc/M_tiles_type_q[18]
                                                       gl/gc/Mmux_M_tiles_type_d3212
                                                       gl/gc/M_tiles_type_q_18
    -------------------------------------------------  ---------------------------
    Total                                     19.285ns (3.602ns logic, 15.683ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  0.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.268ns (Levels of Logic = 10)
  Clock Path Skew:      0.007ns (0.662 - 0.655)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0_1 to gl/gc/M_tiles_type_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.CQ       Tcko                  0.525   gl/gc/M_player_pos_q_0_1
                                                       gl/gc/M_player_pos_q_0_1
    SLICE_X13Y34.D3      net (fanout=18)       1.086   gl/gc/M_player_pos_q_0_1
    SLICE_X13Y34.D       Tilo                  0.259   gl/gc/n2469[1]
                                                       gl/gc/n2469<1>1
    SLICE_X14Y32.BX      net (fanout=2)        0.898   gl/gc/n2469[1]
    SLICE_X14Y32.CMUX    Taxc                  0.340   gl/gc/Maddsub_n25851_Madd2_cy[4]
                                                       gl/gc/Maddsub_n25851_Madd2_cy<4>
    SLICE_X6Y25.D4       net (fanout=66)       1.547   gl/gc/Maddsub_n25851_3
    SLICE_X6Y25.CMUX     Topdc                 0.402   gl/gc/Sh125012
                                                       gl/gc/Sh125011_F
                                                       gl/gc/Sh125011
    SLICE_X6Y25.A1       net (fanout=1)        1.794   gl/gc/Sh125011
    SLICE_X6Y25.A        Tilo                  0.235   gl/gc/Sh125012
                                                       gl/gc/Sh125013
    SLICE_X9Y34.A6       net (fanout=1)        1.091   gl/gc/Sh125013
    SLICE_X9Y34.A        Tilo                  0.259   gl/gc/Sh125017
                                                       gl/gc/Sh125019
    SLICE_X13Y32.A6      net (fanout=2)        0.878   gl/gc/Sh12501
    SLICE_X13Y32.A       Tilo                  0.259   gl/gc/N2260
                                                       gl/gc/Sh12523
    SLICE_X12Y40.C4      net (fanout=35)       1.239   gl/gc/Sh1252
    SLICE_X12Y40.C       Tilo                  0.255   gl/gc/Mmux_M_tiles_type_d8516
                                                       gl/gc/Mmux_M_tiles_type_d123511
    SLICE_X15Y11.D1      net (fanout=47)       5.477   gl/gc/Mmux_M_tiles_type_d12351
    SLICE_X15Y11.D       Tilo                  0.259   gl/gc/N1266
                                                       gl/gc/Mmux_M_tiles_type_d3210_SW1
    SLICE_X17Y11.D3      net (fanout=2)        0.601   gl/gc/N1266
    SLICE_X17Y11.D       Tilo                  0.259   gl/gc/N2050
                                                       gl/gc/Mmux_M_tiles_type_d3211_SW1
    SLICE_X12Y15.D1      net (fanout=1)        1.266   gl/gc/N2050
    SLICE_X12Y15.CLK     Tas                   0.339   gl/gc/M_tiles_type_q[18]
                                                       gl/gc/Mmux_M_tiles_type_d3212
                                                       gl/gc/M_tiles_type_q_18
    -------------------------------------------------  ---------------------------
    Total                                     19.268ns (3.391ns logic, 15.877ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  0.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_3 (FF)
  Destination:          gl/gc/M_tiles_type_q_79 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.242ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.731 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_3 to gl/gc/M_tiles_type_q_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.AQ       Tcko                  0.430   gl/gc/M_player_pos_q[3]
                                                       gl/gc/M_player_pos_q_3
    SLICE_X12Y41.A5      net (fanout=89)       3.156   gl/gc/M_player_pos_q[3]
    SLICE_X12Y41.AMUX    Tilo                  0.326   gl/gc/N800
                                                       gl/gc/M_player_pos_q[4]_GND_13_o_equal_1779_o<4>1
    SLICE_X15Y15.C6      net (fanout=39)       5.286   gl/gc/M_player_pos_q[4]_GND_13_o_equal_1779_o
    SLICE_X15Y15.C       Tilo                  0.259   gl/gc/N733
                                                       gl/gc/Mmux_M_step_counter_d181
    SLICE_X23Y32.A6      net (fanout=103)      3.378   gl/gc/Mmux_M_step_counter_d18
    SLICE_X23Y32.A       Tilo                  0.259   gl/gc/N803
                                                       gl/gc/Mmux_M_tiles_type_d1005512
    SLICE_X3Y22.A3       net (fanout=113)      3.575   gl/gc/Mmux_M_tiles_type_d100551
    SLICE_X3Y22.A        Tilo                  0.259   gl/gc/N1672
                                                       gl/gc/Mmux_M_tiles_type_d2647_SW3
    SLICE_X0Y18.D1       net (fanout=1)        1.265   gl/gc/N735
    SLICE_X0Y18.D        Tilo                  0.254   gl/gc/M_tiles_type_q[79]
                                                       gl/gc/Mmux_M_tiles_type_d2648
    SLICE_X0Y18.C4       net (fanout=1)        0.456   gl/gc/Mmux_M_tiles_type_d2647
    SLICE_X0Y18.CLK      Tas                   0.339   gl/gc/M_tiles_type_q[79]
                                                       gl/gc/Mmux_M_tiles_type_d2649
                                                       gl/gc/M_tiles_type_q_79
    -------------------------------------------------  ---------------------------
    Total                                     19.242ns (2.126ns logic, 17.116ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack:                  0.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_2_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.263ns (Levels of Logic = 10)
  Clock Path Skew:      0.007ns (0.662 - 0.655)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_2_1 to gl/gc/M_tiles_type_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.AQ       Tcko                  0.525   gl/gc/M_player_pos_q_0_1
                                                       gl/gc/M_player_pos_q_2_1
    SLICE_X8Y34.C2       net (fanout=9)        1.661   gl/gc/M_player_pos_q_2_1
    SLICE_X8Y34.C        Tilo                  0.255   gl/gc/Sh14851
                                                       gl/gc/n2469<3>1
    SLICE_X14Y32.CX      net (fanout=2)        1.004   gl/gc/n2469[3]
    SLICE_X14Y32.COUT    Tcxcy                 0.134   gl/gc/Maddsub_n25851_Madd2_cy[4]
                                                       gl/gc/Maddsub_n25851_Madd2_cy<4>
    SLICE_X14Y33.CIN     net (fanout=1)        0.003   gl/gc/Maddsub_n25851_Madd2_cy[4]
    SLICE_X14Y33.AMUX    Tcina                 0.210   gl/gc/Sh5834
                                                       gl/gc/Maddsub_n25851_Madd2_xor<6>
    SLICE_X14Y26.A1      net (fanout=35)       1.552   gl/gc/Maddsub_n25851_5
    SLICE_X14Y26.A       Tilo                  0.235   gl/gc/_n5732
                                                       gl/gc/Maddsub_n25851_Madd1_xor<6>11
    SLICE_X7Y34.A3       net (fanout=17)       1.725   gl/gc/n1746<6>1
    SLICE_X7Y34.A        Tilo                  0.259   gl/gc/Sh1391
                                                       gl/gc/Sh125024
    SLICE_X13Y32.A2      net (fanout=2)        1.746   gl/gc/Sh12502
    SLICE_X13Y32.A       Tilo                  0.259   gl/gc/N2260
                                                       gl/gc/Sh12523
    SLICE_X12Y40.C4      net (fanout=35)       1.239   gl/gc/Sh1252
    SLICE_X12Y40.C       Tilo                  0.255   gl/gc/Mmux_M_tiles_type_d8516
                                                       gl/gc/Mmux_M_tiles_type_d123511
    SLICE_X15Y11.D1      net (fanout=47)       5.477   gl/gc/Mmux_M_tiles_type_d12351
    SLICE_X15Y11.D       Tilo                  0.259   gl/gc/N1266
                                                       gl/gc/Mmux_M_tiles_type_d3210_SW1
    SLICE_X17Y11.D3      net (fanout=2)        0.601   gl/gc/N1266
    SLICE_X17Y11.D       Tilo                  0.259   gl/gc/N2050
                                                       gl/gc/Mmux_M_tiles_type_d3211_SW1
    SLICE_X12Y15.D1      net (fanout=1)        1.266   gl/gc/N2050
    SLICE_X12Y15.CLK     Tas                   0.339   gl/gc/M_tiles_type_q[18]
                                                       gl/gc/Mmux_M_tiles_type_d3212
                                                       gl/gc/M_tiles_type_q_18
    -------------------------------------------------  ---------------------------
    Total                                     19.263ns (2.989ns logic, 16.274ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack:                  0.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.268ns (Levels of Logic = 10)
  Clock Path Skew:      0.013ns (0.662 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1 to gl/gc/M_tiles_type_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y28.AQ      Tcko                  0.476   gl/gc/M_player_pos_q[1]
                                                       gl/gc/M_player_pos_q_1
    SLICE_X13Y34.D6      net (fanout=140)      1.135   gl/gc/M_player_pos_q[1]
    SLICE_X13Y34.D       Tilo                  0.259   gl/gc/n2469[1]
                                                       gl/gc/n2469<1>1
    SLICE_X14Y32.BX      net (fanout=2)        0.898   gl/gc/n2469[1]
    SLICE_X14Y32.CMUX    Taxc                  0.340   gl/gc/Maddsub_n25851_Madd2_cy[4]
                                                       gl/gc/Maddsub_n25851_Madd2_cy<4>
    SLICE_X6Y25.D4       net (fanout=66)       1.547   gl/gc/Maddsub_n25851_3
    SLICE_X6Y25.CMUX     Topdc                 0.402   gl/gc/Sh125012
                                                       gl/gc/Sh125011_F
                                                       gl/gc/Sh125011
    SLICE_X6Y25.A1       net (fanout=1)        1.794   gl/gc/Sh125011
    SLICE_X6Y25.A        Tilo                  0.235   gl/gc/Sh125012
                                                       gl/gc/Sh125013
    SLICE_X9Y34.A6       net (fanout=1)        1.091   gl/gc/Sh125013
    SLICE_X9Y34.A        Tilo                  0.259   gl/gc/Sh125017
                                                       gl/gc/Sh125019
    SLICE_X13Y32.A6      net (fanout=2)        0.878   gl/gc/Sh12501
    SLICE_X13Y32.A       Tilo                  0.259   gl/gc/N2260
                                                       gl/gc/Sh12523
    SLICE_X12Y40.C4      net (fanout=35)       1.239   gl/gc/Sh1252
    SLICE_X12Y40.C       Tilo                  0.255   gl/gc/Mmux_M_tiles_type_d8516
                                                       gl/gc/Mmux_M_tiles_type_d123511
    SLICE_X15Y11.D1      net (fanout=47)       5.477   gl/gc/Mmux_M_tiles_type_d12351
    SLICE_X15Y11.D       Tilo                  0.259   gl/gc/N1266
                                                       gl/gc/Mmux_M_tiles_type_d3210_SW1
    SLICE_X17Y11.D3      net (fanout=2)        0.601   gl/gc/N1266
    SLICE_X17Y11.D       Tilo                  0.259   gl/gc/N2050
                                                       gl/gc/Mmux_M_tiles_type_d3211_SW1
    SLICE_X12Y15.D1      net (fanout=1)        1.266   gl/gc/N2050
    SLICE_X12Y15.CLK     Tas                   0.339   gl/gc/M_tiles_type_q[18]
                                                       gl/gc/Mmux_M_tiles_type_d3212
                                                       gl/gc/M_tiles_type_q_18
    -------------------------------------------------  ---------------------------
    Total                                     19.268ns (3.342ns logic, 15.926ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  0.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.253ns (Levels of Logic = 11)
  Clock Path Skew:      -0.002ns (0.740 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1 to gl/gc/M_tiles_type_q_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y28.AQ      Tcko                  0.476   gl/gc/M_player_pos_q[1]
                                                       gl/gc/M_player_pos_q_1
    SLICE_X13Y38.C1      net (fanout=140)      2.051   gl/gc/M_player_pos_q[1]
    SLICE_X13Y38.C       Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>17
                                                       gl/gc/Mmult_n1146_Madd_lut<5>1
    SLICE_X10Y33.D2      net (fanout=60)       1.602   gl/gc/Mmult_n1146_Madd_lut[5]
    SLICE_X10Y33.D       Tilo                  0.235   gl/gc/M_player_pos_q_3_2
                                                       gl/gc/Madd_n1147_Madd_xor<5>11_SW41
    SLICE_X9Y41.B5       net (fanout=1)        1.048   gl/gc/N338
    SLICE_X9Y41.B        Tilo                  0.259   gl/gc/Sh1253
                                                       gl/gc/Sh191913
    SLICE_X13Y40.A5      net (fanout=1)        0.863   gl/gc/Sh191913
    SLICE_X13Y40.A       Tilo                  0.259   gl/gc/N332
                                                       gl/gc/Sh191916
    SLICE_X9Y33.A3       net (fanout=2)        1.469   gl/gc/Sh191916
    SLICE_X9Y33.A        Tilo                  0.259   gl/gc/Sh12522
                                                       gl/gc/Sh191917
    SLICE_X16Y23.A6      net (fanout=72)       2.267   gl/gc/Sh1919
    SLICE_X16Y23.A       Tilo                  0.254   gl/gc/level_state[2]_GND_13_o_equal_213_o7815
                                                       gl/gc/up_M_up_cond_q[0]_AND_558_o11081
    SLICE_X13Y53.A4      net (fanout=59)       4.005   gl/gc/up_M_up_cond_q[0]_AND_558_o11081
    SLICE_X13Y53.A       Tilo                  0.259   gl/gc/N1295
                                                       gl/gc/Mmux_M_tiles_type_d7712
    SLICE_X17Y55.D6      net (fanout=2)        0.772   gl/gc/Mmux_M_tiles_type_d7712
    SLICE_X17Y55.D       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d771
                                                       gl/gc/Mmux_M_tiles_type_d7717
    SLICE_X16Y56.B4      net (fanout=6)        0.554   gl/gc/Mmux_M_tiles_type_d771
    SLICE_X16Y56.B       Tilo                  0.254   gl/gc/N2035
                                                       gl/gc/Mmux_M_tiles_type_d8010_SW1
    SLICE_X16Y56.A5      net (fanout=2)        0.254   gl/gc/N1246
    SLICE_X16Y56.A       Tilo                  0.254   gl/gc/N2035
                                                       gl/gc/Mmux_M_tiles_type_d8011_SW0
    SLICE_X14Y54.D1      net (fanout=1)        0.992   gl/gc/N2034
    SLICE_X14Y54.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[31]
                                                       gl/gc/Mmux_M_tiles_type_d8012
                                                       gl/gc/M_tiles_type_q_31
    -------------------------------------------------  ---------------------------
    Total                                     19.253ns (3.376ns logic, 15.877ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  0.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_2 (FF)
  Destination:          gl/gc/M_tiles_type_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.271ns (Levels of Logic = 7)
  Clock Path Skew:      0.016ns (0.662 - 0.646)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_2 to gl/gc/M_tiles_type_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.CQ       Tcko                  0.430   gl/gc/M_player_pos_q[2]
                                                       gl/gc/M_player_pos_q_2
    SLICE_X9Y49.B2       net (fanout=137)      3.621   gl/gc/M_player_pos_q[2]
    SLICE_X9Y49.BMUX     Tilo                  0.337   gl/gc/M_left_cond_q_0
                                                       gl/gc/M_player_pos_q[4]_PWR_7_o_equal_1283_o<4>1
    SLICE_X15Y16.C1      net (fanout=87)       3.559   gl/gc/M_player_pos_q[4]_PWR_7_o_equal_1283_o
    SLICE_X15Y16.C       Tilo                  0.259   gl/gc/N1565
                                                       gl/gc/Mmux_M_tiles_type_d123511_SW0
    SLICE_X12Y40.C2      net (fanout=6)        2.699   gl/gc/Mmux_M_step_counter_d125
    SLICE_X12Y40.C       Tilo                  0.255   gl/gc/Mmux_M_tiles_type_d8516
                                                       gl/gc/Mmux_M_tiles_type_d123511
    SLICE_X17Y11.A1      net (fanout=47)       5.051   gl/gc/Mmux_M_tiles_type_d12351
    SLICE_X17Y11.A       Tilo                  0.259   gl/gc/N2050
                                                       gl/gc/Mmux_M_tiles_type_d3210_SW2_SW0
    SLICE_X17Y11.B6      net (fanout=1)        0.143   gl/gc/N2171
    SLICE_X17Y11.B       Tilo                  0.259   gl/gc/N2050
                                                       gl/gc/Mmux_M_tiles_type_d3210_SW2
    SLICE_X17Y11.D2      net (fanout=2)        0.535   gl/gc/N1267
    SLICE_X17Y11.D       Tilo                  0.259   gl/gc/N2050
                                                       gl/gc/Mmux_M_tiles_type_d3211_SW1
    SLICE_X12Y15.D1      net (fanout=1)        1.266   gl/gc/N2050
    SLICE_X12Y15.CLK     Tas                   0.339   gl/gc/M_tiles_type_q[18]
                                                       gl/gc/Mmux_M_tiles_type_d3212
                                                       gl/gc/M_tiles_type_q_18
    -------------------------------------------------  ---------------------------
    Total                                     19.271ns (2.397ns logic, 16.874ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack:                  0.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_10 (FF)
  Destination:          gl/gc/M_tiles_type_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.254ns (Levels of Logic = 12)
  Clock Path Skew:      0.009ns (0.622 - 0.613)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_10 to gl/gc/M_tiles_type_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y24.CQ      Tcko                  0.476   gl/gc/M_tiles_type_q[10]
                                                       gl/gc/M_tiles_type_q_10
    SLICE_X11Y34.A2      net (fanout=8)        2.096   gl/gc/M_tiles_type_q[10]
    SLICE_X11Y34.A       Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<45>1723
                                                       gl/gc/Sh142711
    SLICE_X10Y37.C3      net (fanout=5)        1.548   gl/gc/Sh14271
    SLICE_X10Y37.CMUX    Tilo                  0.403   gl/gc/down_M_down_cond_q[0]_AND_1864_o1100
                                                       gl/gc/Madd_n1147_Madd_xor<5>11_SW60_G
                                                       gl/gc/Madd_n1147_Madd_xor<5>11_SW60
    SLICE_X10Y38.B3      net (fanout=1)        1.379   gl/gc/N491
    SLICE_X10Y38.B       Tilo                  0.235   gl/gc/Sh19202
                                                       gl/gc/Sh192023
    SLICE_X8Y37.C6       net (fanout=2)        0.503   gl/gc/Sh19202
    SLICE_X8Y37.C        Tilo                  0.255   gl/gc/N358
                                                       gl/gc/Sh19182
    SLICE_X11Y33.C5      net (fanout=1)        0.782   gl/gc/Sh19183
    SLICE_X11Y33.C       Tilo                  0.259   gl/gc/N550
                                                       gl/gc/Sh19186
    SLICE_X12Y39.A6      net (fanout=75)       1.307   gl/gc/Sh1918
    SLICE_X12Y39.A       Tilo                  0.254   gl/gc/Sh1102
                                                       gl/gc/up_M_up_cond_q[0]_AND_558_o241
    SLICE_X6Y18.CX       net (fanout=61)       3.361   gl/gc/up_M_up_cond_q[0]_AND_558_o24
    SLICE_X6Y18.CMUX     Tcxc                  0.192   gl/gc/up_M_up_cond_q[0]_AND_558_o11761
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<21>171_SW1
    SLICE_X6Y18.A3       net (fanout=1)        0.966   gl/gc/N1991
    SLICE_X6Y18.A        Tilo                  0.235   gl/gc/up_M_up_cond_q[0]_AND_558_o11761
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<21>172
    SLICE_X9Y28.D4       net (fanout=1)        1.734   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<21>171
    SLICE_X9Y28.D        Tilo                  0.259   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<21>173
    SLICE_X8Y20.A3       net (fanout=5)        1.041   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<21>_mmx_out3
    SLICE_X8Y20.A        Tilo                  0.254   gl/gc/Mmux_M_tiles_type_d48
                                                       gl/gc/Mmux_M_tiles_type_d484
    SLICE_X9Y21.C5       net (fanout=1)        0.590   gl/gc/Mmux_M_tiles_type_d483
    SLICE_X9Y21.C        Tilo                  0.259   gl/gc/M_tiles_type_q[21]
                                                       gl/gc/Mmux_M_tiles_type_d489
    SLICE_X9Y21.D5       net (fanout=1)        0.234   gl/gc/Mmux_M_tiles_type_d488
    SLICE_X9Y21.CLK      Tas                   0.373   gl/gc/M_tiles_type_q[21]
                                                       gl/gc/Mmux_M_tiles_type_d4812
                                                       gl/gc/M_tiles_type_q_21
    -------------------------------------------------  ---------------------------
    Total                                     19.254ns (3.713ns logic, 15.541ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  0.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.220ns (Levels of Logic = 11)
  Clock Path Skew:      -0.023ns (0.725 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0_1 to gl/gc/M_tiles_type_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.CQ       Tcko                  0.525   gl/gc/M_player_pos_q_0_1
                                                       gl/gc/M_player_pos_q_0_1
    SLICE_X13Y34.D3      net (fanout=18)       1.086   gl/gc/M_player_pos_q_0_1
    SLICE_X13Y34.D       Tilo                  0.259   gl/gc/n2469[1]
                                                       gl/gc/n2469<1>1
    SLICE_X14Y32.BX      net (fanout=2)        0.898   gl/gc/n2469[1]
    SLICE_X14Y32.CMUX    Taxc                  0.340   gl/gc/Maddsub_n25851_Madd2_cy[4]
                                                       gl/gc/Maddsub_n25851_Madd2_cy<4>
    SLICE_X6Y25.C3       net (fanout=66)       1.653   gl/gc/Maddsub_n25851_3
    SLICE_X6Y25.CMUX     Tilo                  0.403   gl/gc/Sh125012
                                                       gl/gc/Sh125011_G
                                                       gl/gc/Sh125011
    SLICE_X6Y25.A1       net (fanout=1)        1.794   gl/gc/Sh125011
    SLICE_X6Y25.A        Tilo                  0.235   gl/gc/Sh125012
                                                       gl/gc/Sh125013
    SLICE_X9Y34.A6       net (fanout=1)        1.091   gl/gc/Sh125013
    SLICE_X9Y34.A        Tilo                  0.259   gl/gc/Sh125017
                                                       gl/gc/Sh125019
    SLICE_X13Y32.A6      net (fanout=2)        0.878   gl/gc/Sh12501
    SLICE_X13Y32.A       Tilo                  0.259   gl/gc/N2260
                                                       gl/gc/Sh12523
    SLICE_X17Y25.C1      net (fanout=35)       2.063   gl/gc/Sh1252
    SLICE_X17Y25.C       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d86
                                                       gl/gc/Mmux_M_tiles_type_d10041
    SLICE_X7Y47.C3       net (fanout=50)       4.171   gl/gc/Mmux_M_tiles_type_d1004
    SLICE_X7Y47.C        Tilo                  0.259   gl/gc/N1548
                                                       gl/gc/Mmux_M_tiles_type_d407
    SLICE_X6Y45.D3       net (fanout=1)        0.740   gl/gc/Mmux_M_tiles_type_d406
    SLICE_X6Y45.D        Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d407
                                                       gl/gc/Mmux_M_tiles_type_d408
    SLICE_X4Y46.C3       net (fanout=1)        0.732   gl/gc/Mmux_M_tiles_type_d407
    SLICE_X4Y46.C        Tilo                  0.255   gl/gc/M_tiles_type_q[1]
                                                       gl/gc/Mmux_M_tiles_type_d409
    SLICE_X4Y46.D3       net (fanout=1)        0.487   gl/gc/Mmux_M_tiles_type_d408
    SLICE_X4Y46.CLK      Tas                   0.339   gl/gc/M_tiles_type_q[1]
                                                       gl/gc/Mmux_M_tiles_type_d4012
                                                       gl/gc/M_tiles_type_q_1
    -------------------------------------------------  ---------------------------
    Total                                     19.220ns (3.627ns logic, 15.593ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  0.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.248ns (Levels of Logic = 10)
  Clock Path Skew:      0.007ns (0.662 - 0.655)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0_1 to gl/gc/M_tiles_type_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.CQ       Tcko                  0.525   gl/gc/M_player_pos_q_0_1
                                                       gl/gc/M_player_pos_q_0_1
    SLICE_X13Y34.D3      net (fanout=18)       1.086   gl/gc/M_player_pos_q_0_1
    SLICE_X13Y34.D       Tilo                  0.259   gl/gc/n2469[1]
                                                       gl/gc/n2469<1>1
    SLICE_X14Y32.BX      net (fanout=2)        0.898   gl/gc/n2469[1]
    SLICE_X14Y32.CMUX    Taxc                  0.340   gl/gc/Maddsub_n25851_Madd2_cy[4]
                                                       gl/gc/Maddsub_n25851_Madd2_cy<4>
    SLICE_X6Y25.C3       net (fanout=66)       1.653   gl/gc/Maddsub_n25851_3
    SLICE_X6Y25.CMUX     Tilo                  0.403   gl/gc/Sh125012
                                                       gl/gc/Sh125011_G
                                                       gl/gc/Sh125011
    SLICE_X6Y25.A1       net (fanout=1)        1.794   gl/gc/Sh125011
    SLICE_X6Y25.A        Tilo                  0.235   gl/gc/Sh125012
                                                       gl/gc/Sh125013
    SLICE_X9Y34.A6       net (fanout=1)        1.091   gl/gc/Sh125013
    SLICE_X9Y34.A        Tilo                  0.259   gl/gc/Sh125017
                                                       gl/gc/Sh125019
    SLICE_X10Y31.A6      net (fanout=2)        0.637   gl/gc/Sh12501
    SLICE_X10Y31.A       Tilo                  0.235   gl/gc/N2257
                                                       gl/gc/Sh12505
    SLICE_X12Y40.C5      net (fanout=36)       1.377   gl/gc/Sh1250
    SLICE_X12Y40.C       Tilo                  0.255   gl/gc/Mmux_M_tiles_type_d8516
                                                       gl/gc/Mmux_M_tiles_type_d123511
    SLICE_X15Y11.D1      net (fanout=47)       5.477   gl/gc/Mmux_M_tiles_type_d12351
    SLICE_X15Y11.D       Tilo                  0.259   gl/gc/N1266
                                                       gl/gc/Mmux_M_tiles_type_d3210_SW1
    SLICE_X17Y11.D3      net (fanout=2)        0.601   gl/gc/N1266
    SLICE_X17Y11.D       Tilo                  0.259   gl/gc/N2050
                                                       gl/gc/Mmux_M_tiles_type_d3211_SW1
    SLICE_X12Y15.D1      net (fanout=1)        1.266   gl/gc/N2050
    SLICE_X12Y15.CLK     Tas                   0.339   gl/gc/M_tiles_type_q[18]
                                                       gl/gc/Mmux_M_tiles_type_d3212
                                                       gl/gc/M_tiles_type_q_18
    -------------------------------------------------  ---------------------------
    Total                                     19.248ns (3.368ns logic, 15.880ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  0.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.247ns (Levels of Logic = 10)
  Clock Path Skew:      0.007ns (0.662 - 0.655)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0_1 to gl/gc/M_tiles_type_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.CQ       Tcko                  0.525   gl/gc/M_player_pos_q_0_1
                                                       gl/gc/M_player_pos_q_0_1
    SLICE_X13Y34.D3      net (fanout=18)       1.086   gl/gc/M_player_pos_q_0_1
    SLICE_X13Y34.D       Tilo                  0.259   gl/gc/n2469[1]
                                                       gl/gc/n2469<1>1
    SLICE_X14Y32.AX      net (fanout=2)        0.700   gl/gc/n2469[1]
    SLICE_X14Y32.CMUX    Taxc                  0.410   gl/gc/Maddsub_n25851_Madd2_cy[4]
                                                       gl/gc/Maddsub_n25851_Madd2_cy<4>
    SLICE_X6Y25.C3       net (fanout=66)       1.653   gl/gc/Maddsub_n25851_3
    SLICE_X6Y25.CMUX     Tilo                  0.403   gl/gc/Sh125012
                                                       gl/gc/Sh125011_G
                                                       gl/gc/Sh125011
    SLICE_X6Y25.A1       net (fanout=1)        1.794   gl/gc/Sh125011
    SLICE_X6Y25.A        Tilo                  0.235   gl/gc/Sh125012
                                                       gl/gc/Sh125013
    SLICE_X9Y34.A6       net (fanout=1)        1.091   gl/gc/Sh125013
    SLICE_X9Y34.A        Tilo                  0.259   gl/gc/Sh125017
                                                       gl/gc/Sh125019
    SLICE_X13Y32.A6      net (fanout=2)        0.878   gl/gc/Sh12501
    SLICE_X13Y32.A       Tilo                  0.259   gl/gc/N2260
                                                       gl/gc/Sh12523
    SLICE_X12Y40.C4      net (fanout=35)       1.239   gl/gc/Sh1252
    SLICE_X12Y40.C       Tilo                  0.255   gl/gc/Mmux_M_tiles_type_d8516
                                                       gl/gc/Mmux_M_tiles_type_d123511
    SLICE_X15Y11.D1      net (fanout=47)       5.477   gl/gc/Mmux_M_tiles_type_d12351
    SLICE_X15Y11.D       Tilo                  0.259   gl/gc/N1266
                                                       gl/gc/Mmux_M_tiles_type_d3210_SW1
    SLICE_X17Y11.D3      net (fanout=2)        0.601   gl/gc/N1266
    SLICE_X17Y11.D       Tilo                  0.259   gl/gc/N2050
                                                       gl/gc/Mmux_M_tiles_type_d3211_SW1
    SLICE_X12Y15.D1      net (fanout=1)        1.266   gl/gc/N2050
    SLICE_X12Y15.CLK     Tas                   0.339   gl/gc/M_tiles_type_q[18]
                                                       gl/gc/Mmux_M_tiles_type_d3212
                                                       gl/gc/M_tiles_type_q_18
    -------------------------------------------------  ---------------------------
    Total                                     19.247ns (3.462ns logic, 15.785ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  0.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.220ns (Levels of Logic = 11)
  Clock Path Skew:      -0.017ns (0.725 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1 to gl/gc/M_tiles_type_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y28.AQ      Tcko                  0.476   gl/gc/M_player_pos_q[1]
                                                       gl/gc/M_player_pos_q_1
    SLICE_X13Y34.D6      net (fanout=140)      1.135   gl/gc/M_player_pos_q[1]
    SLICE_X13Y34.D       Tilo                  0.259   gl/gc/n2469[1]
                                                       gl/gc/n2469<1>1
    SLICE_X14Y32.BX      net (fanout=2)        0.898   gl/gc/n2469[1]
    SLICE_X14Y32.CMUX    Taxc                  0.340   gl/gc/Maddsub_n25851_Madd2_cy[4]
                                                       gl/gc/Maddsub_n25851_Madd2_cy<4>
    SLICE_X6Y25.C3       net (fanout=66)       1.653   gl/gc/Maddsub_n25851_3
    SLICE_X6Y25.CMUX     Tilo                  0.403   gl/gc/Sh125012
                                                       gl/gc/Sh125011_G
                                                       gl/gc/Sh125011
    SLICE_X6Y25.A1       net (fanout=1)        1.794   gl/gc/Sh125011
    SLICE_X6Y25.A        Tilo                  0.235   gl/gc/Sh125012
                                                       gl/gc/Sh125013
    SLICE_X9Y34.A6       net (fanout=1)        1.091   gl/gc/Sh125013
    SLICE_X9Y34.A        Tilo                  0.259   gl/gc/Sh125017
                                                       gl/gc/Sh125019
    SLICE_X13Y32.A6      net (fanout=2)        0.878   gl/gc/Sh12501
    SLICE_X13Y32.A       Tilo                  0.259   gl/gc/N2260
                                                       gl/gc/Sh12523
    SLICE_X17Y25.C1      net (fanout=35)       2.063   gl/gc/Sh1252
    SLICE_X17Y25.C       Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d86
                                                       gl/gc/Mmux_M_tiles_type_d10041
    SLICE_X7Y47.C3       net (fanout=50)       4.171   gl/gc/Mmux_M_tiles_type_d1004
    SLICE_X7Y47.C        Tilo                  0.259   gl/gc/N1548
                                                       gl/gc/Mmux_M_tiles_type_d407
    SLICE_X6Y45.D3       net (fanout=1)        0.740   gl/gc/Mmux_M_tiles_type_d406
    SLICE_X6Y45.D        Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d407
                                                       gl/gc/Mmux_M_tiles_type_d408
    SLICE_X4Y46.C3       net (fanout=1)        0.732   gl/gc/Mmux_M_tiles_type_d407
    SLICE_X4Y46.C        Tilo                  0.255   gl/gc/M_tiles_type_q[1]
                                                       gl/gc/Mmux_M_tiles_type_d409
    SLICE_X4Y46.D3       net (fanout=1)        0.487   gl/gc/Mmux_M_tiles_type_d408
    SLICE_X4Y46.CLK      Tas                   0.339   gl/gc/M_tiles_type_q[1]
                                                       gl/gc/Mmux_M_tiles_type_d4012
                                                       gl/gc/M_tiles_type_q_1
    -------------------------------------------------  ---------------------------
    Total                                     19.220ns (3.578ns logic, 15.642ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  0.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.241ns (Levels of Logic = 10)
  Clock Path Skew:      0.004ns (0.746 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1 to gl/gc/M_tiles_type_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y28.AQ      Tcko                  0.476   gl/gc/M_player_pos_q[1]
                                                       gl/gc/M_player_pos_q_1
    SLICE_X13Y38.C1      net (fanout=140)      2.051   gl/gc/M_player_pos_q[1]
    SLICE_X13Y38.C       Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>17
                                                       gl/gc/Mmult_n1146_Madd_lut<5>1
    SLICE_X10Y33.D2      net (fanout=60)       1.602   gl/gc/Mmult_n1146_Madd_lut[5]
    SLICE_X10Y33.D       Tilo                  0.235   gl/gc/M_player_pos_q_3_2
                                                       gl/gc/Madd_n1147_Madd_xor<5>11_SW41
    SLICE_X9Y41.B5       net (fanout=1)        1.048   gl/gc/N338
    SLICE_X9Y41.B        Tilo                  0.259   gl/gc/Sh1253
                                                       gl/gc/Sh191913
    SLICE_X13Y40.A5      net (fanout=1)        0.863   gl/gc/Sh191913
    SLICE_X13Y40.A       Tilo                  0.259   gl/gc/N332
                                                       gl/gc/Sh191916
    SLICE_X9Y33.A3       net (fanout=2)        1.469   gl/gc/Sh191916
    SLICE_X9Y33.A        Tilo                  0.259   gl/gc/Sh12522
                                                       gl/gc/Sh191917
    SLICE_X16Y23.A6      net (fanout=72)       2.267   gl/gc/Sh1919
    SLICE_X16Y23.A       Tilo                  0.254   gl/gc/level_state[2]_GND_13_o_equal_213_o7815
                                                       gl/gc/up_M_up_cond_q[0]_AND_558_o11081
    SLICE_X10Y54.B3      net (fanout=59)       4.341   gl/gc/up_M_up_cond_q[0]_AND_558_o11081
    SLICE_X10Y54.B       Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d5712
                                                       gl/gc/Mmux_M_tiles_type_d5712
    SLICE_X17Y52.B5      net (fanout=2)        1.228   gl/gc/Mmux_M_tiles_type_d5712
    SLICE_X17Y52.B       Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<27>_mmx_out
                                                       gl/gc/Mmux_M_tiles_type_d6010_SW2
    SLICE_X17Y51.C3      net (fanout=2)        0.731   gl/gc/N1255
    SLICE_X17Y51.C       Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<27>172
                                                       gl/gc/Mmux_M_tiles_type_d6011_SW1
    SLICE_X18Y52.B4      net (fanout=1)        0.538   gl/gc/N2041
    SLICE_X18Y52.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[28]
                                                       gl/gc/Mmux_M_tiles_type_d6012
                                                       gl/gc/M_tiles_type_q_27
    -------------------------------------------------  ---------------------------
    Total                                     19.241ns (3.103ns logic, 16.138ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  0.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.248ns (Levels of Logic = 10)
  Clock Path Skew:      0.013ns (0.662 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1 to gl/gc/M_tiles_type_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y28.AQ      Tcko                  0.476   gl/gc/M_player_pos_q[1]
                                                       gl/gc/M_player_pos_q_1
    SLICE_X13Y34.D6      net (fanout=140)      1.135   gl/gc/M_player_pos_q[1]
    SLICE_X13Y34.D       Tilo                  0.259   gl/gc/n2469[1]
                                                       gl/gc/n2469<1>1
    SLICE_X14Y32.BX      net (fanout=2)        0.898   gl/gc/n2469[1]
    SLICE_X14Y32.CMUX    Taxc                  0.340   gl/gc/Maddsub_n25851_Madd2_cy[4]
                                                       gl/gc/Maddsub_n25851_Madd2_cy<4>
    SLICE_X6Y25.C3       net (fanout=66)       1.653   gl/gc/Maddsub_n25851_3
    SLICE_X6Y25.CMUX     Tilo                  0.403   gl/gc/Sh125012
                                                       gl/gc/Sh125011_G
                                                       gl/gc/Sh125011
    SLICE_X6Y25.A1       net (fanout=1)        1.794   gl/gc/Sh125011
    SLICE_X6Y25.A        Tilo                  0.235   gl/gc/Sh125012
                                                       gl/gc/Sh125013
    SLICE_X9Y34.A6       net (fanout=1)        1.091   gl/gc/Sh125013
    SLICE_X9Y34.A        Tilo                  0.259   gl/gc/Sh125017
                                                       gl/gc/Sh125019
    SLICE_X10Y31.A6      net (fanout=2)        0.637   gl/gc/Sh12501
    SLICE_X10Y31.A       Tilo                  0.235   gl/gc/N2257
                                                       gl/gc/Sh12505
    SLICE_X12Y40.C5      net (fanout=36)       1.377   gl/gc/Sh1250
    SLICE_X12Y40.C       Tilo                  0.255   gl/gc/Mmux_M_tiles_type_d8516
                                                       gl/gc/Mmux_M_tiles_type_d123511
    SLICE_X15Y11.D1      net (fanout=47)       5.477   gl/gc/Mmux_M_tiles_type_d12351
    SLICE_X15Y11.D       Tilo                  0.259   gl/gc/N1266
                                                       gl/gc/Mmux_M_tiles_type_d3210_SW1
    SLICE_X17Y11.D3      net (fanout=2)        0.601   gl/gc/N1266
    SLICE_X17Y11.D       Tilo                  0.259   gl/gc/N2050
                                                       gl/gc/Mmux_M_tiles_type_d3211_SW1
    SLICE_X12Y15.D1      net (fanout=1)        1.266   gl/gc/N2050
    SLICE_X12Y15.CLK     Tas                   0.339   gl/gc/M_tiles_type_q[18]
                                                       gl/gc/Mmux_M_tiles_type_d3212
                                                       gl/gc/M_tiles_type_q_18
    -------------------------------------------------  ---------------------------
    Total                                     19.248ns (3.319ns logic, 15.929ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack:                  0.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.247ns (Levels of Logic = 10)
  Clock Path Skew:      0.013ns (0.662 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1 to gl/gc/M_tiles_type_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y28.AQ      Tcko                  0.476   gl/gc/M_player_pos_q[1]
                                                       gl/gc/M_player_pos_q_1
    SLICE_X13Y34.D6      net (fanout=140)      1.135   gl/gc/M_player_pos_q[1]
    SLICE_X13Y34.D       Tilo                  0.259   gl/gc/n2469[1]
                                                       gl/gc/n2469<1>1
    SLICE_X14Y32.AX      net (fanout=2)        0.700   gl/gc/n2469[1]
    SLICE_X14Y32.CMUX    Taxc                  0.410   gl/gc/Maddsub_n25851_Madd2_cy[4]
                                                       gl/gc/Maddsub_n25851_Madd2_cy<4>
    SLICE_X6Y25.C3       net (fanout=66)       1.653   gl/gc/Maddsub_n25851_3
    SLICE_X6Y25.CMUX     Tilo                  0.403   gl/gc/Sh125012
                                                       gl/gc/Sh125011_G
                                                       gl/gc/Sh125011
    SLICE_X6Y25.A1       net (fanout=1)        1.794   gl/gc/Sh125011
    SLICE_X6Y25.A        Tilo                  0.235   gl/gc/Sh125012
                                                       gl/gc/Sh125013
    SLICE_X9Y34.A6       net (fanout=1)        1.091   gl/gc/Sh125013
    SLICE_X9Y34.A        Tilo                  0.259   gl/gc/Sh125017
                                                       gl/gc/Sh125019
    SLICE_X13Y32.A6      net (fanout=2)        0.878   gl/gc/Sh12501
    SLICE_X13Y32.A       Tilo                  0.259   gl/gc/N2260
                                                       gl/gc/Sh12523
    SLICE_X12Y40.C4      net (fanout=35)       1.239   gl/gc/Sh1252
    SLICE_X12Y40.C       Tilo                  0.255   gl/gc/Mmux_M_tiles_type_d8516
                                                       gl/gc/Mmux_M_tiles_type_d123511
    SLICE_X15Y11.D1      net (fanout=47)       5.477   gl/gc/Mmux_M_tiles_type_d12351
    SLICE_X15Y11.D       Tilo                  0.259   gl/gc/N1266
                                                       gl/gc/Mmux_M_tiles_type_d3210_SW1
    SLICE_X17Y11.D3      net (fanout=2)        0.601   gl/gc/N1266
    SLICE_X17Y11.D       Tilo                  0.259   gl/gc/N2050
                                                       gl/gc/Mmux_M_tiles_type_d3211_SW1
    SLICE_X12Y15.D1      net (fanout=1)        1.266   gl/gc/N2050
    SLICE_X12Y15.CLK     Tas                   0.339   gl/gc/M_tiles_type_q[18]
                                                       gl/gc/Mmux_M_tiles_type_d3212
                                                       gl/gc/M_tiles_type_q_18
    -------------------------------------------------  ---------------------------
    Total                                     19.247ns (3.413ns logic, 15.834ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  0.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_tiles_type_q_55 (FF)
  Destination:          gl/gc/M_tiles_type_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.168ns (Levels of Logic = 11)
  Clock Path Skew:      -0.064ns (0.622 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_tiles_type_q_55 to gl/gc/M_tiles_type_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y13.CQ      Tcko                  0.430   gl/gc/M_tiles_type_q[55]
                                                       gl/gc/M_tiles_type_q_55
    SLICE_X14Y39.C2      net (fanout=11)       4.199   gl/gc/M_tiles_type_q[55]
    SLICE_X14Y39.C       Tilo                  0.235   gl/gc/Sh1021
                                                       gl/gc/Madd_n1147_Madd_xor<5>11_SW2
    SLICE_X13Y37.B5      net (fanout=1)        0.653   gl/gc/N289
    SLICE_X13Y37.B       Tilo                  0.259   gl/gc/N506
                                                       gl/gc/Sh192031
    SLICE_X10Y38.A2      net (fanout=2)        0.980   gl/gc/Sh19203
    SLICE_X10Y38.A       Tilo                  0.235   gl/gc/Sh19202
                                                       gl/gc/Sh19203
    SLICE_X11Y33.A4      net (fanout=1)        0.737   gl/gc/Sh19204
    SLICE_X11Y33.A       Tilo                  0.259   gl/gc/N550
                                                       gl/gc/Sh19208
    SLICE_X12Y39.A5      net (fanout=75)       1.429   gl/gc/Sh1920
    SLICE_X12Y39.A       Tilo                  0.254   gl/gc/Sh1102
                                                       gl/gc/up_M_up_cond_q[0]_AND_558_o241
    SLICE_X6Y18.CX       net (fanout=61)       3.361   gl/gc/up_M_up_cond_q[0]_AND_558_o24
    SLICE_X6Y18.CMUX     Tcxc                  0.192   gl/gc/up_M_up_cond_q[0]_AND_558_o11761
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<21>171_SW1
    SLICE_X6Y18.A3       net (fanout=1)        0.966   gl/gc/N1991
    SLICE_X6Y18.A        Tilo                  0.235   gl/gc/up_M_up_cond_q[0]_AND_558_o11761
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<21>172
    SLICE_X9Y28.D4       net (fanout=1)        1.734   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<21>171
    SLICE_X9Y28.D        Tilo                  0.259   gl/gc/M_player_pos_q_1_1
                                                       gl/gc/M_player_pos_q[4]_Decoder_398_OUT<21>173
    SLICE_X8Y20.A3       net (fanout=5)        1.041   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<21>_mmx_out3
    SLICE_X8Y20.A        Tilo                  0.254   gl/gc/Mmux_M_tiles_type_d48
                                                       gl/gc/Mmux_M_tiles_type_d484
    SLICE_X9Y21.C5       net (fanout=1)        0.590   gl/gc/Mmux_M_tiles_type_d483
    SLICE_X9Y21.C        Tilo                  0.259   gl/gc/M_tiles_type_q[21]
                                                       gl/gc/Mmux_M_tiles_type_d489
    SLICE_X9Y21.D5       net (fanout=1)        0.234   gl/gc/Mmux_M_tiles_type_d488
    SLICE_X9Y21.CLK      Tas                   0.373   gl/gc/M_tiles_type_q[21]
                                                       gl/gc/Mmux_M_tiles_type_d4812
                                                       gl/gc/M_tiles_type_q_21
    -------------------------------------------------  ---------------------------
    Total                                     19.168ns (3.244ns logic, 15.924ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  0.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_3 (FF)
  Destination:          gl/gc/M_tiles_type_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.234ns (Levels of Logic = 6)
  Clock Path Skew:      0.003ns (0.750 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_3 to gl/gc/M_tiles_type_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.AQ       Tcko                  0.430   gl/gc/M_player_pos_q[3]
                                                       gl/gc/M_player_pos_q_3
    SLICE_X9Y49.B5       net (fanout=89)       3.494   gl/gc/M_player_pos_q[3]
    SLICE_X9Y49.BMUX     Tilo                  0.337   gl/gc/M_left_cond_q_0
                                                       gl/gc/M_player_pos_q[4]_PWR_7_o_equal_1283_o<4>1
    SLICE_X15Y16.C1      net (fanout=87)       3.559   gl/gc/M_player_pos_q[4]_PWR_7_o_equal_1283_o
    SLICE_X15Y16.C       Tilo                  0.259   gl/gc/N1565
                                                       gl/gc/Mmux_M_tiles_type_d123511_SW0
    SLICE_X12Y40.C2      net (fanout=6)        2.699   gl/gc/Mmux_M_step_counter_d125
    SLICE_X12Y40.C       Tilo                  0.255   gl/gc/Mmux_M_tiles_type_d8516
                                                       gl/gc/Mmux_M_tiles_type_d123511
    SLICE_X15Y11.D1      net (fanout=47)       5.477   gl/gc/Mmux_M_tiles_type_d12351
    SLICE_X15Y11.D       Tilo                  0.259   gl/gc/N1266
                                                       gl/gc/Mmux_M_tiles_type_d3210_SW1
    SLICE_X17Y11.D3      net (fanout=2)        0.601   gl/gc/N1266
    SLICE_X17Y11.D       Tilo                  0.259   gl/gc/N2050
                                                       gl/gc/Mmux_M_tiles_type_d3211_SW1
    SLICE_X12Y15.D1      net (fanout=1)        1.266   gl/gc/N2050
    SLICE_X12Y15.CLK     Tas                   0.339   gl/gc/M_tiles_type_q[18]
                                                       gl/gc/Mmux_M_tiles_type_d3212
                                                       gl/gc/M_tiles_type_q_18
    -------------------------------------------------  ---------------------------
    Total                                     19.234ns (2.138ns logic, 17.096ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack:                  0.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.202ns (Levels of Logic = 11)
  Clock Path Skew:      -0.017ns (0.725 - 0.742)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_1 to gl/gc/M_tiles_type_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y28.AQ      Tcko                  0.476   gl/gc/M_player_pos_q[1]
                                                       gl/gc/M_player_pos_q_1
    SLICE_X13Y38.C1      net (fanout=140)      2.051   gl/gc/M_player_pos_q[1]
    SLICE_X13Y38.C       Tilo                  0.259   gl/gc/M_player_pos_q[4]_Decoder_398_OUT<25>17
                                                       gl/gc/Mmult_n1146_Madd_lut<5>1
    SLICE_X10Y33.D2      net (fanout=60)       1.602   gl/gc/Mmult_n1146_Madd_lut[5]
    SLICE_X10Y33.D       Tilo                  0.235   gl/gc/M_player_pos_q_3_2
                                                       gl/gc/Madd_n1147_Madd_xor<5>11_SW41
    SLICE_X9Y41.B5       net (fanout=1)        1.048   gl/gc/N338
    SLICE_X9Y41.B        Tilo                  0.259   gl/gc/Sh1253
                                                       gl/gc/Sh191913
    SLICE_X13Y40.A5      net (fanout=1)        0.863   gl/gc/Sh191913
    SLICE_X13Y40.A       Tilo                  0.259   gl/gc/N332
                                                       gl/gc/Sh191916
    SLICE_X9Y33.A3       net (fanout=2)        1.469   gl/gc/Sh191916
    SLICE_X9Y33.A        Tilo                  0.259   gl/gc/Sh12522
                                                       gl/gc/Sh191917
    SLICE_X16Y23.A6      net (fanout=72)       2.267   gl/gc/Sh1919
    SLICE_X16Y23.A       Tilo                  0.254   gl/gc/level_state[2]_GND_13_o_equal_213_o7815
                                                       gl/gc/up_M_up_cond_q[0]_AND_558_o11081
    SLICE_X8Y45.B2       net (fanout=59)       3.345   gl/gc/up_M_up_cond_q[0]_AND_558_o11081
    SLICE_X8Y45.B        Tilo                  0.254   gl/gc/_n5964
                                                       gl/gc/Mmux_M_tiles_type_d11001
    SLICE_X4Y45.B2       net (fanout=1)        1.043   gl/gc/Mmux_M_tiles_type_d11001
    SLICE_X4Y45.B        Tilo                  0.254   gl/gc/Mmux_M_tiles_type_d44
                                                       gl/gc/Mmux_M_tiles_type_d11002
    SLICE_X3Y46.C3       net (fanout=1)        0.900   gl/gc/Mmux_M_tiles_type_d11002
    SLICE_X3Y46.C        Tilo                  0.259   gl/gc/Mmux_M_tiles_type_d413
                                                       gl/gc/Mmux_M_tiles_type_d11007
    SLICE_X2Y46.B6       net (fanout=4)        0.344   gl/gc/Mmux_M_tiles_type_d1100
    SLICE_X2Y46.B        Tilo                  0.235   gl/gc/Mmux_M_tiles_type_d49
                                                       gl/gc/Mmux_M_tiles_type_d41
    SLICE_X4Y46.A2       net (fanout=1)        0.928   gl/gc/Mmux_M_tiles_type_d4
    SLICE_X4Y46.CLK      Tas                   0.339   gl/gc/M_tiles_type_q[1]
                                                       gl/gc/Mmux_M_tiles_type_d414
                                                       gl/gc/M_tiles_type_q_0
    -------------------------------------------------  ---------------------------
    Total                                     19.202ns (3.342ns logic, 15.860ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  0.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gl/gc/M_player_pos_q_0_1 (FF)
  Destination:          gl/gc/M_tiles_type_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.155ns (Levels of Logic = 10)
  Clock Path Skew:      -0.062ns (0.686 - 0.748)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gl/gc/M_player_pos_q_0_1 to gl/gc/M_tiles_type_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.CQ       Tcko                  0.525   gl/gc/M_player_pos_q_0_1
                                                       gl/gc/M_player_pos_q_0_1
    SLICE_X13Y34.D3      net (fanout=18)       1.086   gl/gc/M_player_pos_q_0_1
    SLICE_X13Y34.D       Tilo                  0.259   gl/gc/n2469[1]
                                                       gl/gc/n2469<1>1
    SLICE_X14Y32.BX      net (fanout=2)        0.898   gl/gc/n2469[1]
    SLICE_X14Y32.CMUX    Taxc                  0.340   gl/gc/Maddsub_n25851_Madd2_cy[4]
                                                       gl/gc/Maddsub_n25851_Madd2_cy<4>
    SLICE_X6Y25.C3       net (fanout=66)       1.653   gl/gc/Maddsub_n25851_3
    SLICE_X6Y25.CMUX     Tilo                  0.403   gl/gc/Sh125012
                                                       gl/gc/Sh125011_G
                                                       gl/gc/Sh125011
    SLICE_X6Y25.A1       net (fanout=1)        1.794   gl/gc/Sh125011
    SLICE_X6Y25.A        Tilo                  0.235   gl/gc/Sh125012
                                                       gl/gc/Sh125013
    SLICE_X9Y34.A6       net (fanout=1)        1.091   gl/gc/Sh125013
    SLICE_X9Y34.A        Tilo                  0.259   gl/gc/Sh125017
                                                       gl/gc/Sh125019
    SLICE_X10Y31.A6      net (fanout=2)        0.637   gl/gc/Sh12501
    SLICE_X10Y31.A       Tilo                  0.235   gl/gc/N2257
                                                       gl/gc/Sh12505
    SLICE_X3Y28.A5       net (fanout=36)       2.345   gl/gc/Sh1250
    SLICE_X3Y28.A        Tilo                  0.259   gl/gc/N472
                                                       gl/gc/Mmux_M_tiles_type_d1005311
    SLICE_X23Y46.B3      net (fanout=63)       3.929   gl/gc/Mmux_M_tiles_type_d100531
    SLICE_X23Y46.B       Tilo                  0.259   gl/gc/N767
                                                       gl/gc/Mmux_M_tiles_type_d1487_SW0
    SLICE_X20Y47.D1      net (fanout=1)        1.222   gl/gc/N767
    SLICE_X20Y47.D       Tilo                  0.254   gl/gc/Mmux_M_tiles_type_d1487
                                                       gl/gc/Mmux_M_tiles_type_d1488
    SLICE_X18Y44.C4      net (fanout=1)        1.123   gl/gc/Mmux_M_tiles_type_d1487
    SLICE_X18Y44.CLK     Tas                   0.349   gl/gc/M_tiles_type_q[4]
                                                       gl/gc/Mmux_M_tiles_type_d1489
                                                       gl/gc/M_tiles_type_q_4
    -------------------------------------------------  ---------------------------
    Total                                     19.155ns (3.377ns logic, 15.778ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: gl/left_cond/M_sync_out/CLK
  Logical resource: gl/up_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: gl/left_cond/M_sync_out/CLK
  Logical resource: gl/right_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: gl/left_cond/M_sync_out/CLK
  Logical resource: gl/down_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: gl/left_cond/M_sync_out/CLK
  Logical resource: gl/left_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X20Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/tiles_gen_0[17].tiles/M_lf2_out/CLK
  Logical resource: gl/gc/tiles_gen_0[17].tiles/lf2/M_counter_q_21/CK
  Location pin: SLICE_X4Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/tiles_gen_0[17].tiles/M_lf2_out/CLK
  Logical resource: gl/gc/tiles_gen_0[17].tiles/lf2/M_counter_q_22/CK
  Location pin: SLICE_X4Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/tiles_gen_0[17].tiles/M_lf2_out/CLK
  Logical resource: gl/gc/tiles_gen_0[17].tiles/lf2/M_counter_q_23/CK
  Location pin: SLICE_X4Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/tiles_gen_0[3].tiles/M_lf2_out/CLK
  Logical resource: gl/gc/tiles_gen_0[3].tiles/lf2/M_counter_q_21/CK
  Location pin: SLICE_X12Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/tiles_gen_0[3].tiles/M_lf2_out/CLK
  Logical resource: gl/gc/tiles_gen_0[3].tiles/lf2/M_counter_q_22/CK
  Location pin: SLICE_X12Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/gc/tiles_gen_0[3].tiles/M_lf2_out/CLK
  Logical resource: gl/gc/tiles_gen_0[3].tiles/lf2/M_counter_q_23/CK
  Location pin: SLICE_X12Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_3/CLK
  Logical resource: gl/sc/M_counter_q_0/CK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_3/CLK
  Logical resource: gl/sc/M_counter_q_1/CK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_3/CLK
  Logical resource: gl/sc/M_counter_q_2/CK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_3/CLK
  Logical resource: gl/sc/M_counter_q_3/CK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_7/CLK
  Logical resource: gl/sc/M_counter_q_4/CK
  Location pin: SLICE_X8Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_7/CLK
  Logical resource: gl/sc/M_counter_q_5/CK
  Location pin: SLICE_X8Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_7/CLK
  Logical resource: gl/sc/M_counter_q_6/CK
  Location pin: SLICE_X8Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_7/CLK
  Logical resource: gl/sc/M_counter_q_7/CK
  Location pin: SLICE_X8Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_11/CLK
  Logical resource: gl/sc/M_counter_q_8/CK
  Location pin: SLICE_X8Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_11/CLK
  Logical resource: gl/sc/M_counter_q_9/CK
  Location pin: SLICE_X8Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_11/CLK
  Logical resource: gl/sc/M_counter_q_10/CK
  Location pin: SLICE_X8Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_11/CLK
  Logical resource: gl/sc/M_counter_q_11/CK
  Location pin: SLICE_X8Y55.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_15/CLK
  Logical resource: gl/sc/M_counter_q_12/CK
  Location pin: SLICE_X8Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_15/CLK
  Logical resource: gl/sc/M_counter_q_13/CK
  Location pin: SLICE_X8Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_15/CLK
  Logical resource: gl/sc/M_counter_q_14/CK
  Location pin: SLICE_X8Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_15/CLK
  Logical resource: gl/sc/M_counter_q_15/CK
  Location pin: SLICE_X8Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_19/CLK
  Logical resource: gl/sc/M_counter_q_16/CK
  Location pin: SLICE_X8Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_19/CLK
  Logical resource: gl/sc/M_counter_q_17/CK
  Location pin: SLICE_X8Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: gl/M_counter_q_19/CLK
  Logical resource: gl/sc/M_counter_q_18/CK
  Location pin: SLICE_X8Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.403|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 51593613 paths, 0 nets, and 20980 connections

Design statistics:
   Minimum period:  19.403ns{1}   (Maximum frequency:  51.538MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 05 14:37:26 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 294 MB



