

Implementation tool: Xilinx Vivado v.2025.1.1
Project:             project_1
Solution:            hls
Device target:       xczu3eg-sbva484-1-e
Report date:         Tue Feb 03 23:48:47 EST 2026

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:          21158
FF:           23336
DSP:              2
BRAM:            52
URAM:             0
LATCH:            0
SRL:            643
CLB:           3910

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      6.715
CP achieved post-implementation: 7.762
Timing met
