<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p16" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_16{left:86px;bottom:1140px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t2_16{left:83px;bottom:81px;letter-spacing:-0.15px;}
#t3_16{left:133px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_16{left:161px;bottom:1027px;}
#t5_16{left:242px;bottom:1027px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t6_16{left:161px;bottom:1002px;}
#t7_16{left:242px;bottom:1002px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t8_16{left:156px;bottom:978px;letter-spacing:-0.1px;}
#t9_16{left:242px;bottom:978px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#ta_16{left:156px;bottom:953px;letter-spacing:-0.1px;}
#tb_16{left:242px;bottom:953px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#tc_16{left:155px;bottom:929px;letter-spacing:-0.13px;}
#td_16{left:242px;bottom:929px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#te_16{left:159px;bottom:904px;letter-spacing:-0.09px;}
#tf_16{left:242px;bottom:904px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#tg_16{left:156px;bottom:880px;letter-spacing:-0.11px;}
#th_16{left:242px;bottom:880px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#ti_16{left:154px;bottom:855px;letter-spacing:-0.2px;}
#tj_16{left:242px;bottom:855px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tk_16{left:157px;bottom:831px;letter-spacing:-0.11px;}
#tl_16{left:242px;bottom:831px;letter-spacing:-0.1px;word-spacing:0.05px;}
#tm_16{left:157px;bottom:807px;letter-spacing:-0.15px;}
#tn_16{left:242px;bottom:807px;letter-spacing:-0.1px;word-spacing:0.03px;}
#to_16{left:138px;bottom:782px;letter-spacing:-0.16px;}
#tp_16{left:243px;bottom:782px;letter-spacing:-0.11px;}
#tq_16{left:143px;bottom:758px;letter-spacing:-0.13px;}
#tr_16{left:242px;bottom:758px;letter-spacing:-0.11px;}
#ts_16{left:409px;bottom:758px;}
#tt_16{left:415px;bottom:758px;letter-spacing:-0.09px;word-spacing:-0.02px;}
#tu_16{left:506px;bottom:758px;letter-spacing:-0.14px;}
#tv_16{left:553px;bottom:758px;letter-spacing:-0.1px;}
#tw_16{left:242px;bottom:741px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tx_16{left:441px;bottom:741px;letter-spacing:-0.13px;word-spacing:-0.06px;}
#ty_16{left:532px;bottom:739px;letter-spacing:0.01px;}
#tz_16{left:555px;bottom:741px;letter-spacing:-0.07px;word-spacing:0.02px;}
#t10_16{left:573px;bottom:741px;}
#t11_16{left:135px;bottom:714px;letter-spacing:-0.12px;}
#t12_16{left:243px;bottom:714px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t13_16{left:242px;bottom:697px;letter-spacing:-0.11px;}
#t14_16{left:290px;bottom:697px;letter-spacing:-0.15px;}
#t15_16{left:357px;bottom:697px;letter-spacing:-0.1px;word-spacing:0.05px;}
#t16_16{left:455px;bottom:697px;}
#t17_16{left:462px;bottom:697px;letter-spacing:-0.07px;word-spacing:-0.06px;}
#t18_16{left:513px;bottom:697px;}
#t19_16{left:520px;bottom:697px;}
#t1a_16{left:144px;bottom:673px;letter-spacing:-0.14px;}
#t1b_16{left:242px;bottom:673px;letter-spacing:-0.11px;word-spacing:0.06px;}
#t1c_16{left:417px;bottom:673px;}
#t1d_16{left:137px;bottom:648px;letter-spacing:-0.16px;}
#t1e_16{left:242px;bottom:648px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1f_16{left:434px;bottom:648px;letter-spacing:-0.16px;}
#t1g_16{left:482px;bottom:648px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t1h_16{left:604px;bottom:648px;letter-spacing:-0.15px;}
#t1i_16{left:649px;bottom:648px;}
#t1j_16{left:144px;bottom:624px;letter-spacing:-0.14px;}
#t1k_16{left:242px;bottom:624px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t1l_16{left:530px;bottom:624px;}
#t1m_16{left:135px;bottom:599px;letter-spacing:-0.12px;}
#t1n_16{left:242px;bottom:599px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1o_16{left:339px;bottom:599px;}
#t1p_16{left:345px;bottom:599px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1q_16{left:440px;bottom:599px;letter-spacing:-0.11px;}
#t1r_16{left:453px;bottom:599px;letter-spacing:-0.09px;}
#t1s_16{left:488px;bottom:599px;}
#t1t_16{left:493px;bottom:599px;}
#t1u_16{left:132px;bottom:575px;letter-spacing:-0.14px;}
#t1v_16{left:242px;bottom:575px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t1w_16{left:442px;bottom:575px;}
#t1x_16{left:448px;bottom:575px;}
#t1y_16{left:139px;bottom:550px;letter-spacing:-0.13px;}
#t1z_16{left:242px;bottom:550px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t20_16{left:339px;bottom:550px;}
#t21_16{left:345px;bottom:550px;letter-spacing:-0.1px;word-spacing:0.06px;}
#t22_16{left:438px;bottom:550px;}
#t23_16{left:445px;bottom:550px;}
#t24_16{left:131px;bottom:526px;letter-spacing:-0.16px;}
#t25_16{left:242px;bottom:526px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t26_16{left:440px;bottom:526px;}
#t27_16{left:447px;bottom:526px;}
#t28_16{left:143px;bottom:502px;letter-spacing:-0.14px;}
#t29_16{left:242px;bottom:502px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t2a_16{left:339px;bottom:502px;}
#t2b_16{left:348px;bottom:502px;letter-spacing:-0.1px;word-spacing:0.06px;}
#t2c_16{left:145px;bottom:477px;letter-spacing:-0.1px;}
#t2d_16{left:242px;bottom:477px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t2e_16{left:474px;bottom:477px;}
#t2f_16{left:483px;bottom:477px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2g_16{left:121px;bottom:453px;letter-spacing:-0.13px;}
#t2h_16{left:243px;bottom:453px;letter-spacing:-0.1px;word-spacing:-0.47px;}
#t2i_16{left:242px;bottom:436px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t2j_16{left:242px;bottom:419px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2k_16{left:122px;bottom:395px;letter-spacing:-0.14px;}
#t2l_16{left:242px;bottom:395px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t2m_16{left:242px;bottom:378px;letter-spacing:-0.11px;word-spacing:-0.14px;}
#t2n_16{left:450px;bottom:378px;letter-spacing:-0.12px;}
#t2o_16{left:470px;bottom:378px;letter-spacing:-0.07px;word-spacing:-0.24px;}
#t2p_16{left:521px;bottom:378px;letter-spacing:-0.19px;}
#t2q_16{left:558px;bottom:378px;letter-spacing:-0.13px;word-spacing:-0.16px;}
#t2r_16{left:242px;bottom:361px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2s_16{left:123px;bottom:337px;letter-spacing:-0.13px;}
#t2t_16{left:242px;bottom:337px;letter-spacing:-0.11px;word-spacing:-0.24px;}
#t2u_16{left:242px;bottom:320px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t2v_16{left:408px;bottom:320px;letter-spacing:-0.21px;}
#t2w_16{left:428px;bottom:320px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t2x_16{left:481px;bottom:320px;letter-spacing:-0.19px;}
#t2y_16{left:517px;bottom:320px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t2z_16{left:818px;bottom:318px;letter-spacing:-0.1px;}
#t30_16{left:242px;bottom:300px;letter-spacing:-0.11px;word-spacing:0.06px;}
#t31_16{left:150px;bottom:276px;letter-spacing:-0.1px;}
#t32_16{left:242px;bottom:276px;letter-spacing:-0.08px;word-spacing:-0.14px;}
#t33_16{left:277px;bottom:276px;letter-spacing:-0.11px;}
#t34_16{left:320px;bottom:276px;letter-spacing:-0.1px;word-spacing:-0.16px;}
#t35_16{left:793px;bottom:276px;letter-spacing:-0.12px;}
#t36_16{left:826px;bottom:276px;letter-spacing:-0.06px;}
#t37_16{left:242px;bottom:259px;letter-spacing:-0.1px;word-spacing:-0.06px;}
#t38_16{left:242px;bottom:242px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t39_16{left:204px;bottom:1083px;letter-spacing:0.1px;word-spacing:0.03px;}
#t3a_16{left:140px;bottom:1054px;letter-spacing:-0.15px;}
#t3b_16{left:514px;bottom:1054px;letter-spacing:-0.15px;}

.s1_16{font-size:14px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s2_16{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_16{font-size:14px;font-family:SymbolMT_mx;color:#000;}
.s4_16{font-size:14px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s5_16{font-size:14px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s6_16{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s7_16{font-size:11px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s8_16{font-size:11px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s9_16{font-size:14px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.sa_16{font-size:15px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts16" type="text/css" >

@font-face {
	font-family: SymbolMT_mx;
	src: url("fonts/SymbolMT_mx.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPSMT_lfr;
	src: url("fonts/sub_TimesNewRomanPSMT_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg16Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg16" style="-webkit-user-select: none;"><object width="935" height="1210" data="16/16.svg" type="image/svg+xml" id="pdf16" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_16" class="t s1_16">About This Book </span>
<span id="t2_16" class="t s2_16">16 </span><span id="t3_16" class="t s2_16">MIPS® Architecture For Programmers Vol. III: MIPS32® / microMIPS32™ Privileged Resource Architecture, Rev. 6.02 </span>
<span id="t4_16" class="t s3_16"> </span><span id="t5_16" class="t s4_16">2’s complement less-than or equal comparison. </span>
<span id="t6_16" class="t s3_16"> </span><span id="t7_16" class="t s4_16">2’s complement greater-than-or-equal comparison. </span>
<span id="t8_16" class="t s4_16">nor </span><span id="t9_16" class="t s4_16">Bitwise logical NOR. </span>
<span id="ta_16" class="t s4_16">xor </span><span id="tb_16" class="t s4_16">Bitwise logical XOR. </span>
<span id="tc_16" class="t s4_16">and </span><span id="td_16" class="t s4_16">Bitwise logical AND. </span>
<span id="te_16" class="t s4_16">or </span><span id="tf_16" class="t s4_16">Bitwise logical OR. </span>
<span id="tg_16" class="t s4_16">not </span><span id="th_16" class="t s4_16">Bitwise inversion. </span>
<span id="ti_16" class="t s4_16">&amp;&amp; </span><span id="tj_16" class="t s4_16">Logical (non-bitwise) AND. </span>
<span id="tk_16" class="t s4_16">&lt;&lt; </span><span id="tl_16" class="t s4_16">Logical shift left (shift in zeros at right-hand-side). </span>
<span id="tm_16" class="t s4_16">&gt;&gt; </span><span id="tn_16" class="t s4_16">Logical shift right (shift in zeros at left-hand-side). </span>
<span id="to_16" class="t s4_16">GPRLEN </span><span id="tp_16" class="t s4_16">The length, in bits (32 or 64), of the CPU general-purpose registers. </span>
<span id="tq_16" class="t s5_16">GPR[x] </span><span id="tr_16" class="t s4_16">CPU general-purpose register </span><span id="ts_16" class="t s5_16">x</span><span id="tt_16" class="t s4_16">. The content of </span><span id="tu_16" class="t s5_16">GPR[0] </span><span id="tv_16" class="t s4_16">is always zero. In Release 2 of the Architecture, </span>
<span id="tw_16" class="t s4_16">GPR[x] is a short-hand notation for </span><span id="tx_16" class="t s6_16">SGPR[ SRSCtl </span>
<span id="ty_16" class="t s7_16">CSS </span>
<span id="tz_16" class="t s6_16">, x]</span><span id="t10_16" class="t s4_16">. </span>
<span id="t11_16" class="t s4_16">SGPR[s,x] </span><span id="t12_16" class="t s4_16">From Release 2 on of the Architecture, multiple copies of the CPU general-purpose registers can be imple- </span>
<span id="t13_16" class="t s4_16">mented. </span><span id="t14_16" class="t s6_16">SGPR[s,x] </span><span id="t15_16" class="t s4_16">refers to GPR set </span><span id="t16_16" class="t s6_16">s</span><span id="t17_16" class="t s4_16">, register </span><span id="t18_16" class="t s6_16">x</span><span id="t19_16" class="t s4_16">. </span>
<span id="t1a_16" class="t s5_16">FPR[x] </span><span id="t1b_16" class="t s4_16">Floating-point operand register </span><span id="t1c_16" class="t s5_16">x </span>
<span id="t1d_16" class="t s5_16">FCC[CC] </span><span id="t1e_16" class="t s4_16">Floating-point condition code CC. </span><span id="t1f_16" class="t s5_16">FCC[0] </span><span id="t1g_16" class="t s4_16">has the same value as </span><span id="t1h_16" class="t s5_16">COC[1]</span><span id="t1i_16" class="t s4_16">. </span>
<span id="t1j_16" class="t s5_16">FPR[x] </span><span id="t1k_16" class="t s4_16">Floating-point (coprocessor unit 1), general register </span><span id="t1l_16" class="t s5_16">x </span>
<span id="t1m_16" class="t s5_16">CPR[z,x,s] </span><span id="t1n_16" class="t s4_16">Coprocessor unit </span><span id="t1o_16" class="t s5_16">z</span><span id="t1p_16" class="t s4_16">, general register </span><span id="t1q_16" class="t s5_16">x, </span><span id="t1r_16" class="t s4_16">select </span><span id="t1s_16" class="t s5_16">s</span><span id="t1t_16" class="t s4_16">. </span>
<span id="t1u_16" class="t s4_16">CP2CPR[x] </span><span id="t1v_16" class="t s4_16">Coprocessor unit 2, general register </span><span id="t1w_16" class="t s6_16">x</span><span id="t1x_16" class="t s4_16">. </span>
<span id="t1y_16" class="t s5_16">CCR[z,x] </span><span id="t1z_16" class="t s4_16">Coprocessor unit </span><span id="t20_16" class="t s5_16">z</span><span id="t21_16" class="t s4_16">, control register </span><span id="t22_16" class="t s5_16">x</span><span id="t23_16" class="t s4_16">. </span>
<span id="t24_16" class="t s4_16">CP2CCR[x] </span><span id="t25_16" class="t s4_16">Coprocessor unit 2, control register </span><span id="t26_16" class="t s6_16">x</span><span id="t27_16" class="t s4_16">. </span>
<span id="t28_16" class="t s5_16">COC[z] </span><span id="t29_16" class="t s4_16">Coprocessor unit </span><span id="t2a_16" class="t s5_16">z </span><span id="t2b_16" class="t s4_16">condition signal. </span>
<span id="t2c_16" class="t s5_16">Xlat[x] </span><span id="t2d_16" class="t s4_16">Translation of the MIPS16e GPR number </span><span id="t2e_16" class="t s5_16">x </span><span id="t2f_16" class="t s4_16">into the corresponding 32-bit GPR number. </span>
<span id="t2g_16" class="t s4_16">BigEndianMem </span><span id="t2h_16" class="t s4_16">Endian mode as configured at chip reset (0 for little-endian, 1 for big-endian). Specifies the endianness of the </span>
<span id="t2i_16" class="t s4_16">memory interface (see LoadMemory and StoreMemory pseudocode function descriptions), and the endian- </span>
<span id="t2j_16" class="t s4_16">ness of Kernel and Supervisor mode execution. </span>
<span id="t2k_16" class="t s4_16">BigEndianCPU </span><span id="t2l_16" class="t s4_16">The endianness for load and store instructions (0 for little-endian, 1 for big-endian). In User mode, this endi- </span>
<span id="t2m_16" class="t s4_16">anness can be switched by setting the </span><span id="t2n_16" class="t s5_16">RE </span><span id="t2o_16" class="t s4_16">bit in the </span><span id="t2p_16" class="t s5_16">Status </span><span id="t2q_16" class="t s4_16">register. Thus, BigEndianCPU can be computed as </span>
<span id="t2r_16" class="t s4_16">(BigEndianMem XOR ReverseEndian). </span>
<span id="t2s_16" class="t s4_16">ReverseEndian </span><span id="t2t_16" class="t s4_16">Signal to reverse the endianness of load and store instructions. This feature is available in User mode only. It </span>
<span id="t2u_16" class="t s4_16">is implemented by setting the </span><span id="t2v_16" class="t s5_16">RE </span><span id="t2w_16" class="t s4_16">bit of the </span><span id="t2x_16" class="t s5_16">Status </span><span id="t2y_16" class="t s4_16">register. Thus, ReverseEndian can be computed as (SR </span>
<span id="t2z_16" class="t s8_16">RE </span>
<span id="t30_16" class="t s4_16">and User mode). </span>
<span id="t31_16" class="t s5_16">LLbit </span><span id="t32_16" class="t s4_16">Bit of </span><span id="t33_16" class="t s9_16">virtual </span><span id="t34_16" class="t s4_16">state used to specify operation for instructions that provide atomic read-modify-write. </span><span id="t35_16" class="t s5_16">LLbit </span><span id="t36_16" class="t s4_16">is </span>
<span id="t37_16" class="t s4_16">set when a linked load occurs and is tested by the conditional store. It is cleared (by exception return instruc- </span>
<span id="t38_16" class="t s4_16">tions) during other CPU operation, when a store to the location is no longer atomic. </span>
<span id="t39_16" class="t sa_16">Table 1.1 Symbols Used in Instruction Operation Statements (Continued) </span>
<span id="t3a_16" class="t s1_16">Symbol </span><span id="t3b_16" class="t s1_16">Meaning </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
