********************************************
*  SURELOG SystemVerilog  Compiler/Linter  *
********************************************

Copyright (c) 2017-2023 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.82
BUILT  : Sep  3 2024
DATE   : 2024-09-09.21:26:24
COMMAND: -synth -top mealy_fsm -I/home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm /home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v -DYOSYS=1 -DSYNTHESIS=1

[INF:CM0023] Creating log file "/home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/EDA-2924/run_1/synth_1_1/synthesis/slpp_all/surelog.log".
[INF:CP0300] Compilation...
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:8:1: Compile module "work@BOOT_CLOCK".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:23:1: Compile module "work@CARRY".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:40:1: Compile module "work@CLK_BUF".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:55:1: Compile module "work@DFFNRE".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:73:1: Compile module "work@DFFRE".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:91:1: Compile module "work@DSP19X2".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:135:1: Compile module "work@DSP38".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:171:1: Compile module "work@FCLK_BUF".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:185:1: Compile module "work@FIFO18KX2".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:242:1: Compile module "work@FIFO36K".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:299:1: Compile module "work@I_BUF".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:277:1: Compile module "work@I_BUF_DS".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:318:1: Compile module "work@I_DDR".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:336:1: Compile module "work@I_DELAY".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:358:1: Compile module "work@I_FAB".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:372:1: Compile module "work@I_SERDES".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1039:1: Compile module "work@LATCH".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1052:1: Compile module "work@LATCHN".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1095:1: Compile module "work@LATCHNR".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1110:1: Compile module "work@LATCHNS".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1066:1: Compile module "work@LATCHR".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1080:1: Compile module "work@LATCHS".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:401:1: Compile module "work@LUT1".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:417:1: Compile module "work@LUT2".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:433:1: Compile module "work@LUT3".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:449:1: Compile module "work@LUT4".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:465:1: Compile module "work@LUT5".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:481:1: Compile module "work@LUT6".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:562:1: Compile module "work@O_BUF".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:541:1: Compile module "work@O_BUFT".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:519:1: Compile module "work@O_BUFT_DS".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:497:1: Compile module "work@O_BUF_DS".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:583:1: Compile module "work@O_DDR".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:601:1: Compile module "work@O_DELAY".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:623:1: Compile module "work@O_FAB".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:656:1: Compile module "work@O_SERDES".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:637:1: Compile module "work@O_SERDES_CLK".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:683:1: Compile module "work@PLL".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:711:1: Compile module "work@SOC_FPGA_INTF_AHB_M".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:735:1: Compile module "work@SOC_FPGA_INTF_AHB_S".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:762:1: Compile module "work@SOC_FPGA_INTF_AXI_M0".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:811:1: Compile module "work@SOC_FPGA_INTF_AXI_M1".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:860:1: Compile module "work@SOC_FPGA_INTF_DMA".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:876:1: Compile module "work@SOC_FPGA_INTF_IRQ".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:892:1: Compile module "work@SOC_FPGA_INTF_JTAG".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:910:1: Compile module "work@SOC_FPGA_TEMPERATURE".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:928:1: Compile module "work@TDP_RAM18KX2".
[INF:CP0303] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:993:1: Compile module "work@TDP_RAM36K".
[INF:CP0303] /home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:19:1: Compile module "work@mealy_fsm".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[NTE:CP0309] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1040:20: Implicit port type (wire) for "Q".
[NTE:CP0309] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1053:21: Implicit port type (wire) for "Q".
[NTE:CP0309] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1096:25: Implicit port type (wire) for "Q".
[NTE:CP0309] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1111:25: Implicit port type (wire) for "Q".
[NTE:CP0309] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1067:24: Implicit port type (wire) for "Q".
[NTE:CP0309] /home/rapidsilicon/Aug_2024_Bash/RC1/Raptor/2024.09/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1081:24: Implicit port type (wire) for "Q".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] /home/rapidsilicon/FPGA_Course_Shawn_Hymel/introduction-to-fpga/05-finite-state-machines/example-02-mealy-fsm/mealy-fsm.v:19:1: Top level module "work@mealy_fsm".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 0.
[INF:UH0706] Creating UHDM Model...
[INF:UH0707] Elaborating UHDM...
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 11
