// Seed: 235003633
module module_0 (
    output tri  id_0,
    output tri1 id_1,
    output wor  id_2
);
  wire id_4;
  assign id_2 = 1'b0;
  id_5 :
  assert property (@(id_4) ~1);
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    output tri0 id_2,
    input wire id_3,
    input tri id_4,
    output wor id_5,
    input tri1 id_6,
    input supply0 id_7,
    input supply1 id_8,
    input supply0 id_9,
    input wor id_10,
    id_16,
    output tri0 id_11,
    input tri id_12,
    output wand id_13,
    output wire id_14,
    id_17
);
  module_0 modCall_1 (
      id_13,
      id_11,
      id_13
  );
  assign modCall_1.type_1 = 0;
endmodule
