{"sha": "84303d9a68d0aef3b30c426ac7183cf3afb449d3", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ODQzMDNkOWE2OGQwYWVmM2IzMGM0MjZhYzcxODNjZjNhZmI0NDlkMw==", "commit": {"author": {"name": "Richard Henderson", "email": "rth@cygnus.com", "date": "1998-01-22T01:44:04Z"}, "committer": {"name": "Richard Henderson", "email": "rth@gcc.gnu.org", "date": "1998-01-22T01:44:04Z"}, "message": "alpha.md (abssf2, absdf2): Disable in IEEE mode.\n\n* alpha.md (abssf2, absdf2): Disable in IEEE mode.\n(negsf2, negdf2): Use proper subtract in IEEE mode.\n\nFrom-SVN: r17440", "tree": {"sha": "8b6cc28c82e2316ac6aea0039e1e47c65f82e887", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/8b6cc28c82e2316ac6aea0039e1e47c65f82e887"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/84303d9a68d0aef3b30c426ac7183cf3afb449d3", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/84303d9a68d0aef3b30c426ac7183cf3afb449d3", "html_url": "https://github.com/Rust-GCC/gccrs/commit/84303d9a68d0aef3b30c426ac7183cf3afb449d3", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/84303d9a68d0aef3b30c426ac7183cf3afb449d3/comments", "author": null, "committer": null, "parents": [{"sha": "48464ebfeff168d33da2c7a7dc76bb4cee77fcdc", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/48464ebfeff168d33da2c7a7dc76bb4cee77fcdc", "html_url": "https://github.com/Rust-GCC/gccrs/commit/48464ebfeff168d33da2c7a7dc76bb4cee77fcdc"}], "stats": {"total": 43, "additions": 40, "deletions": 3}, "files": [{"sha": "9f3aa4dbd57ddf133b6eee4a07b01df4b2340d1e", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/84303d9a68d0aef3b30c426ac7183cf3afb449d3/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/84303d9a68d0aef3b30c426ac7183cf3afb449d3/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=84303d9a68d0aef3b30c426ac7183cf3afb449d3", "patch": "@@ -1,3 +1,8 @@\n+Thu Jan 22 01:40:52 1998  Richard Henderson  <rth@cygnus.com>\n+\n+\t* alpha.md (abssf2, absdf2): Disable in IEEE mode.\n+\t(negsf2, negdf2): Use proper subtract in IEEE mode.\n+\n Tue Jan 20 09:29:09 1998  Jeffrey A Law  (law@cygnus.com)\n \n \t* Makefile.in: Remove more bytecode stuff."}, {"sha": "71ae3fd2030970ded833611fb45311a16df48afd", "filename": "gcc/config/alpha/alpha.md", "status": "modified", "additions": 35, "deletions": 3, "changes": 38, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/84303d9a68d0aef3b30c426ac7183cf3afb449d3/gcc%2Fconfig%2Falpha%2Falpha.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/84303d9a68d0aef3b30c426ac7183cf3afb449d3/gcc%2Fconfig%2Falpha%2Falpha.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Falpha%2Falpha.md?ref=84303d9a68d0aef3b30c426ac7183cf3afb449d3", "patch": "@@ -1620,31 +1620,63 @@\n (define_insn \"abssf2\"\n   [(set (match_operand:SF 0 \"register_operand\" \"=f\")\n \t(abs:SF (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\")))]\n-  \"TARGET_FP\"\n+  \"TARGET_FP && alpha_fptm == ALPHA_FPTM_N\"\n   \"cpys $f31,%R1,%0\"\n   [(set_attr \"type\" \"fcpys\")])\n \n (define_insn \"absdf2\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n \t(abs:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG\")))]\n-  \"TARGET_FP\"\n+  \"TARGET_FP && alpha_fptm == ALPHA_FPTM_N\"\n   \"cpys $f31,%R1,%0\"\n   [(set_attr \"type\" \"fcpys\")])\n \n (define_insn \"negsf2\"\n   [(set (match_operand:SF 0 \"register_operand\" \"=f\")\n \t(neg:SF (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\")))]\n-  \"TARGET_FP\"\n+  \"TARGET_FP && alpha_fptm == ALPHA_FPTM_N\"\n   \"cpysn %R1,%R1,%0\"\n   [(set_attr \"type\" \"fadd\")])\n \n+(define_insn \"\"\n+  [(set (match_operand:SF 0 \"register_operand\" \"=&f\")\n+\t(neg:SF (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\")))]\n+  \"TARGET_FP && alpha_tp == ALPHA_TP_INSN\"\n+  \"sub%,%)%& $f31,%R1,%0\"\n+  [(set_attr \"type\" \"fadd\")\n+   (set_attr \"trap\" \"yes\")])\n+\n+(define_insn \"\"\n+  [(set (match_operand:SF 0 \"register_operand\" \"=f\")\n+\t(neg:SF (match_operand:SF 1 \"reg_or_fp0_operand\" \"fG\")))]\n+  \"TARGET_FP\"\n+  \"sub%,%)%& $f31,%R1,%0\"\n+  [(set_attr \"type\" \"fadd\")\n+   (set_attr \"trap\" \"yes\")])\n+\n (define_insn \"negdf2\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n \t(neg:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG\")))]\n   \"TARGET_FP\"\n   \"cpysn %R1,%R1,%0\"\n   [(set_attr \"type\" \"fadd\")])\n \n+(define_insn \"\"\n+  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n+\t(neg:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG\")))]\n+  \"TARGET_FP && alpha_tp == ALPHA_TP_INSN\"\n+  \"sub%-%)%& $f31,%R1,%0\"\n+  [(set_attr \"type\" \"fadd\")\n+   (set_attr \"trap\" \"yes\")])\n+\n+(define_insn \"\"\n+  [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n+\t(neg:DF (match_operand:DF 1 \"reg_or_fp0_operand\" \"fG\")))]\n+  \"TARGET_FP\"\n+  \"sub%-%)%& $f31,%R1,%0\"\n+  [(set_attr \"type\" \"fadd\")\n+   (set_attr \"trap\" \"yes\")])\n+\n (define_insn \"\"\n   [(set (match_operand:SF 0 \"register_operand\" \"=&f\")\n \t(plus:SF (match_operand:SF 1 \"reg_or_fp0_operand\" \"%fG\")"}]}