Analyzing VHDL source files...
Elaborating design unit state_timer...
vhdtdtfi completed without error...
