\hypertarget{struct_s_y_s_c_f_g___type_def}{}\section{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def Struct Reference}
\label{struct_s_y_s_c_f_g___type_def}\index{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}}


System configuration controller.  




{\ttfamily \#include $<$stm32f411xe.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_y_s_c_f_g___type_def_a85b9d3df2274b730327b181c402a7bf5}{M\+E\+M\+R\+MP}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_y_s_c_f_g___type_def_ab5c47c570566cb8ff9d0436c17cc9241}{P\+MC}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_y_s_c_f_g___type_def_a66a06b3aab7ff5c8fa342f7c1994bf7d}{E\+X\+T\+I\+CR} \mbox{[}4\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_s_y_s_c_f_g___type_def_a43926e6d31a976a0018b2d1f5c92645d}{R\+E\+S\+E\+R\+V\+ED} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_s_y_s_c_f_g___type_def_ada13497abc6402300570ff5f430a612e}{C\+M\+P\+CR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
System configuration controller. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_ada13497abc6402300570ff5f430a612e}\label{struct_s_y_s_c_f_g___type_def_ada13497abc6402300570ff5f430a612e}} 
\index{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}!C\+M\+P\+CR@{C\+M\+P\+CR}}
\index{C\+M\+P\+CR@{C\+M\+P\+CR}!S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+M\+P\+CR}{CMPCR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def\+::\+C\+M\+P\+CR}

S\+Y\+S\+C\+FG Compensation cell control register, Address offset\+: 0x20 \mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a66a06b3aab7ff5c8fa342f7c1994bf7d}\label{struct_s_y_s_c_f_g___type_def_a66a06b3aab7ff5c8fa342f7c1994bf7d}} 
\index{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}!E\+X\+T\+I\+CR@{E\+X\+T\+I\+CR}}
\index{E\+X\+T\+I\+CR@{E\+X\+T\+I\+CR}!S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{E\+X\+T\+I\+CR}{EXTICR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def\+::\+E\+X\+T\+I\+CR\mbox{[}4\mbox{]}}

S\+Y\+S\+C\+FG external interrupt configuration registers, Address offset\+: 0x08-\/0x14 \mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a85b9d3df2274b730327b181c402a7bf5}\label{struct_s_y_s_c_f_g___type_def_a85b9d3df2274b730327b181c402a7bf5}} 
\index{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}!M\+E\+M\+R\+MP@{M\+E\+M\+R\+MP}}
\index{M\+E\+M\+R\+MP@{M\+E\+M\+R\+MP}!S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{M\+E\+M\+R\+MP}{MEMRMP}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def\+::\+M\+E\+M\+R\+MP}

S\+Y\+S\+C\+FG memory remap register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_ab5c47c570566cb8ff9d0436c17cc9241}\label{struct_s_y_s_c_f_g___type_def_ab5c47c570566cb8ff9d0436c17cc9241}} 
\index{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}!P\+MC@{P\+MC}}
\index{P\+MC@{P\+MC}!S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{P\+MC}{PMC}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def\+::\+P\+MC}

S\+Y\+S\+C\+FG peripheral mode configuration register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_s_y_s_c_f_g___type_def_a43926e6d31a976a0018b2d1f5c92645d}\label{struct_s_y_s_c_f_g___type_def_a43926e6d31a976a0018b2d1f5c92645d}} 
\index{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+ED@{R\+E\+S\+E\+R\+V\+ED}}
\index{R\+E\+S\+E\+R\+V\+ED@{R\+E\+S\+E\+R\+V\+ED}!S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def@{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+ED}{RESERVED}}
{\footnotesize\ttfamily uint32\+\_\+t S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+ED\mbox{[}2\mbox{]}}

Reserved, 0x18-\/0x1C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F4xx/\+Include/\hyperlink{stm32f411xe_8h}{stm32f411xe.\+h}\end{DoxyCompactItemize}
