<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: atcspi200_spiif</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_atcspi200_spiif'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_atcspi200_spiif')">atcspi200_spiif</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 27.61</td>
<td class="s4 cl rt"><a href="mod92.html#Line" > 48.36</a></td>
<td class="s5 cl rt"><a href="mod92.html#Cond" > 56.00</a></td>
<td class="s0 cl rt"><a href="mod92.html#Toggle" >  6.10</a></td>
<td class="s0 cl rt"><a href="mod92.html#FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/users/muhammad.sufyan/dma_work/gemini/design/ip/atcspi200/hdl/atcspi200_spiif.v')">/home/users/muhammad.sufyan/dma_work/gemini/design/ip/atcspi200/hdl/atcspi200_spiif.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod92.html#inst_tag_17681"  onclick="showContent('inst_tag_17681')">config_ss_tb.DUT.config_ss.qspi.u_spi_spiif</a></td>
<td class="s2 cl rt"> 27.61</td>
<td class="s4 cl rt"><a href="mod92.html#Line" > 48.36</a></td>
<td class="s5 cl rt"><a href="mod92.html#Cond" > 56.00</a></td>
<td class="s0 cl rt"><a href="mod92.html#Toggle" >  6.10</a></td>
<td class="s0 cl rt"><a href="mod92.html#FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_atcspi200_spiif'>
<hr>
<a name="inst_tag_17681"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_17681" >config_ss_tb.DUT.config_ss.qspi.u_spi_spiif</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 27.61</td>
<td class="s4 cl rt"><a href="mod92.html#Line" > 48.36</a></td>
<td class="s5 cl rt"><a href="mod92.html#Cond" > 56.00</a></td>
<td class="s0 cl rt"><a href="mod92.html#Toggle" >  6.10</a></td>
<td class="s0 cl rt"><a href="mod92.html#FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.70</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s5 cl rt"> 56.90</td>
<td class="s0 cl rt">  9.64</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 13.96</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.96</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod169.html#inst_tag_27974" >qspi</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod588.html#inst_tag_182186" id="tag_urg_inst_182186">master_gclk_0</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod588.html#inst_tag_182187" id="tag_urg_inst_182187">master_gclk_1</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 20.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod563.html#inst_tag_166203" id="tag_urg_inst_166203">spi_clk_in_syn</a></td>
<td class="s5 cl rt"> 51.39</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod563.html#inst_tag_166204" id="tag_urg_inst_166204">spi_cs_n_syn</a></td>
<td class="s8 cl rt"> 81.02</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s5 cl rt"> 55.56</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_atcspi200_spiif'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod92.html" >atcspi200_spiif</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>122</td><td>59</td><td>48.36</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>260</td><td>24</td><td>3</td><td>12.50</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>310</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>326</td><td>9</td><td>4</td><td>44.44</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>348</td><td>10</td><td>6</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>368</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>382</td><td>10</td><td>5</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>398</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>408</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>465</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>475</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>488</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>502</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>515</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s0"><td class="lf">ALWAYS</td><td>572</td><td>4</td><td>0</td><td>0.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>581</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>588</td><td>9</td><td>5</td><td>55.56</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>612</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
259                     begin
260        1/1          	case(spi_cs_r)
261                     		SPI_M_START: begin
262        <font color = "red">0/1     ==>  			if (spi_m_start_end &amp; ~spi_tx_hold)</font>
263        <font color = "red">0/1     ==>  				spi_ns = sclk_1t ? SPI_M_CLKF : SPI_M_CLK1H;</font>
264                     			else
265        <font color = "red">0/1     ==>  				spi_ns = spi_cs_r;</font>
266                     		end
267                     		SPI_M_CLK1H: begin
268        <font color = "red">0/1     ==>  			if (msclk_edge &amp; ~spi_rx_hold)</font>
269        <font color = "red">0/1     ==>  				spi_ns = SPI_M_CLK2H;</font>
270                     			else
271        <font color = "red">0/1     ==>  				spi_ns = spi_cs_r;</font>
272                     		end
273                     		SPI_M_CLK2H: begin
274        <font color = "red">0/1     ==>  			if (msclk_edge &amp; ~spi_req)</font>
275        <font color = "red">0/1     ==>  				spi_ns = SPI_M_END;</font>
276        <font color = "red">0/1     ==>  			else if (msclk_edge &amp; spi_req &amp; ~spi_tx_hold)</font>
277        <font color = "red">0/1     ==>  				spi_ns = SPI_M_CLK1H;</font>
278                     			else
279        <font color = "red">0/1     ==>  				spi_ns = spi_cs_r;</font>
280                     		end
281                     		SPI_M_CLKF: begin
282        <font color = "red">0/1     ==>  			if (~spi_req &amp; ~spi_rx_hold)</font>
283        <font color = "red">0/1     ==>  				spi_ns = SPI_M_END;</font>
284                     			else
285        <font color = "red">0/1     ==>  				spi_ns = spi_cs_r;</font>
286                     		end
287                     		SPI_M_END: begin
288        <font color = "red">0/1     ==>  			if (spi_m_end_end)</font>
289        <font color = "red">0/1     ==>  				spi_ns = SPI_M_CS;</font>
290                     			else
291        <font color = "red">0/1     ==>  				spi_ns = spi_cs_r;</font>
292                     		end
293                     		SPI_M_CS: begin
294        <font color = "red">0/1     ==>  			if (spi_m_cs_end)</font>
295        <font color = "red">0/1     ==>  				spi_ns = SPI_M_IDLE;</font>
296                     			else
297        <font color = "red">0/1     ==>  				spi_ns = spi_cs_r;</font>
298                     		end
299                     		default: begin
300        1/1          			if (spi_master &amp; spi_req)
301        <font color = "red">0/1     ==>  				spi_ns = SPI_M_START;</font>
302                     			else
303        1/1          				spi_ns = spi_cs_r;
304                     		end
305                     	endcase
306                     end
307                     
308                     always @(negedge spi_rstn or posedge spi_clock)
309                     begin
310        1/1          	if (!spi_rstn)
311        1/1          		spi_cs_r &lt;= 3'h0;
312        1/1          	else if (spi_reset_sclk)
313        <font color = "red">0/1     ==>  		spi_cs_r &lt;= 3'h0;</font>
314                     	else
315        1/1          		spi_cs_r &lt;= spi_ns;
316                     end
317                     
318                     `ifdef ATCSPI200_SLAVE_SUPPORT
319                     	assign spi_busy = spi_master ? (spi_cs_r != SPI_M_IDLE) : ~spi_cs_n_in_syn;
320                     `else
321                     	assign spi_busy = spi_cs_r != SPI_M_IDLE;
322                     `endif
323                     
324                     always @(negedge spi_rstn or posedge spi_clock)
325                     begin
326        1/1          	if (!spi_rstn)
327        1/1          		period_cnt_r &lt;= 8'h0;
328        1/1          	else if (!spi_master | spi_reset_sclk | sclk_1t | !spi_busy)
329        1/1          		period_cnt_r &lt;= 8'h0;
330        <font color = "red">0/1     ==>  	else if (msclk_edge) begin</font>
331        <font color = "red">0/1     ==>  		if ((spi_m_start_end &amp; spi_tx_hold) | ((spi_cs_r == SPI_M_CLK1H) &amp; spi_rx_hold) | ((spi_cs_r == SPI_M_CLK2H) &amp; spi_req &amp; spi_tx_hold) |</font>
332                     			((spi_cs_r == SPI_M_END) &amp; (clock_cnt_r == 4'h0) &amp; spi_rx_hold))
333        <font color = "red">0/1     ==>  			period_cnt_r &lt;= period_cnt_r;</font>
334                     		else
335        <font color = "red">0/1     ==>  			period_cnt_r &lt;= 8'h0;</font>
336                     	end
337                     	else
338        <font color = "red">0/1     ==>  		period_cnt_r &lt;= period_cnt_r + 8'h1;</font>
339                     end
340                     
341                     assign msclk_edge      = sclk_1t ? 1'b1                        :  period_cnt_r &gt;= spi_clk_period;
342                     assign msclk_edge_hold = sclk_1t ? ~spi_tx_hold &amp; ~spi_rx_hold : (period_cnt_r &gt;= spi_clk_period) &amp;
343                     	~((spi_m_start_end &amp; spi_tx_hold) | ((spi_cs_r == SPI_M_CLK1H) &amp; spi_rx_hold) | ((spi_cs_r == SPI_M_CLK2H) &amp; spi_req &amp; spi_tx_hold) |
344                     	((spi_cs_r == SPI_M_END) &amp; (clock_cnt_r == 4'h0) &amp; spi_rx_hold));
345                     
346                     always @(negedge spi_rstn or posedge spi_clock)
347                     begin
348        1/1          	if (!spi_rstn)
349        1/1          		clock_cnt_r &lt;= 4'h0;
350        1/1          	else if (spi_master == 1'b0)
351        1/1          		clock_cnt_r &lt;= 4'h0;
352        1/1          	else if ((spi_cs_r != SPI_M_START) &amp; (spi_cs_r != SPI_M_END) &amp; (spi_cs_r != SPI_M_CS))
353        1/1          		clock_cnt_r &lt;= 4'h0;
354        <font color = "red">0/1     ==>  	else if (spi_m_cs_end | (spi_m_start_end &amp; ~spi_tx_hold) | spi_m_end_end)</font>
355        <font color = "red">0/1     ==>  		clock_cnt_r &lt;= 4'h0;</font>
356        <font color = "red">0/1     ==>  	else if (msclk_edge_hold)</font>
357        <font color = "red">0/1     ==>  		clock_cnt_r &lt;= clock_cnt_r + 4'h1;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
358                     end
359                     
360                     assign spi_m_cs_end    = (spi_cs_r == SPI_M_CS)    &amp; (clock_cnt_r &gt;= cs_high_period)         &amp; msclk_edge;
361                     assign spi_m_start_end = (spi_cs_r == SPI_M_START) &amp; (clock_cnt_r &gt;= {2'h0, cs2sclk_period}) &amp; msclk_edge;
362                     assign spi_m_end_end   = (spi_cs_r == SPI_M_END)   &amp; (clock_cnt_r &gt;= {2'h0, cs2sclk_period}) &amp; msclk_edge_hold;
363                     
364                     assign master_clk_en = (spi_ns == SPI_M_CLKF) &amp; ~spi_tx_hold &amp; ~spi_rx_hold;
365                     assign spi_clock_inv = scan_test ? spi_clock : ~spi_clock;
366                     
367                     always @(negedge spi_rstn or posedge spi_clock_inv) begin
368        1/1          	if (~spi_rstn)
369        1/1          		master_clk_d_en_r &lt;= 1'b0;
370                     	else
371        1/1          		master_clk_d_en_r &lt;= master_clk_en;
372                     end
373                     
374                     gck  master_gclk_0 (.clk_out(master_gclk_org), .clk_en(master_clk_en),     .clk_in(spi_clock), .test_en(scan_enable));
375                     gck  master_gclk_1 (.clk_out(master_gclk_d),   .clk_en(master_clk_d_en_r), .clk_in(~spi_clock), .test_en(scan_enable));
376                     
377                     assign master_gclk = spi_mode[0] ? master_gclk_org : master_gclk_d;
378                     assign master_sclk = spi_mode[1] ^ (master_gclk | master_sclk_r);
379                     
380                     always @(negedge spi_rstn or posedge spi_clock)
381                     begin
382        1/1          	if (!spi_rstn)
383        1/1          		master_sclk_r &lt;= 1'b0;
384        1/1          	else if (spi_reset_sclk | ~spi_master | sclk_1t)
385        1/1          		master_sclk_r &lt;= 1'b0;
386        1/1          	else if (spi_cs_r != spi_ns)begin
387        <font color = "red">0/1     ==>  		if (spi_ns == SPI_M_CLK1H)</font>
388        <font color = "red">0/1     ==>  			master_sclk_r &lt;= spi_mode[0];</font>
389        <font color = "red">0/1     ==>  		else if (spi_ns == SPI_M_CLK2H)</font>
390        <font color = "red">0/1     ==>  			master_sclk_r &lt;= ~spi_mode[0];</font>
391                     		else
392        <font color = "red">0/1     ==>  			master_sclk_r &lt;= 1'b0;</font>
393                     	end
                        MISSING_ELSE
394                     end
395                     
396                     always @(negedge spi_rstn or posedge spi_clock)
397                     begin
398        1/1          	if (!spi_rstn)
399        1/1          		master_cs_r &lt;= 1'b1;
400        1/1          	else if (!spi_master | spi_reset_sclk | (spi_ns == SPI_M_IDLE) | (spi_ns == SPI_M_CS))
401        1/1          		master_cs_r &lt;= 1'b1;
402                     	else
403        <font color = "red">0/1     ==>  		master_cs_r &lt;= 1'b0;</font>
404                     end
405                     
406                     always @(negedge spi_rstn or posedge spi_clock)
407                     begin
408        1/1          	if (!spi_rstn)
409        1/1          		master_rxdata_wr_lvl_r &lt;= 1'b0;
410        1/1          	else if (!spi_master | spi_reset_sclk | (spi_cs_r == SPI_M_IDLE))
411        1/1          		master_rxdata_wr_lvl_r &lt;= 1'b0;
412        <font color = "red">0/1     ==>  	else if (msclk_edge_hold) begin</font>
413        <font color = "red">0/1     ==>  		if (sclk_1t)</font>
414        <font color = "red">0/1     ==>  			master_rxdata_wr_lvl_r &lt;= (spi_cs_r == SPI_M_CLKF);</font>
415                     		else
416        <font color = "red">0/1     ==>  			master_rxdata_wr_lvl_r &lt;= (spi_cs_r == SPI_M_CLK2H);</font>
417                     	end
                   <font color = "red">==>  MISSING_ELSE</font>
418                     end
419                     
420                     `ifdef ATCSPI200_SLAVE_SUPPORT
421                     	nds_sync_l2l spi_clk_in_syn (
422                     		.b_reset_n(spi_rstn),
423                     		.b_clk(spi_clock),
424                     		.a_signal(spi_clk_in),
425                     		.b_signal(),
426                     		.b_signal_rising_edge_pulse(spi_clk_posedge),
427                     		.b_signal_falling_edge_pulse(spi_clk_negedge),
428                     		.b_signal_edge_pulse()
429                     	);
430                     
431                     	nds_sync_l2l #(.RESET_VALUE (1'b1)) spi_cs_n_syn (
432                     		.b_reset_n(spi_rstn),
433                     		.b_clk(spi_clock),
434                     		.a_signal(spi_cs_n_in),
435                     		.b_signal(spi_cs_n_in_syn),
436                     		.b_signal_rising_edge_pulse(spi_cs_in_posedge),
437                     		.b_signal_falling_edge_pulse(spi_cs_in_negedge),
438                     		.b_signal_edge_pulse()
439                     	);
440                     
441                     	assign spi_tx_edge_slv = (spi_master | spi_cs_n_in_syn) ? 1'b0 : (((spi_mode == 2'h0)|(spi_mode == 2'h3)) ? spi_clk_negedge : spi_clk_posedge);
442                     	assign spi_rx_edge_slv = (spi_master | spi_cs_n_in_syn) ? 1'b0 : (((spi_mode == 2'h0)|(spi_mode == 2'h3)) ? spi_clk_posedge : spi_clk_negedge);
443                     
444                     	assign spi_txdata_rd = spi_master ? ( ((spi_ns == SPI_M_CLK1H) | (spi_ns == SPI_M_CLKF)) &amp; msclk_edge_hold ) : spi_tx_edge_slv;
445                     	assign spi_rxdata_wr = spi_master ? (master_rxdata_wr_lvl_r &amp; msclk_edge_hold) : spi_rx_edge_slv;
446                     
447                     	assign spi_cs_deassert  = spi_master ? ((spi_cs_r == SPI_M_CS) &amp; (spi_ns   == SPI_M_IDLE)) : spi_cs_in_posedge;
448                     	assign spi_slave_cs_assert = ~spi_master &amp; spi_cs_in_negedge;
449                     
450                     `else
451                     	assign spi_txdata_rd =  ((spi_ns == SPI_M_CLK1H) | (spi_ns == SPI_M_CLKF)) &amp; msclk_edge_hold;
452                     	assign spi_rxdata_wr = master_rxdata_wr_lvl_r &amp; msclk_edge_hold;
453                     
454                     	assign spi_cs_deassert  = (spi_cs_r == SPI_M_CS) &amp; (spi_ns == SPI_M_IDLE);
455                     `endif
456                     
457                     
458                     assign spi_r_clk = scan_test ? spi_clock : (spi_mode[0] ^ spi_mode[1] ^ spi_clk_in);
459                     
460                     `ifdef ATCSPI200_SLAVE_SUPPORT
461                     	assign spi_w_clk_slv = scan_test ? spi_clock : ~spi_r_clk;
462                     
463                     	always @(negedge spi_rstn or posedge spi_clock)
464                     	begin
465        1/1          		if (!spi_rstn)
466        1/1          			spi_oe_override &lt;= 1'b1;
467        1/1          		else if (spi_cs_deassert | spi_reset_sclk | spi_master)
468        1/1          			spi_oe_override &lt;= 1'b1;
469        1/1          		else if (spi_tx_edge_slv)
470        <font color = "red">0/1     ==>  			spi_oe_override &lt;= 1'b0;</font>
                        MISSING_ELSE
471                     	end
472                     
473                     	always @(negedge spi_rstn or posedge spi_w_clk_slv)
474                     	begin
475        1/1          		if (!spi_rstn)
476        1/1          			spi_out_slv_r &lt;= {SPI_OUT_WIDTH{1'b1}};
477        <font color = "red">0/1     ==>  		else if (~spi_master) begin</font>
478                     			`ifdef ATCSPI200_QUADSPI_SUPPORT
479        <font color = "red">0/1     ==>  				spi_out_slv_r[3:2] &lt;= spi_quad ? spi_txdata[3:2] : 2'b11;</font>
480                     			`endif
481        <font color = "red">0/1     ==>  			spi_out_slv_r[1] &lt;= (spi_quad | spi_dual) ? spi_txdata[1] : spi_txdata[0];</font>
482        <font color = "red">0/1     ==>  			spi_out_slv_r[0] &lt;= (spi_quad | spi_dual | spi_3line) ? spi_txdata[0] : 1'b1;</font>
483                     		end
                   <font color = "red">==>  MISSING_ELSE</font>
484                     	end
485                     
486                     	always @(negedge spi_rstn or posedge spi_w_clk_slv)
487                     	begin
488        1/1          		if (!spi_rstn)
489        1/1          			spi_oe_slv_r &lt;= {SPI_OE_WIDTH{1'b0}};
490        <font color = "red">0/1     ==>  		else if (~spi_master) begin</font>
491                     			`ifdef ATCSPI200_QUADSPI_SUPPORT
492        <font color = "red">0/1     ==>  				spi_oe_slv_r[2] &lt;= spi_oe[2];</font>
493                     			`endif
494        <font color = "red">0/1     ==>  			spi_oe_slv_r[1:0] &lt;= (spi_master | spi_3line) ? spi_oe[1:0] : {spi_oe[0], spi_oe[1]};</font>
495                     		end
                   <font color = "red">==>  MISSING_ELSE</font>
496                     	end
497                     `else
498                     `endif
499                     
500                     always @(negedge spi_rstn or posedge spi_clock)
501                     begin
502        1/1          	if (!spi_rstn)
503        1/1          		spi_out_r &lt;= {SPI_OUT_WIDTH{1'b1}};
504        1/1          	else if (spi_txdata_rd) begin
505                     		`ifdef ATCSPI200_QUADSPI_SUPPORT
506        <font color = "red">0/1     ==>  			spi_out_r[3:2] &lt;= spi_quad ? spi_txdata[3:2] : 2'b11;</font>
507                     		`endif
508        <font color = "red">0/1     ==>  		spi_out_r[1] &lt;= (spi_quad | spi_dual | spi_master) ? spi_txdata[1] : spi_txdata[0];</font>
509        <font color = "red">0/1     ==>  		spi_out_r[0] &lt;= (spi_quad | spi_dual | spi_master| spi_3line) ? spi_txdata[0] : 1'b1;</font>
510                     	end
                        MISSING_ELSE
511                     end
512                     
513                     always @(negedge spi_rstn or posedge spi_clock)
514                     begin
515        1/1          	if (!spi_rstn)
516        1/1          		spi_oe_r &lt;= {SPI_OE_WIDTH{1'b0}};
517        1/1          	else if (spi_txdata_rd) begin
518                     		`ifdef ATCSPI200_QUADSPI_SUPPORT
519        <font color = "red">0/1     ==>  			spi_oe_r[2] &lt;= spi_oe[2];</font>
520                     		`endif
521        <font color = "red">0/1     ==>  		spi_oe_r[1:0] &lt;= (spi_master | spi_3line) ? spi_oe[1:0] : {spi_oe[0], spi_oe[1]};</font>
522                     	end
                        MISSING_ELSE
523                     end
524                     
525                     `ifdef ATCSPI200_DIRECT_IO_SUPPORT
526                     	assign pio_sclk_in = spi_clk_in;
527                     	assign pio_cs_in   = spi_cs_n_in;
528                     	assign pio_mosi_in = spi_mosi_in;
529                     	assign pio_miso_in = spi_miso_in;
530                     
531                     	assign spi_clk_out	= pio_enable ? pio_sclk_out : master_sclk;
532                     	assign spi_cs_n_out	= pio_enable ? pio_cs_out   : master_cs_r;
533                     	assign spi_mosi_out	= pio_enable ? pio_mosi_out : spi_master ? spi_out_r[0] : spi_out_slv_r[0];
534                         assign spi_miso_out	= pio_enable ? pio_miso_out : spi_master ? spi_out_r[1] : first_slv_tx_word ? first_slv_tx_bit : spi_out_slv_r[1];
535                     
536                     	assign spi_clk_oe    = pio_enable ? pio_sclk_oe : spi_master;
537                     	assign spi_cs_n_oe   = pio_enable ? pio_cs_oe   : spi_master;
538                     	assign spi_mosi_oe   = pio_enable ? pio_mosi_oe : spi_master ? spi_oe_r[0] : spi_oe_override ? 1'b0 : spi_oe_slv_r[0];
539                     	assign spi_miso_oe   = pio_enable ? pio_miso_oe : spi_master ? spi_oe_r[1] : spi_oe_override ? 1'b1 : spi_oe_slv_r[1];
540                     	`ifdef ATCSPI200_QUADSPI_SUPPORT
541                     		assign pio_wp_in   = spi_wp_n_in;
542                     		assign pio_hold_in = spi_hold_n_in;
543                     
544                     		assign spi_wp_n_out   = pio_enable ? pio_wp_out   : spi_master ? spi_out_r[2] : spi_out_slv_r[2];
545                     		assign spi_hold_n_out = pio_enable ? pio_hold_out : spi_master ? spi_out_r[3] : spi_out_slv_r[3];
546                     
547                     		assign spi_wp_n_oe   = pio_enable ? pio_wp_oe   : spi_master ? spi_oe_r[2] : spi_oe_override ? 1'b0 : spi_oe_slv_r[2];
548                     		assign spi_hold_n_oe = pio_enable ? pio_hold_oe : spi_master ? spi_oe_r[2] : spi_oe_override ? 1'b0 : spi_oe_slv_r[2];
549                     	`endif
550                     `else
551                     	assign spi_clk_out	= master_sclk;
552                     	assign spi_cs_n_out	= master_cs_r;
553                     	assign spi_mosi_out	= spi_master ? spi_out_r[0] : spi_out_slv_r[0];
554                     	assign spi_miso_out	= spi_master ? spi_out_r[1] : first_slv_tx_word ? first_slv_tx_bit : spi_out_slv_r[1];
555                     
556                     	assign spi_clk_oe	= spi_master;
557                     	assign spi_cs_n_oe	= spi_master;
558                     	assign spi_mosi_oe	= spi_master ? spi_oe_r[0] : spi_oe_override ? 1'b0 : spi_oe_slv_r[0];
559                     	assign spi_miso_oe	= spi_master ? spi_oe_r[1] : spi_oe_override ? 1'b1 : spi_oe_slv_r[1];
560                     	`ifdef ATCSPI200_QUADSPI_SUPPORT
561                     		assign spi_wp_n_out	= spi_master ? spi_out_r[2] : spi_out_slv_r[2];
562                     		assign spi_hold_n_out	= spi_master ? spi_out_r[3] : spi_out_slv_r[3];
563                     
564                     		assign spi_wp_n_oe	= spi_master ? spi_oe_r[2] : spi_oe_override ? 1'b0 : spi_oe_slv_r[2];
565                     		assign spi_hold_n_oe	= spi_master ? spi_oe_r[2] : spi_oe_override ? 1'b0 : spi_oe_slv_r[2];
566                     	`endif
567                     `endif
568                     
569                     always @(posedge spi_r_clk)
570                     begin
571                     `ifdef ATCSPI200_QUADSPI_SUPPORT
572        <font color = "red">0/1     ==>  	spi_in_r[3] &lt;= spi_hold_n_in;</font>
573        <font color = "red">0/1     ==>  	spi_in_r[2] &lt;= spi_wp_n_in;</font>
574                     `endif
575        <font color = "red">0/1     ==>  	spi_in_r[1] &lt;= spi_miso_in;</font>
576        <font color = "red">0/1     ==>  	spi_in_r[0] &lt;= spi_mosi_in;</font>
577                     end
578                     
579                     always @(negedge spi_rstn or posedge spi_clock_inv)
580                     begin
581        1/1          	if (~spi_rstn)
582        1/1          		spi_in_d1_r &lt;= {SPI_IN_WIDTH{1'b0}};
583        1/1          	else if (spi_master &amp; sclk_1t &amp; ~spi_rx_hold_d_r)
584        <font color = "red">0/1     ==>  		spi_in_d1_r &lt;= spi_in_r;</font>
                        MISSING_ELSE
585                     end
586                     
587                     always @(*) begin
588        1/1          	if (spi_master &amp; sclk_1t) begin
589                     		`ifdef ATCSPI200_QUADSPI_SUPPORT
590        <font color = "red">0/1     ==>  			spi_rxdata[3] = spi_in_d1_r[3];</font>
591        <font color = "red">0/1     ==>  			spi_rxdata[2] = spi_in_d1_r[2];</font>
592                     		`else
593                     			spi_rxdata[3:2] = 2'b0;
594                     		`endif
595        <font color = "red">0/1     ==>  		spi_rxdata[1] = spi_in_d1_r[1];</font>
596        <font color = "red">0/1     ==>  		spi_rxdata[0] = (~spi_master | spi_quad | spi_dual | spi_3line) ? spi_in_d1_r[0] : spi_in_d1_r[1];</font>
597                     	end
598                     	else begin
599                     		`ifdef ATCSPI200_QUADSPI_SUPPORT
600        1/1          			spi_rxdata[3] = spi_in_r[3];
601        1/1          			spi_rxdata[2] = spi_in_r[2];
602                     		`else
603                     			spi_rxdata[3:2] = 2'b0;
604                     		`endif
605        1/1          		spi_rxdata[1] = spi_in_r[1];
606        1/1          		spi_rxdata[0] = (~spi_master | spi_quad | spi_dual | spi_3line) ? spi_in_r[0] : spi_in_r[1];
607                     	end
608                     end
609                     
610                     always @(negedge spi_rstn or posedge spi_clock)
611                     begin
612        1/1          	if (~spi_rstn)
613        1/1          		spi_rx_hold_d_r &lt;= 1'b0;
614                     	else
615        1/1          		spi_rx_hold_d_r &lt;= spi_rx_hold;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod92.html" >atcspi200_spiif</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>100</td><td>56</td><td>56.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>100</td><td>56</td><td>56.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (sclk_1t ? SPI_M_CLKF : SPI_M_CLK1H)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       319
 EXPRESSION (spi_master ? (spi_cs_r != SPI_M_IDLE) : ((~spi_cs_n_in_syn)))
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       341
 EXPRESSION (sclk_1t ? 1'b1 : (period_cnt_r &gt;= spi_clk_period))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       342
 EXPRESSION 
 Number  Term
      1  sclk_1t ? (((~spi_tx_hold) &amp; (~spi_rx_hold))) : (((period_cnt_r &gt;= spi_clk_period) &amp; (~((((spi_m_start_end &amp; spi_tx_hold) | ((spi_cs_r == SPI_M_CLK1H) &amp; spi_rx_hold)) | (((spi_cs_r == SPI_M_CLK2H) &amp; spi_req) &amp; spi_tx_hold)) | (((spi_cs_r == SPI_M_END) &amp; (clock_cnt_r == 4'b0)) &amp; spi_rx_hold))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       365
 EXPRESSION (scan_test ? spi_clock : ((~spi_clock)))
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       377
 EXPRESSION (spi_mode[0] ? master_gclk_org : master_gclk_d)
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       441
 EXPRESSION (((spi_master | spi_cs_n_in_syn)) ? 1'b0 : ((((spi_mode == 2'b0) | (spi_mode == 2'h3))) ? spi_clk_negedge : spi_clk_posedge))
             ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       441
 SUB-EXPRESSION ((((spi_mode == 2'b0) | (spi_mode == 2'h3))) ? spi_clk_negedge : spi_clk_posedge)
                 ---------------------1---------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       442
 EXPRESSION (((spi_master | spi_cs_n_in_syn)) ? 1'b0 : ((((spi_mode == 2'b0) | (spi_mode == 2'h3))) ? spi_clk_posedge : spi_clk_negedge))
             ----------------1---------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       442
 SUB-EXPRESSION ((((spi_mode == 2'b0) | (spi_mode == 2'h3))) ? spi_clk_posedge : spi_clk_negedge)
                 ---------------------1---------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       444
 EXPRESSION (spi_master ? ((((spi_ns == SPI_M_CLK1H) | (spi_ns == SPI_M_CLKF)) &amp; msclk_edge_hold)) : spi_tx_edge_slv)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       445
 EXPRESSION (spi_master ? ((master_rxdata_wr_lvl_r &amp; msclk_edge_hold)) : spi_rx_edge_slv)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       447
 EXPRESSION (spi_master ? (((spi_cs_r == SPI_M_CS) &amp; (spi_ns == SPI_M_IDLE))) : spi_cs_in_posedge)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       458
 EXPRESSION (scan_test ? spi_clock : (((spi_mode[0] ^ spi_mode[1]) ^ spi_clk_in)))
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       461
 EXPRESSION (scan_test ? spi_clock : ((~spi_r_clk)))
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       479
 EXPRESSION (spi_quad ? spi_txdata[3:2] : 2'b11)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       481
 EXPRESSION (((spi_quad | spi_dual)) ? spi_txdata[1] : spi_txdata[0])
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       482
 EXPRESSION ((((spi_quad | spi_dual) | spi_3line)) ? spi_txdata[0] : 1'b1)
             ------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       494
 EXPRESSION (((spi_master | spi_3line)) ? spi_oe[1:0] : ({spi_oe[0], spi_oe[1]}))
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       506
 EXPRESSION (spi_quad ? spi_txdata[3:2] : 2'b11)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       508
 EXPRESSION ((((spi_quad | spi_dual) | spi_master)) ? spi_txdata[1] : spi_txdata[0])
             -------------------1------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       509
 EXPRESSION (((((spi_quad | spi_dual) | spi_master) | spi_3line)) ? spi_txdata[0] : 1'b1)
             --------------------------1-------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       521
 EXPRESSION (((spi_master | spi_3line)) ? spi_oe[1:0] : ({spi_oe[0], spi_oe[1]}))
             -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       531
 EXPRESSION (pio_enable ? pio_sclk_out : master_sclk)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       532
 EXPRESSION (pio_enable ? pio_cs_out : master_cs_r)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       533
 EXPRESSION (pio_enable ? pio_mosi_out : (spi_master ? spi_out_r[0] : spi_out_slv_r[0]))
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       533
 SUB-EXPRESSION (spi_master ? spi_out_r[0] : spi_out_slv_r[0])
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       534
 EXPRESSION (pio_enable ? pio_miso_out : (spi_master ? spi_out_r[1] : (first_slv_tx_word ? first_slv_tx_bit : spi_out_slv_r[1])))
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       534
 SUB-EXPRESSION (spi_master ? spi_out_r[1] : (first_slv_tx_word ? first_slv_tx_bit : spi_out_slv_r[1]))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       534
 SUB-EXPRESSION (first_slv_tx_word ? first_slv_tx_bit : spi_out_slv_r[1])
                 --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       536
 EXPRESSION (pio_enable ? pio_sclk_oe : spi_master)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       537
 EXPRESSION (pio_enable ? pio_cs_oe : spi_master)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       538
 EXPRESSION (pio_enable ? pio_mosi_oe : (spi_master ? spi_oe_r[0] : (spi_oe_override ? 1'b0 : spi_oe_slv_r[0])))
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       538
 SUB-EXPRESSION (spi_master ? spi_oe_r[0] : (spi_oe_override ? 1'b0 : spi_oe_slv_r[0]))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       538
 SUB-EXPRESSION (spi_oe_override ? 1'b0 : spi_oe_slv_r[0])
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       539
 EXPRESSION (pio_enable ? pio_miso_oe : (spi_master ? spi_oe_r[1] : (spi_oe_override ? 1'b1 : spi_oe_slv_r[1])))
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       539
 SUB-EXPRESSION (spi_master ? spi_oe_r[1] : (spi_oe_override ? 1'b1 : spi_oe_slv_r[1]))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       539
 SUB-EXPRESSION (spi_oe_override ? 1'b1 : spi_oe_slv_r[1])
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       544
 EXPRESSION (pio_enable ? pio_wp_out : (spi_master ? spi_out_r[2] : spi_out_slv_r[2]))
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       544
 SUB-EXPRESSION (spi_master ? spi_out_r[2] : spi_out_slv_r[2])
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       545
 EXPRESSION (pio_enable ? pio_hold_out : (spi_master ? spi_out_r[3] : spi_out_slv_r[3]))
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       545
 SUB-EXPRESSION (spi_master ? spi_out_r[3] : spi_out_slv_r[3])
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       547
 EXPRESSION (pio_enable ? pio_wp_oe : (spi_master ? spi_oe_r[2] : (spi_oe_override ? 1'b0 : spi_oe_slv_r[2])))
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       547
 SUB-EXPRESSION (spi_master ? spi_oe_r[2] : (spi_oe_override ? 1'b0 : spi_oe_slv_r[2]))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       547
 SUB-EXPRESSION (spi_oe_override ? 1'b0 : spi_oe_slv_r[2])
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       548
 EXPRESSION (pio_enable ? pio_hold_oe : (spi_master ? spi_oe_r[2] : (spi_oe_override ? 1'b0 : spi_oe_slv_r[2])))
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       548
 SUB-EXPRESSION (spi_master ? spi_oe_r[2] : (spi_oe_override ? 1'b0 : spi_oe_slv_r[2]))
                 -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       548
 SUB-EXPRESSION (spi_oe_override ? 1'b0 : spi_oe_slv_r[2])
                 -------1-------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       596
 EXPRESSION ((((((~spi_master) | spi_quad) | spi_dual) | spi_3line)) ? spi_in_d1_r[0] : spi_in_d1_r[1])
             ---------------------------1---------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       606
 EXPRESSION ((((((~spi_master) | spi_quad) | spi_dual) | spi_3line)) ? spi_in_r[0] : spi_in_r[1])
             ---------------------------1---------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod92.html" >atcspi200_spiif</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">101</td>
<td class="rt">4</td>
<td class="rt">3.96  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">328</td>
<td class="rt">20</td>
<td class="rt">6.10  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">164</td>
<td class="rt">11</td>
<td class="rt">6.71  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">164</td>
<td class="rt">9</td>
<td class="rt">5.49  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">61</td>
<td class="rt">2</td>
<td class="rt">3.28  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">166</td>
<td class="rt">14</td>
<td class="rt">8.43  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">83</td>
<td class="rt">8</td>
<td class="rt">9.64  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">83</td>
<td class="rt">6</td>
<td class="rt">7.23  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">40</td>
<td class="rt">2</td>
<td class="rt">5.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">162</td>
<td class="rt">6</td>
<td class="rt">3.70  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">81</td>
<td class="rt">3</td>
<td class="rt">3.70  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">81</td>
<td class="rt">3</td>
<td class="rt">3.70  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>spi_rstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_clock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>scan_test</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>scan_enable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_reset_sclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_busy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_master</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_slave_cs_assert</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>first_slv_tx_word</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>first_slv_tx_bit</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_mode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_3line</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_quad</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_dual</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>reg_spiif_setting[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_cs_deassert</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_txdata_rd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_rxdata_wr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_tx_hold</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_rx_hold</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_txdata[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_oe[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_oe[2]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_rxdata[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pio_enable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pio_sclk_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pio_sclk_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pio_sclk_oe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pio_cs_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pio_cs_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pio_cs_oe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pio_miso_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pio_miso_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pio_miso_oe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pio_mosi_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pio_mosi_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pio_mosi_oe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pio_wp_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pio_wp_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pio_wp_oe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pio_hold_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pio_hold_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pio_hold_oe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_wp_n_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_wp_n_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_wp_n_oe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_hold_n_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_hold_n_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_hold_n_oe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_clk_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_clk_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_clk_oe</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_cs_n_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_cs_n_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_cs_n_oe</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_mosi_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_mosi_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_mosi_oe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_miso_in</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_miso_out</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_miso_oe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>spi_oe_override</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_oe_slv_r[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_out_slv_r[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_cs_r[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_ns[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>period_cnt_r[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>clock_cnt_r[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>msclk_edge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>msclk_edge_hold</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_m_cs_end</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_m_start_end</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_m_end_end</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>master_sclk_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>master_sclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>master_cs_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>master_rxdata_wr_lvl_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_oe_r[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_out_r[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_in_r[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_in_d1_r[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_rx_hold_d_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>master_clk_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>master_clk_d_en_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>master_gclk_org</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>master_gclk_d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>master_gclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>sclk_1t</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_clk_posedge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_clk_negedge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_cs_n_in_syn</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_cs_in_posedge</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_cs_in_negedge</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>spi_tx_edge_slv</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_rx_edge_slv</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_w_clk_slv</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_r_clk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_clock_inv</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>cs_high_period[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>cs2sclk_period[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>spi_clk_period[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod92.html" >atcspi200_spiif</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: spi_cs_r</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: spi_cs_r</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>SPI_M_CLK1H</td>
<td class="rt">263</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_M_CLK2H</td>
<td class="rt">269</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_M_CLKF</td>
<td class="rt">263</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_M_CS</td>
<td class="rt">289</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_M_END</td>
<td class="rt">275</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>SPI_M_IDLE</td>
<td class="rt">295</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_M_START</td>
<td class="rt">301</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>SPI_M_CLK1H->SPI_M_IDLE</td>
<td class="rt">311</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_M_CLK1H->SPI_M_CLK2H</td>
<td class="rt">269</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_M_CLK2H->SPI_M_IDLE</td>
<td class="rt">311</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_M_CLK2H->SPI_M_CLK1H</td>
<td class="rt">277</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_M_CLK2H->SPI_M_END</td>
<td class="rt">275</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_M_CLKF->SPI_M_IDLE</td>
<td class="rt">311</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_M_CLKF->SPI_M_END</td>
<td class="rt">283</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_M_CS->SPI_M_IDLE</td>
<td class="rt">311</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_M_END->SPI_M_IDLE</td>
<td class="rt">311</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_M_END->SPI_M_CS</td>
<td class="rt">289</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_M_IDLE->SPI_M_START</td>
<td class="rt">301</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_M_START->SPI_M_IDLE</td>
<td class="rt">311</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_M_START->SPI_M_CLK1H</td>
<td class="rt">263</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>SPI_M_START->SPI_M_CLKF</td>
<td class="rt">263</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_17681">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
  </ul>
  <ul name="tag_atcspi200_spiif">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
