// Seed: 3097560677
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    input id_3
);
  assign id_2 = 1;
  logic id_4 = id_1;
endmodule
