{"vcs1":{"timestamp_begin":1731389043.787333975, "rt":9.19, "ut":0.96, "st":0.26}}
{"vcselab":{"timestamp_begin":1731389053.048752757, "rt":1.12, "ut":0.23, "st":0.13}}
{"link":{"timestamp_begin":1731389054.238800552, "rt":0.37, "ut":0.15, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731389043.212802341}
{"VCS_COMP_START_TIME": 1731389043.212802341}
{"VCS_COMP_END_TIME": 1731389056.899323794}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 334064}}
{"stitch_vcselab": {"peak_mem": 231584}}
