<style type="text/css">/*<![CDATA[*/
div.rbtoc1759725234354 {padding: 0px;}
div.rbtoc1759725234354 ul {list-style: none;margin-left: 0px;}
div.rbtoc1759725234354 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class="toc-macro rbtoc1759725234354"><style>[data-colorid=k07ay1ivtn]{color:#0747a6} html[data-color-mode=dark] [data-colorid=k07ay1ivtn]{color:#5999f8}[data-colorid=vt5tvc9wqq]{color:#0747a6} html[data-color-mode=dark] [data-colorid=vt5tvc9wqq]{color:#5999f8}[data-colorid=u0qkj80w97]{color:#0747a6} html[data-color-mode=dark] [data-colorid=u0qkj80w97]{color:#5999f8}[data-colorid=m4edge4wqt]{color:#0747a6} html[data-color-mode=dark] [data-colorid=m4edge4wqt]{color:#5999f8}[data-colorid=cvyz4yjk0b]{color:#0747a6} html[data-color-mode=dark] [data-colorid=cvyz4yjk0b]{color:#5999f8}[data-colorid=ykh8khbxry]{color:#0747a6} html[data-color-mode=dark] [data-colorid=ykh8khbxry]{color:#5999f8}[data-colorid=igod2ziria]{color:#0747a6} html[data-color-mode=dark] [data-colorid=igod2ziria]{color:#5999f8}[data-colorid=i6j5vwp2me]{color:#0747a6} html[data-color-mode=dark] [data-colorid=i6j5vwp2me]{color:#5999f8}[data-colorid=oq3ycn05zx]{color:#0747a6} html[data-color-mode=dark] [data-colorid=oq3ycn05zx]{color:#5999f8}[data-colorid=vxxsoe9htk]{color:#0747a6} html[data-color-mode=dark] [data-colorid=vxxsoe9htk]{color:#5999f8}[data-colorid=nj04b8ujfz]{color:#0747a6} html[data-color-mode=dark] [data-colorid=nj04b8ujfz]{color:#5999f8}</style>
<ul class="toc-indentation">
<li><a href="#NcorePerformanceTesting-History">History</a></li>
<li><a href="#NcorePerformanceTesting-Requirements">Requirements</a></li>
<li><a href="#NcorePerformanceTesting-TestcasesandlistofDynamicparameters">Testcases and list of Dynamic parameters</a>
<ul class="toc-indentation">
<li><a href="#NcorePerformanceTesting-a.listofdynamicparameters">a. list of dynamic parameters</a></li>
<li><a href="#NcorePerformanceTesting-b.testcaseslist">b. testcases list</a></li>
</ul>
</li>
<li><a href="#NcorePerformanceTesting-Configuration">Configuration</a></li>
<li><a href="#NcorePerformanceTesting-Report">Report</a>
<ul class="toc-indentation">
<li><a href="#NcorePerformanceTesting-a.performancemetrics">a. performance metrics</a></li>
<li><a href="#NcorePerformanceTesting-b.debugmetrics">b. debug metrics</a></li>
<li><a href="#NcorePerformanceTesting-c.configurationparameters">c. configuration parameters</a></li>
</ul>
</li>
</ul>
</div><p /><h1 id="NcorePerformanceTesting-History"><span data-colorid="igod2ziria">History</span></h1><div class="table-wrap"><table data-table-width="760" data-layout="default" data-local-id="936221ee-9872-4b2c-a690-726fd38428ab" class="confluenceTable"><colgroup><col style="width: 170.0px;" /><col style="width: 170.0px;" /><col style="width: 170.0px;" /><col style="width: 170.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p><strong>Version</strong></p></th><th class="confluenceTh"><p><strong>Date</strong></p></th><th class="confluenceTh"><p><strong>Comment</strong></p></th><th class="confluenceTh"><p><strong>Autor</strong></p></th></tr><tr><td class="confluenceTd"><p>v.0</p></td><td class="confluenceTd"><p>02/23/2023</p></td><td class="confluenceTd"><p>Create Initial structure and global information</p></td><td class="confluenceTd"><p><a class="confluence-userlink user-mention" data-account-id="624b37db8678e900705d8d9a" href="https://arterisip.atlassian.net/wiki/people/624b37db8678e900705d8d9a?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Abdelkader Essouri (Deactivated)</a> </p></td></tr><tr><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h1 id="NcorePerformanceTesting-Requirements"><span data-colorid="k07ay1ivtn">Requirements</span></h1><ul><li><p>execute different tests to check mainly BW and Latency in DV simulation and produce Golden reference metrics.</p></li><li><p>Performance measurements will be done in the defined limtless config.</p></li><li><p>report results in Web page or Excel in every weekly regression.</p></li><li><p>Simulation will be based on FSYS environment (could be extended to IP level).</p></li></ul><h1 id="NcorePerformanceTesting-TestcasesandlistofDynamicparameters"><span data-colorid="m4edge4wqt">Testcases and list of Dynamic parameters</span></h1><p>Dynamic parameters are the parameters controlling the test execution (like coherent/non-coherent, with/without allocation&hellip;). the Combination of these parameters will alow us to create different types of testcases that will let us:</p><ul><li><p>to measure the performance of a dedicated configuration in best case like 1 initiator at a time.</p></li><li><p>to stress different/specific blocks in the Ncore (like buffers, arbitrers, switchs&hellip;). </p></li></ul><p /><h2 style="margin-left: 30.0px;" id="NcorePerformanceTesting-a.listofdynamicparameters">a. list of dynamic parameters</h2><div class="table-wrap"><table data-table-width="1558" data-layout="default" data-local-id="7f638fc3-c96e-4586-8dbb-dbb684d3b5a3" class="confluenceTable"><colgroup><col style="width: 182.0px;" /><col style="width: 124.0px;" /><col style="width: 1252.0px;" /></colgroup><tbody><tr><th class="confluenceTh"><p><strong>parameter</strong></p></th><th class="confluenceTh"><p><strong>values</strong></p></th><th class="confluenceTh"><p><strong>description</strong></p></th></tr><tr><td class="confluenceTd"><p>coherent/non coherent</p></td><td class="confluenceTd"><p>c/nc</p></td><td class="confluenceTd"><p>transaction are coherent or non coherent</p></td></tr><tr><td class="confluenceTd"><p>snoop</p></td><td class="confluenceTd"><p>snp/nsnp</p></td><td class="confluenceTd"><p>transactions ewecuted with snoops</p></td></tr><tr><td class="confluenceTd"><p>sequential/parallel</p></td><td class="confluenceTd"><p>seq/paral</p></td><td class="confluenceTd"><p>sequential: a limited number of initiators will be trigged in the same test sequentially and separately to get standalone performance metrics.</p><p>Parallel: a defined number of initiators will be trigged in parallel for stress purpose (Legato switchs/buffers, DCE, DMI&hellip;)</p></td></tr><tr><td class="confluenceTd"><p>End target</p></td><td class="confluenceTd"><p>DMI/DII</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>DMI interleaving</p></td><td class="confluenceTd"><p>dmi_int/N_dmi_int</p></td><td class="confluenceTd"><p>dmi_int: DMI interleaving is set</p><p>N_dmi_int: targetting one DMI</p></td></tr><tr><td class="confluenceTd"><p>DCE interleaving</p></td><td class="confluenceTd"><p>dce_int/N_dce_int</p></td><td class="confluenceTd"><p>dcd_int: DCE interleaving is set</p><p>N_dce_int: targetting one DCE</p></td></tr><tr><td class="confluenceTd"><p>delay</p></td><td class="confluenceTd"><p>0ns/xxxns</p></td><td class="confluenceTd"><p>delays are applied (xxxns) or not (0ns) to DMI and/or DII interfaces. </p></td></tr><tr><td class="confluenceTd"><p>Cache allocation</p></td><td class="confluenceTd"><p>alloc/Nalloc</p></td><td class="confluenceTd"><p>alloc: hint cache allocation in Proxycache or SMC</p><p>Nalloc: No cache allocation</p></td></tr><tr><td class="confluenceTd"><p>transaction type</p></td><td class="confluenceTd"><p>r/w/dve/cmo</p></td><td class="confluenceTd"><p>type trasaction being executed. a weight can be defined for every type to mix-up different transaction types between different initiators.</p><p /></td></tr><tr><td class="confluenceTd"><p>transaction size</p></td><td class="confluenceTd"><p>64B/128b/256B</p></td><td class="confluenceTd"><p>size of transaction can be 64B or more or less.</p></td></tr><tr><td class="confluenceTd"><p>Qos</p></td><td class="confluenceTd"><p>0-16</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>ordering</p></td><td class="confluenceTd"><p>Order/NoOrder</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h2 style="margin-left: 30.0px;" id="NcorePerformanceTesting-b.testcaseslist">b. testcases list</h2><p>  List of testcases will be based on the combination of the above dynamic parameters. This list will be applied on different target configurations.</p><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="05928651-c1ab-4006-a294-95db6340c37c" class="confluenceTable"><tbody><tr><td class="confluenceTd"><p>tests</p></td><td class="confluenceTd"><p>type of test</p></td><td class="confluenceTd"><p>description</p></td><td class="confluenceTd"><p>Coh/Non-Coh</p></td><td class="confluenceTd"><p>snoops (addr mangement)</p></td><td class="confluenceTd"><p>serial&nbsp; (cache flash between 2 initiators tests)/parallel</p></td><td class="confluenceTd"><p>destination DMI/DII (prob_of_dmi_dii_addr)</p></td><td class="confluenceTd"><p>delay in DMI/DII native IF</p></td><td class="confluenceTd"><p>allocate/deallocate, cacheable/non-cachable (SMC/Proxy)</p></td><td class="confluenceTd"><p>seqeuncement of Txn types: </p><ul><li><p>read (ReadUnique/ReadOnce/ReadNoSnp) </p></li><li><p>write (WriteUnique/WriteNoSnp)</p></li><li><p>DVM</p></li><li><p>CMO</p></li></ul></td><td class="confluenceTd"><p>transaction size:</p><ul><li><p>64Bytes</p></li></ul><p>&nbsp;-32Bytes</p><ul><li><p>more than 64 byts</p></li><li><p>or track other interesting sizes</p></li></ul></td><td class="confluenceTd"><p>Qos</p></td><td class="confluenceTd"><p>Order/Norder</p></td></tr><tr><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>C/NC</p></td><td class="confluenceTd"><p>SNP/NSNP</p></td><td class="confluenceTd"><p>seq/paral</p></td><td class="confluenceTd"><p>DMI/DII</p></td><td class="confluenceTd"><p>0/Rand</p></td><td class="confluenceTd"><p>Alloc/NAlloc</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>0-15</p></td><td class="confluenceTd"><p /></td></tr><tr><td data-highlight-colour="#4c9aff" colspan="13" class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td data-highlight-colour="#deebff" colspan="13" class="confluenceTd"><p>C + Seq</p></td></tr><tr><td class="confluenceTd"><p>r_nc_seq_wocache_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in read for every init</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>w_nc_seq_wocache_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in write for every init</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>W</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>rw_nc_seq_wocache_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in read/write for every init</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R(50%) +W(50%)</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>r_nc_seq_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in read for every init with SMC</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Alloc</p></td><td class="confluenceTd"><p>R</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>w_nc_seq_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in write for every init with SMC</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Alloc</p></td><td class="confluenceTd"><p>W</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>rw_nc_seq_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in read/write for every init with SMC</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Alloc</p></td><td class="confluenceTd"><p>R(50%) +W(50%)</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>r_nc_seq_dii_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in read for every init to DII</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DII</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>&nbsp;-</p></td><td class="confluenceTd"><p>R</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>w_nc_seq_dii_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in write for every init to DII</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DII</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>&nbsp;-</p></td><td class="confluenceTd"><p>W</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>rw_nc_seq_dii_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in read/write for every init to DII</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DII</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>&nbsp;-</p></td><td class="confluenceTd"><p>R(50%) +W(50%)</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>r_nc_seq_wocache_32_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in read for every init</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R</p></td><td class="confluenceTd"><p>32B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>w_nc_seq_wocache_32_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in write for every init</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>W</p></td><td class="confluenceTd"><p>32B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>rw_nc_seq_wocache_32_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in read/write for every init</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R(50%) +W(50%)</p></td><td class="confluenceTd"><p>32B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>r_nc_seq_32_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in read for every init with SMC</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Alloc</p></td><td class="confluenceTd"><p>R</p></td><td class="confluenceTd"><p>32B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>w_nc_seq_32_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in write for every init with SMC</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Alloc</p></td><td class="confluenceTd"><p>W</p></td><td class="confluenceTd"><p>32B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>rw_nc_seq_32_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in read/write for every init with SMC</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Alloc</p></td><td class="confluenceTd"><p>R(50%) +W(50%)</p></td><td class="confluenceTd"><p>32B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>r_nc_seq_wocache_unaligned_32_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in read for every init with unaligned sub line</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R</p></td><td class="confluenceTd"><p>32B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>w_nc_seq_wocache_unaligned_32_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in write for every initwith unaligned sub line</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>W</p></td><td class="confluenceTd"><p>32B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>rw_nc_seq_wocache_unaligned_32_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in read/write for every initwith unaligned sub line</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R(50%) +W(50%)</p></td><td class="confluenceTd"><p>32B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>r_nc_seq_unaligned_32_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in read for every init with SMC with unaligned sub line</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Alloc</p></td><td class="confluenceTd"><p>R</p></td><td class="confluenceTd"><p>32B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>w_nc_seq_unaligned_32_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in write for every init with SMC with unaligned sub line</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Alloc</p></td><td class="confluenceTd"><p>W</p></td><td class="confluenceTd"><p>32B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>rw_nc_seq_unaligned_32_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in read/write for every init with SMC with unaligned sub line</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Alloc</p></td><td class="confluenceTd"><p>R(50%) +W(50%)</p></td><td class="confluenceTd"><p>32B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>r_nc_seq_wocache_unaligned_multi_32_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in read for every init with unaligned multi-sub line</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R</p></td><td class="confluenceTd"><p>32B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>w_nc_seq_wocache_unaligned_multi_32_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in write for every init with unaligned multi-sub line</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>W</p></td><td class="confluenceTd"><p>32B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>rw_nc_seq_wocache_unaligned_multi_32_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in read/write for every init with unaligned multi-sub line</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R(50%) +W(50%)</p></td><td class="confluenceTd"><p>32B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>r_nc_seq_unaligned_multi_32_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in read for every init with SMC with unaligned multi-sub line</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Alloc</p></td><td class="confluenceTd"><p>R</p></td><td class="confluenceTd"><p>32B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>w_nc_seq_unaligned_multi_32_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in write for every init with SMC with unaligned multi-sub line</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Alloc</p></td><td class="confluenceTd"><p>W</p></td><td class="confluenceTd"><p>32B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>rw_nc_seq_unaligned_multi_32_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in read/write for every init with SMC with unaligned multi-sub line</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Alloc</p></td><td class="confluenceTd"><p>R(50%) +W(50%)</p></td><td class="confluenceTd"><p>32B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>r_nc_seq_wocache_128_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in read for every IOAIU</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R</p></td><td class="confluenceTd"><p>128B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>w_nc_seq_wocache_128_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in write for every IOAIU</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>W</p></td><td class="confluenceTd"><p>128B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>rw_nc_seq_wocache_128_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in read/write for every IOAIU</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R(50%) +W(50%)</p></td><td class="confluenceTd"><p>128B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>r_nc_seq_128_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in read for every IOAIU with SMC</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Alloc</p></td><td class="confluenceTd"><p>R</p></td><td class="confluenceTd"><p>128B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>w_nc_seq_128_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in write for every IOAIU with SMC</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Alloc</p></td><td class="confluenceTd"><p>W</p></td><td class="confluenceTd"><p>128B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>rw_nc_seq_128_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in read/write for IOAIU init with SMC</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Alloc</p></td><td class="confluenceTd"><p>R(50%) +W(50%)</p></td><td class="confluenceTd"><p>128B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>r_nc_seq_wocache_unligned_128_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in read for every init, subline, multiline</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R</p></td><td class="confluenceTd"><p>128B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>w_nc_seq_wocache_unligned_128_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in write for every init</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>W</p></td><td class="confluenceTd"><p>128B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>rw_nc_seq_wocache_unligned_128_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in read/write for every init</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R(50%) +W(50%)</p></td><td class="confluenceTd"><p>128B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>r_nc_seq_unaligned_128_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in read for every init with SMC</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Alloc</p></td><td class="confluenceTd"><p>R</p></td><td class="confluenceTd"><p>128B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>w_nc_seq_unaligned_128_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in write for every init with SMC</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Alloc</p></td><td class="confluenceTd"><p>W</p></td><td class="confluenceTd"><p>128B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>rw_nc_seq_unaligned_128_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in read/write for every init with SMC</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Alloc</p></td><td class="confluenceTd"><p>R(50%) +W(50%)</p></td><td class="confluenceTd"><p>128B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>r_nc_seq_wocache_256_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in read for every IOAIU</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R</p></td><td class="confluenceTd"><p>256B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>w_nc_seq_wocache_256_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in write for every IOAIU</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>W</p></td><td class="confluenceTd"><p>256B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>rw_nc_seq_wocache_256_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in read/write for every IOAIU</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R(50%) +W(50%)</p></td><td class="confluenceTd"><p>256B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>r_nc_seq_256_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in read for every IOAIU with SMC</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Alloc</p></td><td class="confluenceTd"><p>R</p></td><td class="confluenceTd"><p>256B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>w_nc_seq_256_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in write for every IOAIU with SMC</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Alloc</p></td><td class="confluenceTd"><p>W</p></td><td class="confluenceTd"><p>256B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>rw_nc_seq_256_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in read/write for every IOAIU with SMC</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Alloc</p></td><td class="confluenceTd"><p>R(50%) +W(50%)</p></td><td class="confluenceTd"><p>256B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td data-highlight-colour="#deebff" colspan="13" class="confluenceTd"><p>NC+ Paral</p></td></tr><tr><td class="confluenceTd"><p>r_nc_paral_wocache_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check MAX BW is shared between Initiators and impact in latency</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>paral</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>w_nc_paral_wocache_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check MAX BW is shared between Initiators&nbsp; and impact in latency</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>paral</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>W</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>rw_nc_paral_wocache_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>chek MAX BW is shared between Initiators&nbsp; and impact in latency</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>paral</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R(50%) +W(50%)</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>r_nc_paral_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check MAX BW is shared between Initiators&nbsp; and impact in latency</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>paral</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Alloc</p></td><td class="confluenceTd"><p>R</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>w_nc_paral_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check MAX BW is shared between Initiators&nbsp; and impact in latency</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>paral</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Alloc</p></td><td class="confluenceTd"><p>W</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>rw_nc_paral_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check MAX BW is shared between Initiators&nbsp; and impact in latency</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>paral</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Alloc</p></td><td class="confluenceTd"><p>R(50%) +W(50%)</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td data-highlight-colour="#ffc400" colspan="13" class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td data-highlight-colour="#deebff" colspan="13" class="confluenceTd"><p>C + Seq</p></td></tr><tr><td class="confluenceTd"><p>r_c_seq_wocache_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in read for every init (CHI, ACE,ACE-Lite, axi+Proxycache)</p></td><td class="confluenceTd"><p>C</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>w_c_seq_wocache_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in write for every init (CHI, ACE,ACE-Lite, axi+Proxycache)</p></td><td class="confluenceTd"><p>C</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>W</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>rw_c_seq_wocache_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in read/write for every init (CHI, ACE,ACE-Lite, axi+Proxycache)</p></td><td class="confluenceTd"><p>C</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R(50%) +W(50%)</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>r_c_seq_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in read for every init with SMC (CHI, ACE,ACE-Lite, axi+Proxycache), check in second loop</p></td><td class="confluenceTd"><p>C</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Alloc</p></td><td class="confluenceTd"><p>R</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>w_c_seq_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in write for every init with SMC (CHI, ACE,ACE-Lite, axi+Proxycache), check in second loop</p></td><td class="confluenceTd"><p>C</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Alloc</p></td><td class="confluenceTd"><p>W</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>rw_c_seq_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check perf in read/write for every init with SMC (CHI, ACE,ACE-Lite, axi+Proxycache), check in second loop</p></td><td class="confluenceTd"><p>C</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Alloc</p></td><td class="confluenceTd"><p>R(50%) +W(50%)</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td data-highlight-colour="#deebff" colspan="13" class="confluenceTd"><p>C + Paral</p></td></tr><tr><td class="confluenceTd"><p>r_c_paral_wocache_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check MAX BW is shared between Initiators and impact in latency</p></td><td class="confluenceTd"><p>C</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>paral</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>w_c_paral_wocache_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check MAX BW is shared between Initiators&nbsp; and impact in latency</p></td><td class="confluenceTd"><p>C</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>paral</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>W</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>rw_c_paral_wocache_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>chek MAX BW is shared between Initiators&nbsp; and impact in latency</p></td><td class="confluenceTd"><p>C</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>paral</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R(50%) +W(50%)</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>r_c_paral_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check MAX BW is shared between Initiators&nbsp; and impact in latency</p></td><td class="confluenceTd"><p>C</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>paral</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Alloc</p></td><td class="confluenceTd"><p>R</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>w_c_paral_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check MAX BW is shared between Initiators&nbsp; and impact in latency</p></td><td class="confluenceTd"><p>C</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>paral</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Alloc</p></td><td class="confluenceTd"><p>W</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>rw_c_paral_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check MAX BW is shared between Initiators&nbsp; and impact in latency</p></td><td class="confluenceTd"><p>C</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>paral</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Alloc</p></td><td class="confluenceTd"><p>R(50%) +W(50%)</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td data-highlight-colour="#deebff" colspan="13" class="confluenceTd"><p>Snoop</p></td></tr><tr><td class="confluenceTd"><p>r_c_seq_snp_chie2chib_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check BW and latency during snoop</p></td><td class="confluenceTd"><p>C</p></td><td class="confluenceTd"><p>snp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>r_c_seq_snp_chib2chie_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check BW and latency during snoop</p></td><td class="confluenceTd"><p>C</p></td><td class="confluenceTd"><p>snp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>r_c_seq_snp_chib2ace_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check BW and latency during snoop</p></td><td class="confluenceTd"><p>C</p></td><td class="confluenceTd"><p>snp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>r_c_seq_snp_chib2axiP_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check BW and latency during snoop</p></td><td class="confluenceTd"><p>C</p></td><td class="confluenceTd"><p>snp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>r_c_seq_snp_chib2mpuaxiP_0ns</p></td><td class="confluenceTd"><p>perf test</p></td><td class="confluenceTd"><p>check BW and latency during snoop</p></td><td class="confluenceTd"><p>C</p></td><td class="confluenceTd"><p>snp</p></td><td class="confluenceTd"><p>seq</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td data-highlight-colour="#ffc400" colspan="13" class="confluenceTd"><p>stress tests</p></td></tr><tr><td class="confluenceTd"><p>rw_c_paral_chib_cmo</p></td><td class="confluenceTd"><p>stress test</p></td><td class="confluenceTd"><p>send cmo in the middle of cohrent traffic and check BW</p></td><td class="confluenceTd"><p>C</p></td><td class="confluenceTd"><p>snp</p></td><td class="confluenceTd"><p>paral</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R(40%) +W(40%)+CMO(20%)</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No Order</p></td></tr><tr><td class="confluenceTd"><p>rw_c_paral_chie_cmo</p></td><td class="confluenceTd"><p>stress test</p></td><td class="confluenceTd"><p>send cmo in the middle of cohrent traffic and check BW</p></td><td class="confluenceTd"><p>C</p></td><td class="confluenceTd"><p>snp</p></td><td class="confluenceTd"><p>paral</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R(40%) +W(40%)+CMO(20%)</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No Order</p></td></tr><tr><td class="confluenceTd"><p>rw_c_paral_ace_cmo</p></td><td class="confluenceTd"><p>stress test</p></td><td class="confluenceTd"><p>send cmo in the middle of cohrent traffic and check BW</p></td><td class="confluenceTd"><p>C</p></td><td class="confluenceTd"><p>snp</p></td><td class="confluenceTd"><p>paral</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R(40%) +W(40%)+CMO(20%)</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No Order</p></td></tr><tr><td class="confluenceTd"><p>rw_c_paral_ace_lite_cmo</p></td><td class="confluenceTd"><p>stress test</p></td><td class="confluenceTd"><p>send cmo in the middle of cohrent traffic and check BW</p></td><td class="confluenceTd"><p>C</p></td><td class="confluenceTd"><p>snp</p></td><td class="confluenceTd"><p>paral</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R(40%) +W(40%)+CMO(20%)</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No Order</p></td></tr><tr><td class="confluenceTd"><p>rw_c_paral_ace5_lite_cmo</p></td><td class="confluenceTd"><p>stress test</p></td><td class="confluenceTd"><p>send cmo in the middle of cohrent traffic and check BW</p></td><td class="confluenceTd"><p>C</p></td><td class="confluenceTd"><p>snp</p></td><td class="confluenceTd"><p>paral</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R(40%) +W(40%)+CMO(20%)</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No Order</p></td></tr><tr><td class="confluenceTd"><p>rw_c_paral_chib_dvm</p></td><td class="confluenceTd"><p>stress test</p></td><td class="confluenceTd"><p>send cmo in the middle of cohrent traffic and check BW</p></td><td class="confluenceTd"><p>C</p></td><td class="confluenceTd"><p>snp</p></td><td class="confluenceTd"><p>paral</p></td><td class="confluenceTd"><p>&nbsp;-</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R(40%) +W(40%)+CMO(20%)</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No Order</p></td></tr><tr><td class="confluenceTd"><p>rw_c_paral_chie_dvm</p></td><td class="confluenceTd"><p>stress test</p></td><td class="confluenceTd"><p>send cmo in the middle of cohrent traffic and check BW</p></td><td class="confluenceTd"><p>C</p></td><td class="confluenceTd"><p>snp</p></td><td class="confluenceTd"><p>paral</p></td><td class="confluenceTd"><p>&nbsp;-</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R(40%) +W(40%)+CMO(20%)</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No Order</p></td></tr><tr><td class="confluenceTd"><p>rw_c_paral_ace_dvm</p></td><td class="confluenceTd"><p>stress test</p></td><td class="confluenceTd"><p>send cmo in the middle of cohrent traffic and check BW</p></td><td class="confluenceTd"><p>C</p></td><td class="confluenceTd"><p>snp</p></td><td class="confluenceTd"><p>paral</p></td><td class="confluenceTd"><p>&nbsp;-</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R(40%) +W(40%)+CMO(20%)</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No Order</p></td></tr><tr><td class="confluenceTd"><p>rw_c_paral_ace_lite_dvm_dvm</p></td><td class="confluenceTd"><p>stress test</p></td><td class="confluenceTd"><p>send cmo in the middle of cohrent traffic and check BW</p></td><td class="confluenceTd"><p>C</p></td><td class="confluenceTd"><p>snp</p></td><td class="confluenceTd"><p>paral</p></td><td class="confluenceTd"><p>&nbsp;-</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R(40%) +W(40%)+CMO(20%)</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>No Order</p></td></tr><tr><td class="confluenceTd"><p>r_nc_paral_qos_xns</p></td><td class="confluenceTd"><p>stress test</p></td><td class="confluenceTd"><p>check qos effect, add adequte delay to check theresold effect on wtt/rtt</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>paral</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Alloc</p></td><td class="confluenceTd"><p>R</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>x</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>w_nc_paral_qos_xns</p></td><td class="confluenceTd"><p>stress test</p></td><td class="confluenceTd"><p>check qos effect, add adequte delay to check theresold effect on wtt/rtt</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>paral</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Alloc</p></td><td class="confluenceTd"><p>W</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>x</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>rw_nc_paral_qos_xns</p></td><td class="confluenceTd"><p>stress test</p></td><td class="confluenceTd"><p>check qos effect, add adequte delay to check theresold effect on wtt/rtt</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>paral</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Alloc</p></td><td class="confluenceTd"><p>R(50%) +W(50%)</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>x</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>r_nc_paral_qos_dii_xns</p></td><td class="confluenceTd"><p>stress test</p></td><td class="confluenceTd"><p>check qos effect, add adequte delay to check theresold effect on wtt/rtt</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>paral</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Alloc</p></td><td class="confluenceTd"><p>R</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>x</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>w_nc_paral_qos_dii_xns</p></td><td class="confluenceTd"><p>stress test</p></td><td class="confluenceTd"><p>check qos effect, add adequte delay to check theresold effect on wtt/rtt</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>paral</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Alloc</p></td><td class="confluenceTd"><p>W</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>x</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>rw_nc_paral_qos_dii_xns</p></td><td class="confluenceTd"><p>stress test</p></td><td class="confluenceTd"><p>check qos effect, add adequte delay to check theresold effect on wtt/rtt</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>paral</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>Alloc</p></td><td class="confluenceTd"><p>R(50%) +W(50%)</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>x</p></td><td class="confluenceTd"><p>No order</p></td></tr><tr><td class="confluenceTd"><p>rw_nc_addr_collision_xns</p></td><td class="confluenceTd"><p>stress test</p></td><td class="confluenceTd"><p>hazard address (RAW, WAR, WW)</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>paral</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>x</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R(50%) +W(50%)</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>order</p></td></tr><tr><td class="confluenceTd"><p>rw_nc_id_collision_xns</p></td><td class="confluenceTd"><p>stress test</p></td><td class="confluenceTd"><p>stress of id policy</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>paral</p></td><td class="confluenceTd"><p>DMI</p></td><td class="confluenceTd"><p>x</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R(50%) +W(50%)</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>order</p></td></tr><tr><td class="confluenceTd"><p>rw_nc_addr_collision_dii_xns</p></td><td class="confluenceTd"><p>stress test</p></td><td class="confluenceTd"><p>hazard address (RAW, WAR, WW)</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>paral</p></td><td class="confluenceTd"><p>DII</p></td><td class="confluenceTd"><p>x</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R(50%) +W(50%)</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>order</p></td></tr><tr><td class="confluenceTd"><p>rw_nc_id_collision_dii_xns</p></td><td class="confluenceTd"><p>stress test</p></td><td class="confluenceTd"><p>stress of id policy</p></td><td class="confluenceTd"><p>NC</p></td><td class="confluenceTd"><p>nsnp</p></td><td class="confluenceTd"><p>paral</p></td><td class="confluenceTd"><p>DII</p></td><td class="confluenceTd"><p>x</p></td><td class="confluenceTd"><p>Nalloc</p></td><td class="confluenceTd"><p>R(50%) +W(50%)</p></td><td class="confluenceTd"><p>64B</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>order</p></td></tr></tbody></table></div><h1 id="NcorePerformanceTesting-Configuration"><span data-colorid="nj04b8ujfz">Configuration</span></h1><p style="margin-left: 30.0px;">To be able to qualify the Ncore, 1 configuration will be created that will be the reference showing best performance of Ncore and helping to track performance metrics after each release. They will be no limititation in term of ressources (like skidbuffer sizes, FIFO size&hellip;) to avoid saturation issues. This configuration will consist on :</p><ul><li><p>1 CHI-B</p></li><li><p>1 CHI-E</p></li><li><p>1 ACE</p></li><li><p>1 AXI with ProxyCache</p></li><li><p>1 AXI without ProxyCache</p></li><li><p>1 ACE-Lite</p></li><li><p>1 ACE5-Lite</p></li><li><p>1 ACE5-Lite DVM</p></li><li><p>1 MultiPort AXI without ProxyCache</p></li><li><p>1 MultiPort AXI with ProxyCache</p></li><li><p>4 DMIs</p></li><li><p>4 DCEs</p></li><li><p>1 DIIs</p></li><li><p>Legato: 4N + Cross Bar Topology,switch buffer depth = 32</p></li></ul><p /><h1 id="NcorePerformanceTesting-Report"><span data-colorid="ykh8khbxry">Report</span></h1><p style="margin-left: 30.0px;">report will consist of 3 categories: perfoamnce metrics, debug/statisticals metrics and configuration metrics.</p><p style="margin-left: 30.0px;">report could be generated as a excel file or html page file (TB decided). </p><h2 style="margin-left: 30.0px;" id="NcorePerformanceTesting-a.performancemetrics">a. performance metrics</h2><p style="margin-left: 60.0px;">This part will contain the BW and Latency metrics with a hihlight if expected perf were reached or not for every test like following:</p><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" alt="image-20240223-182127.png" width="599" src="https://arterisip.atlassian.net/wiki/download/attachments/343080984/image-20240223-182127.png?api=v2" /></span><p style="margin-left: 60.0px;">latency is reported in ns and number of cycles.</p><h2 style="margin-left: 30.0px;" id="NcorePerformanceTesting-b.debugmetrics">b. debug metrics</h2><p style="margin-left: 30.0px;"> </p><div class="table-wrap"><table data-table-width="760" data-layout="default" data-local-id="978dff90-ef97-4533-8365-71db91db5be9" class="confluenceTable"><tbody><tr><td class="confluenceTd"><p><span data-colorid="u0qkj80w97">CHIAIU</span></p></td><td class="confluenceTd"><p><span data-colorid="vt5tvc9wqq">IOAIU</span></p></td><td class="confluenceTd"><p><span data-colorid="cvyz4yjk0b">DCE</span></p></td><td class="confluenceTd"><p><span data-colorid="i6j5vwp2me">DMI</span></p></td><td class="confluenceTd"><p><span data-colorid="vxxsoe9htk">DII</span></p></td><td class="confluenceTd"><p><span data-colorid="oq3ycn05zx">Legato</span></p></td></tr><tr><td class="confluenceTd"><p>OTT</p></td><td class="confluenceTd"><p>OTT</p></td><td class="confluenceTd"><p>ATT</p></td><td class="confluenceTd"><p>SkidBuffer occupation</p></td><td class="confluenceTd"><p>SkidBuffer occupation</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>Credits status</p></td><td class="confluenceTd"><p>Credits status</p></td><td class="confluenceTd"><p>Evictions</p></td><td class="confluenceTd"><p>WTT</p></td><td class="confluenceTd"><p>WTT</p></td><td class="confluenceTd"><p>buffer occupation (switchs)</p></td></tr><tr><td class="confluenceTd"><p>STT</p></td><td class="confluenceTd"><p>$: Evictions</p></td><td class="confluenceTd"><p>Miss</p></td><td class="confluenceTd"><p>RTT</p></td><td class="confluenceTd"><p>RTT</p></td><td class="confluenceTd"><p>flow control (switchs/SMI interface)</p></td></tr><tr><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>$: Miss</p></td><td class="confluenceTd"><p>Hits</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>topology (Mesh, cross bar)</p></td></tr><tr><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>$: Hits</p></td><td class="confluenceTd"><p>Mrd Credits status</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr><tr><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>STT</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td><td class="confluenceTd"><p>&nbsp;</p></td></tr></tbody></table></div><h2 style="margin-left: 30.0px;" id="NcorePerformanceTesting-c.configurationparameters">c. configuration parameters</h2><p style="margin-left: 30.0px;">List here the significant parameters impacting performance for different blocks like foloowing:</p><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" alt="image-20240223-183022.png" width="496" src="https://arterisip.atlassian.net/wiki/download/attachments/343080984/image-20240223-183022.png?api=v2" /></span><p />