

================================================================
== Synthesis Summary Report of 'adders_io'
================================================================
+ General Information: 
    * Date:           Thu Oct 13 16:05:04 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        labA-2
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu9p-flgb2104-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |   Modules   | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |          |           |     |
    |   & Loops   | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +-------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ adders_io  |     -|  0.55|        2|   4.000|         -|        3|     -|        no|     -|   -|  69 (~0%)|  180 (~0%)|    -|
    +-------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+--------+----------+
| Interface | Mode   | Bitwidth |
+-----------+--------+----------+
| in1       | ap_vld | 32       |
| in2       | ap_vld | 32       |
| in_out1_i | ap_hs  | 32       |
| in_out1_o | ap_hs  | 32       |
+-----------+--------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| in1      | in        | int      |
| in2      | in        | int      |
| in_out1  | inout     | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+------------------+---------+
| Argument | HW Interface     | HW Type |
+----------+------------------+---------+
| in1      | in1              | port    |
| in1      | in1_ap_vld       | port    |
| in2      | in2              | port    |
| in2      | in2_ap_vld       | port    |
| in_out1  | in_out1_i        | port    |
| in_out1  | in_out1_i_ap_vld | port    |
| in_out1  | in_out1_i_ap_ack | port    |
| in_out1  | in_out1_o        | port    |
| in_out1  | in_out1_o_ap_vld | port    |
| in_out1  | in_out1_o_ap_ack | port    |
+----------+------------------+---------+


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------+------------------------------------------------------------------------------+
| Type      | Options                 | Location                                                                     |
+-----------+-------------------------+------------------------------------------------------------------------------+
| interface | mode=ap_hs port=in_out1 | ../course-labA/Interface_Synthesis/lab2/adders_io.c:49 in adders_io, in_out1 |
| interface | mode=ap_vld port=in2    | ../course-labA/Interface_Synthesis/lab2/adders_io.c:50 in adders_io, in2     |
| interface | mode=ap_vld port=in1    | ../course-labA/Interface_Synthesis/lab2/adders_io.c:51 in adders_io, in1     |
+-----------+-------------------------+------------------------------------------------------------------------------+


