#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a9bd914400 .scope module, "single_clock_delay_tb" "single_clock_delay_tb" 2 3;
 .timescale -9 -12;
P_000001a9bda51ff0 .param/l "CLK_PERIOD" 0 2 6, +C4<00000000000000000000000000001010>;
P_000001a9bda52028 .param/l "WIDTH" 0 2 5, +C4<00000000000000000000000000000011>;
v000001a9bdab7040_0 .var "clk", 0 0;
v000001a9bdab70e0_0 .var "clr", 0 0;
v000001a9bdab74a0_0 .var "d", 2 0;
v000001a9bdab7900_0 .var "expected_q", 2 0;
v000001a9bdab7220_0 .net "q", 2 0, L_000001a9bdab7860;  1 drivers
E_000001a9bda424b0 .event negedge, v000001a9bd90c0a0_0;
E_000001a9bda424f0 .event posedge, v000001a9bd90c0a0_0;
S_000001a9bda71e60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 58, 2 58 0, S_000001a9bd914400;
 .timescale -9 -12;
v000001a9bd90b740_0 .var/i "i", 31 0;
S_000001a9bd9bd690 .scope module, "dut" "single_clock_delay" 2 15, 3 1 0, S_000001a9bd914400;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 3 "q";
    .port_info 1 /INPUT 3 "d";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 1 "clk";
P_000001a9bda435b0 .param/l "WIDTH" 0 3 1, +C4<00000000000000000000000000000011>;
v000001a9bdab77c0_0 .net "clk", 0 0, v000001a9bdab7040_0;  1 drivers
v000001a9bdab6c80_0 .net "clr", 0 0, v000001a9bdab70e0_0;  1 drivers
v000001a9bdab6d20_0 .net "d", 2 0, v000001a9bdab74a0_0;  1 drivers
v000001a9bdab6aa0_0 .net "q", 2 0, L_000001a9bdab7860;  alias, 1 drivers
L_000001a9bdab79a0 .part v000001a9bdab74a0_0, 0, 1;
L_000001a9bdab6dc0 .part v000001a9bdab74a0_0, 1, 1;
L_000001a9bdab8120 .part v000001a9bdab74a0_0, 2, 1;
L_000001a9bdab7860 .concat8 [ 1 1 1 0], v000001a9bd90b4c0_0, v000001a9bdab7cc0_0, v000001a9bdab86c0_0;
S_000001a9bd9bd820 .scope generate, "dff_loop[0]" "dff_loop[0]" 3 10, 3 10 0, S_000001a9bd9bd690;
 .timescale -9 -12;
P_000001a9bda43270 .param/l "i" 0 3 10, +C4<00>;
L_000001a9bda60540 .functor NOT 1, v000001a9bdab7040_0, C4<0>, C4<0>, C4<0>;
v000001a9bd90bec0_0 .net "dff_out_i", 0 0, v000001a9bd90b880_0;  1 drivers
S_000001a9bd94b620 .scope module, "dff1" "dffe_ref" 3 12, 4 1 0, S_000001a9bd9bd820;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "clr";
v000001a9bd90c0a0_0 .net "clk", 0 0, v000001a9bdab7040_0;  alias, 1 drivers
v000001a9bd90bc40_0 .net "clr", 0 0, v000001a9bdab70e0_0;  alias, 1 drivers
v000001a9bd90b600_0 .net "d", 0 0, L_000001a9bdab79a0;  1 drivers
L_000001a9bdab87e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001a9bd90b380_0 .net "en", 0 0, L_000001a9bdab87e8;  1 drivers
v000001a9bd90b880_0 .var "q", 0 0;
E_000001a9bda42c70 .event posedge, v000001a9bd90bc40_0, v000001a9bd90c0a0_0;
S_000001a9bd94b7b0 .scope module, "dff2" "dffe_ref" 3 13, 4 1 0, S_000001a9bd9bd820;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "clr";
v000001a9bd90b9c0_0 .net "clk", 0 0, L_000001a9bda60540;  1 drivers
v000001a9bd90bf60_0 .net "clr", 0 0, v000001a9bdab70e0_0;  alias, 1 drivers
v000001a9bd90ba60_0 .net "d", 0 0, v000001a9bd90b880_0;  alias, 1 drivers
L_000001a9bdab8830 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001a9bd90c140_0 .net "en", 0 0, L_000001a9bdab8830;  1 drivers
v000001a9bd90b4c0_0 .var "q", 0 0;
E_000001a9bda438b0 .event posedge, v000001a9bd90bc40_0, v000001a9bd90b9c0_0;
S_000001a9bd947150 .scope generate, "dff_loop[1]" "dff_loop[1]" 3 10, 3 10 0, S_000001a9bd9bd690;
 .timescale -9 -12;
P_000001a9bda42d70 .param/l "i" 0 3 10, +C4<01>;
L_000001a9bda5fcf0 .functor NOT 1, v000001a9bdab7040_0, C4<0>, C4<0>, C4<0>;
v000001a9bdab83a0_0 .net "dff_out_i", 0 0, v000001a9bdab7540_0;  1 drivers
S_000001a9bd9472e0 .scope module, "dff1" "dffe_ref" 3 12, 4 1 0, S_000001a9bd947150;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "clr";
v000001a9bd90bce0_0 .net "clk", 0 0, v000001a9bdab7040_0;  alias, 1 drivers
v000001a9bd90bd80_0 .net "clr", 0 0, v000001a9bdab70e0_0;  alias, 1 drivers
v000001a9bd90be20_0 .net "d", 0 0, L_000001a9bdab6dc0;  1 drivers
L_000001a9bdab8878 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001a9bdab7b80_0 .net "en", 0 0, L_000001a9bdab8878;  1 drivers
v000001a9bdab7540_0 .var "q", 0 0;
S_000001a9bd942f70 .scope module, "dff2" "dffe_ref" 3 13, 4 1 0, S_000001a9bd947150;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "clr";
v000001a9bdab75e0_0 .net "clk", 0 0, L_000001a9bda5fcf0;  1 drivers
v000001a9bdab6f00_0 .net "clr", 0 0, v000001a9bdab70e0_0;  alias, 1 drivers
v000001a9bdab6e60_0 .net "d", 0 0, v000001a9bdab7540_0;  alias, 1 drivers
L_000001a9bdab88c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001a9bdab7d60_0 .net "en", 0 0, L_000001a9bdab88c0;  1 drivers
v000001a9bdab7cc0_0 .var "q", 0 0;
E_000001a9bda42e30 .event posedge, v000001a9bd90bc40_0, v000001a9bdab75e0_0;
S_000001a9bd943100 .scope generate, "dff_loop[2]" "dff_loop[2]" 3 10, 3 10 0, S_000001a9bd9bd690;
 .timescale -9 -12;
P_000001a9bda431b0 .param/l "i" 0 3 10, +C4<010>;
L_000001a9bda608c0 .functor NOT 1, v000001a9bdab7040_0, C4<0>, C4<0>, C4<0>;
v000001a9bdab6820_0 .net "dff_out_i", 0 0, v000001a9bdab8580_0;  1 drivers
S_000001a9bd9bdf20 .scope module, "dff1" "dffe_ref" 3 12, 4 1 0, S_000001a9bd943100;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "clr";
v000001a9bdab7f40_0 .net "clk", 0 0, v000001a9bdab7040_0;  alias, 1 drivers
v000001a9bdab7180_0 .net "clr", 0 0, v000001a9bdab70e0_0;  alias, 1 drivers
v000001a9bdab68c0_0 .net "d", 0 0, L_000001a9bdab8120;  1 drivers
L_000001a9bdab8908 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001a9bdab7e00_0 .net "en", 0 0, L_000001a9bdab8908;  1 drivers
v000001a9bdab8580_0 .var "q", 0 0;
S_000001a9bd9be0b0 .scope module, "dff2" "dffe_ref" 3 13, 4 1 0, S_000001a9bd943100;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "clr";
v000001a9bdab81c0_0 .net "clk", 0 0, L_000001a9bda608c0;  1 drivers
v000001a9bdab8260_0 .net "clr", 0 0, v000001a9bdab70e0_0;  alias, 1 drivers
v000001a9bdab6fa0_0 .net "d", 0 0, v000001a9bdab8580_0;  alias, 1 drivers
L_000001a9bdab8950 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001a9bdab6960_0 .net "en", 0 0, L_000001a9bdab8950;  1 drivers
v000001a9bdab86c0_0 .var "q", 0 0;
E_000001a9bda43930 .event posedge, v000001a9bd90bc40_0, v000001a9bdab81c0_0;
    .scope S_000001a9bd94b620;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a9bd90b880_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001a9bd94b620;
T_1 ;
    %wait E_000001a9bda42c70;
    %load/vec4 v000001a9bd90bc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a9bd90b880_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001a9bd90b380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001a9bd90b600_0;
    %assign/vec4 v000001a9bd90b880_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a9bd94b7b0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a9bd90b4c0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000001a9bd94b7b0;
T_3 ;
    %wait E_000001a9bda438b0;
    %load/vec4 v000001a9bd90bf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a9bd90b4c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001a9bd90c140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001a9bd90ba60_0;
    %assign/vec4 v000001a9bd90b4c0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001a9bd9472e0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a9bdab7540_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000001a9bd9472e0;
T_5 ;
    %wait E_000001a9bda42c70;
    %load/vec4 v000001a9bd90bd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a9bdab7540_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001a9bdab7b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001a9bd90be20_0;
    %assign/vec4 v000001a9bdab7540_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001a9bd942f70;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a9bdab7cc0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_000001a9bd942f70;
T_7 ;
    %wait E_000001a9bda42e30;
    %load/vec4 v000001a9bdab6f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a9bdab7cc0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001a9bdab7d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001a9bdab6e60_0;
    %assign/vec4 v000001a9bdab7cc0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001a9bd9bdf20;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a9bdab8580_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_000001a9bd9bdf20;
T_9 ;
    %wait E_000001a9bda42c70;
    %load/vec4 v000001a9bdab7180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a9bdab8580_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001a9bdab7e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001a9bdab68c0_0;
    %assign/vec4 v000001a9bdab8580_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001a9bd9be0b0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a9bdab86c0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_000001a9bd9be0b0;
T_11 ;
    %wait E_000001a9bda43930;
    %load/vec4 v000001a9bdab8260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a9bdab86c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001a9bdab6960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001a9bdab6fa0_0;
    %assign/vec4 v000001a9bdab86c0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001a9bd914400;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a9bdab7040_0, 0, 1;
T_12.0 ;
    %delay 5000, 0;
    %load/vec4 v000001a9bdab7040_0;
    %inv;
    %store/vec4 v000001a9bdab7040_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_000001a9bd914400;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a9bdab70e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a9bdab74a0_0, 0, 3;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a9bdab70e0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 40 "$display", "Test case 1: Incrementing input pattern" {0 0 0};
    %pushi/vec4 8, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001a9bdab74a0_0;
    %addi 1, 0, 3;
    %store/vec4 v000001a9bdab74a0_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 44 "$display", "Time: %0t, Input d: %b, Output q: %b", $time, v000001a9bdab74a0_0, v000001a9bdab7220_0 {0 0 0};
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %vpi_call 2 48 "$display", "Test case 2: Toggle all bits" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001a9bdab74a0_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001a9bdab74a0_0, 0, 3;
    %delay 10000, 0;
    %vpi_call 2 53 "$display", "Time: %0t, Input d: %b, Output q: %b", $time, v000001a9bdab74a0_0, v000001a9bdab7220_0 {0 0 0};
    %vpi_call 2 56 "$display", "Test case 3: Walking ones pattern" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001a9bdab74a0_0, 0, 3;
    %fork t_1, S_000001a9bda71e60;
    %jmp t_0;
    .scope S_000001a9bda71e60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a9bd90b740_0, 0, 32;
T_13.2 ;
    %load/vec4 v000001a9bd90b740_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_13.3, 5;
    %delay 10000, 0;
    %vpi_call 2 60 "$display", "Time: %0t, Input d: %b, Output q: %b", $time, v000001a9bdab74a0_0, v000001a9bdab7220_0 {0 0 0};
    %load/vec4 v000001a9bdab74a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001a9bdab74a0_0, 0, 3;
    %load/vec4 v000001a9bd90b740_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a9bd90b740_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %end;
    .scope S_000001a9bd914400;
t_0 %join;
    %vpi_call 2 65 "$display", "Test case 4: Verify reset behavior" {0 0 0};
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001a9bdab74a0_0, 0, 3;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a9bdab70e0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 70 "$display", "Time: %0t, Input d: %b, Output q: %b, Clear: %b", $time, v000001a9bdab74a0_0, v000001a9bdab7220_0, v000001a9bdab70e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a9bdab70e0_0, 0, 1;
    %delay 10000, 0;
    %delay 20000, 0;
    %vpi_call 2 76 "$display", "Testbench completed" {0 0 0};
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_000001a9bd914400;
T_14 ;
    %wait E_000001a9bda424f0;
    %load/vec4 v000001a9bdab70e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001a9bdab7900_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001a9bdab74a0_0;
    %assign/vec4 v000001a9bdab7900_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001a9bd914400;
T_15 ;
    %wait E_000001a9bda424b0;
    %load/vec4 v000001a9bdab7220_0;
    %load/vec4 v000001a9bdab7900_0;
    %cmp/ne;
    %jmp/0xz  T_15.0, 6;
    %vpi_call 2 94 "$display", "ERROR at time %0t: Expected q = %b, Actual q = %b", $time, v000001a9bdab7900_0, v000001a9bdab7220_0 {0 0 0};
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001a9bd914400;
T_16 ;
    %vpi_call 2 100 "$dumpfile", "single_clock_delay_tb.vcd" {0 0 0};
    %vpi_call 2 101 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a9bd914400 {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "single_clock_delay_tb.v";
    "single_clock_delay.v";
    "../reg-main/dffe_ref.v";
