/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os) */

(* top =  1  *)
(* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:54.1-155.10" *)
module main(b1, b2, b3, b4, \power(0) , \power(1) , \power(2) , \power(3) , \power(4) , \power(5) , \disp(0) , \disp(1) , \disp(2) , \disp(3) );
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:61.25-63.6|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:979.17-979.32" *)
  (* unused_bits = "0" *)
  wire _10_;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:61.25-63.6|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:962.17-962.25" *)
  (* unused_bits = "0" *)
  wire _11_;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:61.25-63.6|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:959.17-959.28" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _12_;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:61.25-63.6|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:958.17-958.26" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _13_;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:61.25-63.6|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:986.17-986.28" *)
  (* unused_bits = "0" *)
  wire _14_;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:61.25-63.6|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:987.17-987.29" *)
  (* unused_bits = "0" *)
  wire _15_;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:61.25-63.6|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:988.17-988.28" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _16_;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:61.25-63.6|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:978.17-978.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] _17_;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:61.25-63.6|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:967.17-967.29" *)
  (* unused_bits = "0" *)
  wire _18_;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:61.25-63.6|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:968.17-968.25" *)
  (* unused_bits = "0" *)
  wire _19_;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:61.25-63.6|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:969.17-969.29" *)
  (* unused_bits = "0" *)
  wire _20_;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:61.25-63.6|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:965.17-965.29" *)
  (* unused_bits = "0" *)
  wire _21_;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:61.25-63.6|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:970.17-970.25" *)
  (* unused_bits = "0" *)
  wire _22_;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:61.25-63.6|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:971.17-971.29" *)
  (* unused_bits = "0" *)
  wire _23_;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:61.25-63.6|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:980.17-980.26" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23" *)
  wire [23:0] _24_;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:61.25-63.6|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:964.17-964.23" *)
  (* unused_bits = "0" *)
  wire _25_;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:61.25-63.6|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:955.17-955.24" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16" *)
  wire [16:0] _26_;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:61.25-63.6|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:950.17-950.29" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _27_;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:61.25-63.6|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:951.17-951.24" *)
  (* unused_bits = "0" *)
  wire _28_;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:61.25-63.6|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:953.17-953.23" *)
  (* unused_bits = "0" *)
  wire _29_;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:61.25-63.6|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:954.17-954.24" *)
  (* unused_bits = "0" *)
  wire _30_;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:61.25-63.6|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:952.17-952.23" *)
  (* unused_bits = "0" *)
  wire _31_;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:61.25-63.6|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:974.17-974.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _32_;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:84.9-84.13" *)
  wire aclk;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8" *)
  wire aclk_dff_Q_D;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dff_Q_D_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dff_Q_D_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dff_Q_D_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dff_Q_D_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dff_Q_D_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dff_Q_D_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dff_Q_D_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dff_Q_D_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dff_Q_D_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dff_Q_D_LUT3_O.XSL ;
  wire aclk_dff_Q_D_LUT3_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I1_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I1_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I1_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XSL ;
  wire aclk_dff_Q_D_LUT3_O_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O.XSL ;
  wire aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.XSL ;
  wire aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.XSL ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:148.33-148.49|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(0) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:148.33-148.49|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(1) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:148.33-148.49|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(10) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:148.33-148.49|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(11) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:148.33-148.49|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(12) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:148.33-148.49|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(13) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:148.33-148.49|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(14) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:148.33-148.49|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(15) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:148.33-148.49|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(2) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:148.33-148.49|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(3) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:148.33-148.49|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(4) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:148.33-148.49|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(5) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:148.33-148.49|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(6) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:148.33-148.49|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(7) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:148.33-148.49|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(8) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:148.33-148.49|/root/symbiflow/bin/../share/yosys/techmap.v:300.26-300.27" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(9) ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_1.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2.XSL ;
  wire aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.XSL ;
  wire aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0_O;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_3.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_3.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_3.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_3.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_3.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_3.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_3.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_3.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_3.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4.XSL ;
  wire aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5.XSL ;
  wire aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_6.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_6.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_6.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_6.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_6.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_6.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_6.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_6.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_6.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_7.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_7.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_7.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_7.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_7.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_7.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_7.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_7.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_7.XSL ;
  wire aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_4.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_4.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_4.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_4.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_4.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_4.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_4.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_4.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_4.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_4.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_5.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_5.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_5.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_5.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_5.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_5.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_5.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_5.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_5.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_5.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.XSL ;
  wire aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.XSL ;
  wire aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.XSL ;
  wire aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.XSL ;
  wire aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O.XSL ;
  wire aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL ;
  wire aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.XSL ;
  wire aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:55.11-55.13" *)
  input b1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b1_LUT2_I1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b1_LUT2_I1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b1_LUT2_I1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b1_LUT2_I1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b1_LUT2_I1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b1_LUT2_I1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b1_LUT2_I1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b1_LUT2_I1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b1_LUT2_I1.XSL ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:76.9-76.16" *)
  wire b1_prev;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:55.15-55.17" *)
  input b2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \b2_LUT3_I1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \b2_LUT3_I1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \b2_LUT3_I1.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \b2_LUT3_I1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \b2_LUT3_I1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \b2_LUT3_I1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \b2_LUT3_I1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \b2_LUT3_I1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \b2_LUT3_I1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \b2_LUT3_I1.XSL ;
  wire b2_LUT3_I1_O;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b2_LUT3_I1_O_LUT2_I0.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b2_LUT3_I1_O_LUT2_I0.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b2_LUT3_I1_O_LUT2_I0.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b2_LUT3_I1_O_LUT2_I0.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b2_LUT3_I1_O_LUT2_I0.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b2_LUT3_I1_O_LUT2_I0.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b2_LUT3_I1_O_LUT2_I0.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b2_LUT3_I1_O_LUT2_I0.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b2_LUT3_I1_O_LUT2_I0.XSL ;
  wire b2_LUT3_I1_O_LUT2_I0_O;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:76.22-76.29" *)
  wire b2_prev;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:55.19-55.21" *)
  input b3;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b3_LUT2_I1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b3_LUT2_I1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b3_LUT2_I1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b3_LUT2_I1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b3_LUT2_I1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b3_LUT2_I1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b3_LUT2_I1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b3_LUT2_I1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b3_LUT2_I1.XSL ;
  wire b3_LUT2_I1_O;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b3_LUT2_I1_O_LUT2_I0.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b3_LUT2_I1_O_LUT2_I0.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b3_LUT2_I1_O_LUT2_I0.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b3_LUT2_I1_O_LUT2_I0.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b3_LUT2_I1_O_LUT2_I0.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b3_LUT2_I1_O_LUT2_I0.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b3_LUT2_I1_O_LUT2_I0.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b3_LUT2_I1_O_LUT2_I0.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b3_LUT2_I1_O_LUT2_I0.XSL ;
  wire b3_LUT2_I1_O_LUT2_I0_O;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_1.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_1.XSL ;
  wire b3_LUT2_I1_O_LUT3_I0_1_O;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A.S1 ;
  wire b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_2.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_2.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_2.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_2.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_2.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_2.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_2.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_2.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_2.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_2.XSL ;
  wire b3_LUT2_I1_O_LUT3_I0_2_O;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A.S1 ;
  wire b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_3.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_3.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_3.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_3.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_3.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_3.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_3.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_3.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_3.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_3.XSL ;
  wire b3_LUT2_I1_O_LUT3_I0_3_O;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A.S1 ;
  wire b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_4.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_4.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_4.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_4.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_4.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_4.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_4.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_4.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_4.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_4.XSL ;
  wire b3_LUT2_I1_O_LUT3_I0_4_O;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A.S1 ;
  wire b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_5.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_5.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_5.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_5.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_5.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_5.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_5.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_5.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_5.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_5.XSL ;
  wire b3_LUT2_I1_O_LUT3_I0_5_O;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A.S1 ;
  wire b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.XSL ;
  wire b3_LUT2_I1_O_LUT3_I0_O;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A.S1 ;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.XSL ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(0) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(1) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(10) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(11) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(12) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(13) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(14) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(15) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(2) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(3) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(4) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(5) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(6) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(7) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(8) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(9) ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.XSL ;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q.S1 ;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.XSL ;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q.S1 ;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.XSL ;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q.S1 ;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.XSL ;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q.S1 ;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.XSL ;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q.S1 ;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.XSL ;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q.S1 ;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.XSL ;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q.S1 ;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.XSL ;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q.S1 ;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.XSL ;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q.S1 ;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A_LUT2_O.XSL ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:146.26-146.42|/root/symbiflow/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_C(1) ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_C_LUT1_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_C_LUT1_O.O ;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q.S1 ;
  wire b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XSL ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:76.35-76.42" *)
  wire b3_prev;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:55.23-55.25" *)
  input b4;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \b4_LUT2_I1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \b4_LUT2_I1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \b4_LUT2_I1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \b4_LUT2_I1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \b4_LUT2_I1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \b4_LUT2_I1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \b4_LUT2_I1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \b4_LUT2_I1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \b4_LUT2_I1.XSL ;
  wire b4_LUT2_I1_O;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:76.48-76.55" *)
  wire b4_prev;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:60.10-60.13" *)
  wire clk;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:57.22-57.26" *)
  output \disp(0) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:57.22-57.26" *)
  output \disp(1) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:57.22-57.26" *)
  output \disp(2) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:57.22-57.26" *)
  output \disp(3) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \disp_dff_Q_D(0) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \disp_dff_Q_D(1) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \disp_dff_Q_D(2) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \disp_dff_Q_D(3) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:69.20-69.22" *)
  wire \h1(0) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:69.20-69.22" *)
  wire \h1(1) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:69.20-69.22" *)
  wire \h1(2) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:69.20-69.22" *)
  wire \h1(3) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:69.16-69.18" *)
  wire \h2(0) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:69.16-69.18" *)
  wire \h2(1) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:69.16-69.18" *)
  wire \h2(2) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:69.16-69.18" *)
  wire \h2(3) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:69.28-69.30" *)
  wire \m1(0) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:69.28-69.30" *)
  wire \m1(1) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:69.28-69.30" *)
  wire \m1(2) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:69.28-69.30" *)
  wire \m1(3) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:69.24-69.26" *)
  wire \m2(0) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:69.24-69.26" *)
  wire \m2(1) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:69.24-69.26" *)
  wire \m2(2) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:69.24-69.26" *)
  wire \m2(3) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:10.15-10.16" *)
  wire \mainclock.a(0) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:10.15-10.16" *)
  wire \mainclock.a(1) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:10.15-10.16" *)
  wire \mainclock.a(2) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:10.15-10.16" *)
  wire \mainclock.a(3) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.a_dff_Q_1_D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.a_dff_Q_1_D_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.a_dff_Q_1_D_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.a_dff_Q_1_D_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.a_dff_Q_1_D_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.a_dff_Q_1_D_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.a_dff_Q_1_D_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.a_dff_Q_1_D_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.a_dff_Q_1_D_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.a_dff_Q_1_D_LUT2_O.XSL ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.a_dff_Q_2_D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.a_dff_Q_2_D_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.a_dff_Q_2_D_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.a_dff_Q_2_D_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.a_dff_Q_2_D_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.a_dff_Q_2_D_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.a_dff_Q_2_D_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.a_dff_Q_2_D_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.a_dff_Q_2_D_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.a_dff_Q_2_D_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.a_dff_Q_2_D_LUT3_O.XSL ;
  wire \mainclock.a_dff_Q_2_D_LUT3_O_I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.XSL ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.a_dff_Q_3_D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O.XSL ;
  wire \mainclock.a_dff_Q_3_D_LUT3_O_I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O.XSL ;
  wire \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.a_dff_Q_D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.a_dff_Q_D_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.a_dff_Q_D_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.a_dff_Q_D_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.a_dff_Q_D_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.a_dff_Q_D_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.a_dff_Q_D_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.a_dff_Q_D_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.a_dff_Q_D_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.a_dff_Q_D_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.a_dff_Q_D_LUT3_O.XSL ;
  wire \mainclock.a_dff_Q_D_LUT3_O_I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.XSL ;
  wire \mainclock.a_dff_Q_D_LUT3_O_I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.XSL ;
  wire \mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O_I1 ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:11.15-11.16" *)
  wire \mainclock.b(0) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:11.15-11.16" *)
  wire \mainclock.b(1) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:11.15-11.16" *)
  wire \mainclock.b(2) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:11.15-11.16" *)
  wire \mainclock.b(3) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.b_dff_Q_1_D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.b_dff_Q_1_D_LUT3_O.XSL ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.b_dff_Q_2_D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.b_dff_Q_2_D_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.b_dff_Q_2_D_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.b_dff_Q_2_D_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.b_dff_Q_2_D_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.b_dff_Q_2_D_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.b_dff_Q_2_D_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.b_dff_Q_2_D_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.b_dff_Q_2_D_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.b_dff_Q_2_D_LUT2_O.XSL ;
  wire \mainclock.b_dff_Q_2_D_LUT2_O_I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.XSL ;
  wire \mainclock.b_dff_Q_2_D_LUT2_O_I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.b_dff_Q_2_D_LUT2_O_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.b_dff_Q_2_D_LUT2_O_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.b_dff_Q_2_D_LUT2_O_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.b_dff_Q_2_D_LUT2_O_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.b_dff_Q_2_D_LUT2_O_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.b_dff_Q_2_D_LUT2_O_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.b_dff_Q_2_D_LUT2_O_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.b_dff_Q_2_D_LUT2_O_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.b_dff_Q_2_D_LUT2_O_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.b_dff_Q_2_D_LUT2_O_I1_LUT3_O.XSL ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.b_dff_Q_3_D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O.XSL ;
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XSL ;
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XSL ;
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.XSL ;
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.XSL ;
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XSL ;
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.XSL ;
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0_O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O.XSL ;
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.BA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.BA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.BAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.BB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.BB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.BSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.I3 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.TA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.TA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.TAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.TB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.TB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.TBS ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.TSL ;
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2_O ;
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XSL ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.b_dff_Q_D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.b_dff_Q_D_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.b_dff_Q_D_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.b_dff_Q_D_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.b_dff_Q_D_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.b_dff_Q_D_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.b_dff_Q_D_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.b_dff_Q_D_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.b_dff_Q_D_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.b_dff_Q_D_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.b_dff_Q_D_LUT3_O.XSL ;
  wire \mainclock.b_dff_Q_D_LUT3_O_I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.XSL ;
  wire \mainclock.b_dff_Q_D_LUT3_O_I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.XSL ;
  wire \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.XSL ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:9.15-9.16" *)
  wire \mainclock.c(0) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:9.15-9.16" *)
  wire \mainclock.c(1) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:9.15-9.16" *)
  wire \mainclock.c(2) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:9.15-9.16" *)
  wire \mainclock.c(3) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.c_dff_Q_1_D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.c_dff_Q_1_D_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.c_dff_Q_1_D_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.c_dff_Q_1_D_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.c_dff_Q_1_D_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.c_dff_Q_1_D_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.c_dff_Q_1_D_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.c_dff_Q_1_D_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.c_dff_Q_1_D_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.c_dff_Q_1_D_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.c_dff_Q_1_D_LUT3_O.XSL ;
  wire \mainclock.c_dff_Q_1_D_LUT3_O_I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.XSL ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.c_dff_Q_2_D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.c_dff_Q_2_D_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.c_dff_Q_2_D_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.c_dff_Q_2_D_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.c_dff_Q_2_D_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.c_dff_Q_2_D_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.c_dff_Q_2_D_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.c_dff_Q_2_D_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.c_dff_Q_2_D_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.c_dff_Q_2_D_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.c_dff_Q_2_D_LUT3_O.XSL ;
  wire \mainclock.c_dff_Q_2_D_LUT3_O_I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.XSL ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.c_dff_Q_3_D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.c_dff_Q_3_D_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.c_dff_Q_3_D_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.c_dff_Q_3_D_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.c_dff_Q_3_D_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.c_dff_Q_3_D_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.c_dff_Q_3_D_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.c_dff_Q_3_D_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.c_dff_Q_3_D_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.c_dff_Q_3_D_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.c_dff_Q_3_D_LUT3_O.XSL ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.c_dff_Q_D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.c_dff_Q_D_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.c_dff_Q_D_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.c_dff_Q_D_LUT2_O.XSL ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:8.15-8.16" *)
  wire \mainclock.d(0) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:8.15-8.16" *)
  wire \mainclock.d(1) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:8.15-8.16" *)
  wire \mainclock.d(2) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:8.15-8.16" *)
  wire \mainclock.d(3) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.d_dff_Q_1_D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.d_dff_Q_1_D_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.d_dff_Q_1_D_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.d_dff_Q_1_D_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.d_dff_Q_1_D_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.d_dff_Q_1_D_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.d_dff_Q_1_D_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.d_dff_Q_1_D_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.d_dff_Q_1_D_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.d_dff_Q_1_D_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.d_dff_Q_1_D_LUT3_O.XSL ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.d_dff_Q_2_D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.d_dff_Q_2_D_LUT3_O.XSL ;
  wire \mainclock.d_dff_Q_2_D_LUT3_O_I0 ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.d_dff_Q_3_D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.d_dff_Q_3_D_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.d_dff_Q_3_D_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.d_dff_Q_3_D_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.d_dff_Q_3_D_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.d_dff_Q_3_D_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.d_dff_Q_3_D_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.d_dff_Q_3_D_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.d_dff_Q_3_D_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.d_dff_Q_3_D_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.d_dff_Q_3_D_LUT3_O.XSL ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.d_dff_Q_D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.d_dff_Q_D_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.d_dff_Q_D_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.d_dff_Q_D_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.d_dff_Q_D_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.d_dff_Q_D_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.d_dff_Q_D_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.d_dff_Q_D_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.d_dff_Q_D_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.d_dff_Q_D_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.d_dff_Q_D_LUT3_O.XSL ;
  wire \mainclock.d_dff_Q_D_LUT3_O_I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XSL ;
  wire \mainclock.d_dff_Q_D_LUT3_O_I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.XSL ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:6.15-6.16" *)
  wire \mainclock.e(0) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:6.15-6.16" *)
  wire \mainclock.e(1) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:6.15-6.16" *)
  wire \mainclock.e(2) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:6.15-6.16" *)
  wire \mainclock.e(3) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.e_dff_Q_1_D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.e_dff_Q_1_D_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.e_dff_Q_1_D_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.e_dff_Q_1_D_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.e_dff_Q_1_D_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.e_dff_Q_1_D_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.e_dff_Q_1_D_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.e_dff_Q_1_D_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.e_dff_Q_1_D_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.e_dff_Q_1_D_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.e_dff_Q_1_D_LUT3_O.XSL ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.e_dff_Q_2_D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O.XSL ;
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.XSL ;
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.BA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.BA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.BAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.BB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.BB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.BSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.I3 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.TA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.TA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.TAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.TB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.TB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.TBS ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.TSL ;
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.XSL ;
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XSL ;
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_I0 ;
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XSL ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.e_dff_Q_3_D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.e_dff_Q_3_D_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.e_dff_Q_3_D_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.e_dff_Q_3_D_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.e_dff_Q_3_D_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.e_dff_Q_3_D_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.e_dff_Q_3_D_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.e_dff_Q_3_D_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.e_dff_Q_3_D_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.e_dff_Q_3_D_LUT2_O.XSL ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.e_dff_Q_D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.e_dff_Q_D_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.e_dff_Q_D_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O.XSL ;
  wire \mainclock.e_dff_Q_D_LUT2_O_I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.XSL ;
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XSL ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:7.15-7.16" *)
  wire \mainclock.f(0) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:7.15-7.16" *)
  wire \mainclock.f(1) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:7.15-7.16" *)
  wire \mainclock.f(2) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:7.15-7.16" *)
  wire \mainclock.f(3) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.f_dff_Q_1_D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.f_dff_Q_1_D_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.f_dff_Q_1_D_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.f_dff_Q_1_D_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.f_dff_Q_1_D_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.f_dff_Q_1_D_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.f_dff_Q_1_D_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.f_dff_Q_1_D_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.f_dff_Q_1_D_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.f_dff_Q_1_D_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.f_dff_Q_1_D_LUT3_O.XSL ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.f_dff_Q_2_D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.f_dff_Q_2_D_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.f_dff_Q_2_D_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.f_dff_Q_2_D_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.f_dff_Q_2_D_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.f_dff_Q_2_D_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.f_dff_Q_2_D_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.f_dff_Q_2_D_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.f_dff_Q_2_D_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.f_dff_Q_2_D_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.f_dff_Q_2_D_LUT3_O.XSL ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.f_dff_Q_3_D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \mainclock.f_dff_Q_3_D_LUT1_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \mainclock.f_dff_Q_3_D_LUT1_O.O ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8" *)
  wire \mainclock.f_dff_Q_D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.f_dff_Q_D_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.f_dff_Q_D_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.f_dff_Q_D_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.f_dff_Q_D_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.f_dff_Q_D_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.f_dff_Q_D_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.f_dff_Q_D_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.f_dff_Q_D_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.f_dff_Q_D_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.f_dff_Q_D_LUT3_O.XSL ;
  wire \mainclock.f_dff_Q_D_LUT3_O_I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:3.37-3.39" *)
  wire \mainclock.s1(0) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:3.37-3.39" *)
  wire \mainclock.s1(1) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:3.37-3.39" *)
  wire \mainclock.s1(2) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:3.37-3.39" *)
  wire \mainclock.s1(3) ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:435.12-435.13" *)
  wire \mainclock.s1_mux8x0_A.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:436.12-436.13" *)
  wire \mainclock.s1_mux8x0_A.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:437.12-437.13" *)
  wire \mainclock.s1_mux8x0_A.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:438.12-438.13" *)
  wire \mainclock.s1_mux8x0_A.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:439.12-439.13" *)
  wire \mainclock.s1_mux8x0_A.E ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:440.12-440.13" *)
  wire \mainclock.s1_mux8x0_A.F ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:441.12-441.13" *)
  wire \mainclock.s1_mux8x0_A.G ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:442.12-442.13" *)
  wire \mainclock.s1_mux8x0_A.H ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:431.12-431.13" *)
  wire \mainclock.s1_mux8x0_A.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:432.12-432.14" *)
  wire \mainclock.s1_mux8x0_A.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:433.12-433.14" *)
  wire \mainclock.s1_mux8x0_A.S1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:434.12-434.14" *)
  wire \mainclock.s1_mux8x0_A.S2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:435.12-435.13" *)
  wire \mainclock.s1_mux8x0_A_1.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:436.12-436.13" *)
  wire \mainclock.s1_mux8x0_A_1.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:437.12-437.13" *)
  wire \mainclock.s1_mux8x0_A_1.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:438.12-438.13" *)
  wire \mainclock.s1_mux8x0_A_1.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:439.12-439.13" *)
  wire \mainclock.s1_mux8x0_A_1.E ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:440.12-440.13" *)
  wire \mainclock.s1_mux8x0_A_1.F ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:441.12-441.13" *)
  wire \mainclock.s1_mux8x0_A_1.G ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:442.12-442.13" *)
  wire \mainclock.s1_mux8x0_A_1.H ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:431.12-431.13" *)
  wire \mainclock.s1_mux8x0_A_1.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:432.12-432.14" *)
  wire \mainclock.s1_mux8x0_A_1.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:433.12-433.14" *)
  wire \mainclock.s1_mux8x0_A_1.S1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:434.12-434.14" *)
  wire \mainclock.s1_mux8x0_A_1.S2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:435.12-435.13" *)
  wire \mainclock.s1_mux8x0_A_2.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:436.12-436.13" *)
  wire \mainclock.s1_mux8x0_A_2.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:437.12-437.13" *)
  wire \mainclock.s1_mux8x0_A_2.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:438.12-438.13" *)
  wire \mainclock.s1_mux8x0_A_2.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:439.12-439.13" *)
  wire \mainclock.s1_mux8x0_A_2.E ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:440.12-440.13" *)
  wire \mainclock.s1_mux8x0_A_2.F ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:441.12-441.13" *)
  wire \mainclock.s1_mux8x0_A_2.G ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:442.12-442.13" *)
  wire \mainclock.s1_mux8x0_A_2.H ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:431.12-431.13" *)
  wire \mainclock.s1_mux8x0_A_2.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:432.12-432.14" *)
  wire \mainclock.s1_mux8x0_A_2.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:433.12-433.14" *)
  wire \mainclock.s1_mux8x0_A_2.S1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:434.12-434.14" *)
  wire \mainclock.s1_mux8x0_A_2.S2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:435.12-435.13" *)
  wire \mainclock.s1_mux8x0_A_3.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:436.12-436.13" *)
  wire \mainclock.s1_mux8x0_A_3.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:437.12-437.13" *)
  wire \mainclock.s1_mux8x0_A_3.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:438.12-438.13" *)
  wire \mainclock.s1_mux8x0_A_3.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:439.12-439.13" *)
  wire \mainclock.s1_mux8x0_A_3.E ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:440.12-440.13" *)
  wire \mainclock.s1_mux8x0_A_3.F ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:441.12-441.13" *)
  wire \mainclock.s1_mux8x0_A_3.G ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:442.12-442.13" *)
  wire \mainclock.s1_mux8x0_A_3.H ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:431.12-431.13" *)
  wire \mainclock.s1_mux8x0_A_3.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:432.12-432.14" *)
  wire \mainclock.s1_mux8x0_A_3.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:433.12-433.14" *)
  wire \mainclock.s1_mux8x0_A_3.S1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:434.12-434.14" *)
  wire \mainclock.s1_mux8x0_A_3.S2 ;
  wire \mainclock.s1_mux8x0_A_S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.s1_mux8x0_A_S0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.s1_mux8x0_A_S0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.s1_mux8x0_A_S0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.s1_mux8x0_A_S0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.s1_mux8x0_A_S0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.s1_mux8x0_A_S0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.s1_mux8x0_A_S0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.s1_mux8x0_A_S0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.s1_mux8x0_A_S0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.s1_mux8x0_A_S0_LUT3_O.XSL ;
  wire \mainclock.s1_mux8x0_A_S1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.s1_mux8x0_A_S1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.s1_mux8x0_A_S1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.s1_mux8x0_A_S1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.s1_mux8x0_A_S1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.s1_mux8x0_A_S1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.s1_mux8x0_A_S1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.s1_mux8x0_A_S1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.s1_mux8x0_A_S1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.s1_mux8x0_A_S1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.s1_mux8x0_A_S1_LUT3_O.XSL ;
  wire \mainclock.s1_mux8x0_A_S2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mainclock.s1_mux8x0_A_S2_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mainclock.s1_mux8x0_A_S2_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mainclock.s1_mux8x0_A_S2_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mainclock.s1_mux8x0_A_S2_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mainclock.s1_mux8x0_A_S2_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mainclock.s1_mux8x0_A_S2_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mainclock.s1_mux8x0_A_S2_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mainclock.s1_mux8x0_A_S2_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mainclock.s1_mux8x0_A_S2_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mainclock.s1_mux8x0_A_S2_LUT3_O.XSL ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:3.34-3.36" *)
  wire \mainclock.s2(0) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:3.34-3.36" *)
  wire \mainclock.s2(1) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:3.34-3.36" *)
  wire \mainclock.s2(2) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:3.34-3.36" *)
  wire \mainclock.s2(3) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(0) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(1) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(10) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(11) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(12) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(13) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(14) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(15) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(16) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(17) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(18) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(19) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(2) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(20) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(21) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(22) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(3) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(4) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(5) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(6) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(7) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(8) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:71.16-71.27" *)
  wire \mux_counter(9) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:72.15-72.24" *)
  wire \mux_index(0) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:72.15-72.24" *)
  wire \mux_index(1) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:72.15-72.24" *)
  wire \mux_index(2) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_D(0) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_D(1) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_D(2) ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \mux_index_dffe_Q_D_LUT1_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \mux_index_dffe_Q_D_LUT1_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mux_index_dffe_Q_D_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mux_index_dffe_Q_D_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mux_index_dffe_Q_D_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mux_index_dffe_Q_D_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mux_index_dffe_Q_D_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mux_index_dffe_Q_D_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mux_index_dffe_Q_D_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mux_index_dffe_Q_D_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mux_index_dffe_Q_D_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mux_index_dffe_Q_D_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mux_index_dffe_Q_D_LUT3_O_1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mux_index_dffe_Q_D_LUT3_O_1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mux_index_dffe_Q_D_LUT3_O_1.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mux_index_dffe_Q_D_LUT3_O_1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mux_index_dffe_Q_D_LUT3_O_1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mux_index_dffe_Q_D_LUT3_O_1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mux_index_dffe_Q_D_LUT3_O_1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mux_index_dffe_Q_D_LUT3_O_1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mux_index_dffe_Q_D_LUT3_O_1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mux_index_dffe_Q_D_LUT3_O_1.XSL ;
  wire mux_index_dffe_Q_EN;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O.XSL ;
  wire mux_index_dffe_Q_EN_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XSL ;
  wire mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.XSL ;
  wire mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_I1;
  wire mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.XSL ;
  wire mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_O.XSL ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(0) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(1) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(10) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(11) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(12) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(13) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(14) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(15) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(16) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(17) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(18) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(19) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(2) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(20) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(21) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(22) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(3) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(4) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(5) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(6) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(7) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(8) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(9) ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.XSL ;
  wire mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2.XSL ;
  wire mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3.XSL ;
  wire mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4.XSL ;
  wire mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.XSL ;
  wire mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_6.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_6.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_6.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_6.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_6.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_6.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_6.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_6.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_6.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_7.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_7.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_7.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_7.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_7.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_7.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_7.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_7.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_7.XSL ;
  wire mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.XSL ;
  wire mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.BA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.BA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.BAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.BB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.BB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.BSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.I3 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TBS ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.BA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.BA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.BAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.BB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.BB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.BSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.I3 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.TA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.TA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.TAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.TB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.TB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.TBS ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.TSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.XSL ;
  wire mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.XSL ;
  wire mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.BA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.BA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.BAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.BB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.BB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.BSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.I3 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.TA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.TA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.TAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.TB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.TB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.TBS ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.TSL ;
  wire mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.BA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.BA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.BAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.BB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.BB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.BSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.I3 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.TA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.TA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.TAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.TB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.TB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.TBS ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.TSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.BA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.BA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.BAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.BB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.BB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.BSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.I3 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.TA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.TA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.TAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.TB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.TB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.TBS ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.TSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.BA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.BA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.BAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.BB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.BB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.BSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.I3 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.TA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.TA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.TAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.TB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.TB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.TBS ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.TSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.BA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.BA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.BAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.BB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.BB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.BSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.I3 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TBS ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TSL ;
  wire mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1.XSL ;
  wire mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.BA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.BA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.BAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.BB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.BB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.BSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.I3 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TBS ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TSL ;
  wire mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3_O;
  wire mux_index_dffe_Q_EN_LUT3_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XSL ;
  wire mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL ;
  wire mux_index_dffe_Q_EN_LUT3_O_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XSL ;
  wire mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL ;
  wire mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL ;
  wire mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL ;
  wire mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.XSL ;
  wire mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL ;
  wire mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL ;
  wire mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL ;
  wire mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XSL ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:75.9-75.15" *)
  wire paused;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:93.5-100.8" *)
  wire paused_dffe_Q_D;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \paused_dffe_Q_D_LUT1_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \paused_dffe_Q_D_LUT1_O.O ;
  wire paused_dffe_Q_EN;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:56.22-56.27" *)
  output \power(0) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:56.22-56.27" *)
  output \power(1) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:56.22-56.27" *)
  output \power(2) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:56.22-56.27" *)
  output \power(3) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:56.22-56.27" *)
  output \power(4) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:56.22-56.27" *)
  output \power(5) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \power_dff_Q_D(0) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \power_dff_Q_D(1) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \power_dff_Q_D(2) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \power_dff_Q_D(3) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \power_dff_Q_D(4) ;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8" *)
  wire \power_dff_Q_D(5) ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \power_dff_Q_D_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \power_dff_Q_D_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \power_dff_Q_D_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \power_dff_Q_D_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \power_dff_Q_D_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \power_dff_Q_D_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \power_dff_Q_D_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \power_dff_Q_D_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \power_dff_Q_D_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \power_dff_Q_D_LUT3_O.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \power_dff_Q_D_LUT3_O_1.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \power_dff_Q_D_LUT3_O_1.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \power_dff_Q_D_LUT3_O_1.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \power_dff_Q_D_LUT3_O_1.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \power_dff_Q_D_LUT3_O_1.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \power_dff_Q_D_LUT3_O_1.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \power_dff_Q_D_LUT3_O_1.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \power_dff_Q_D_LUT3_O_1.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \power_dff_Q_D_LUT3_O_1.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \power_dff_Q_D_LUT3_O_1.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \power_dff_Q_D_LUT3_O_2.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \power_dff_Q_D_LUT3_O_2.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \power_dff_Q_D_LUT3_O_2.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \power_dff_Q_D_LUT3_O_2.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \power_dff_Q_D_LUT3_O_2.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \power_dff_Q_D_LUT3_O_2.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \power_dff_Q_D_LUT3_O_2.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \power_dff_Q_D_LUT3_O_2.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \power_dff_Q_D_LUT3_O_2.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \power_dff_Q_D_LUT3_O_2.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \power_dff_Q_D_LUT3_O_3.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \power_dff_Q_D_LUT3_O_3.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \power_dff_Q_D_LUT3_O_3.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \power_dff_Q_D_LUT3_O_3.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \power_dff_Q_D_LUT3_O_3.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \power_dff_Q_D_LUT3_O_3.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \power_dff_Q_D_LUT3_O_3.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \power_dff_Q_D_LUT3_O_3.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \power_dff_Q_D_LUT3_O_3.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \power_dff_Q_D_LUT3_O_3.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \power_dff_Q_D_LUT3_O_4.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \power_dff_Q_D_LUT3_O_4.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \power_dff_Q_D_LUT3_O_4.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \power_dff_Q_D_LUT3_O_4.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \power_dff_Q_D_LUT3_O_4.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \power_dff_Q_D_LUT3_O_4.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \power_dff_Q_D_LUT3_O_4.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \power_dff_Q_D_LUT3_O_4.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \power_dff_Q_D_LUT3_O_4.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \power_dff_Q_D_LUT3_O_4.XSL ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \power_dff_Q_D_LUT3_O_5.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \power_dff_Q_D_LUT3_O_5.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \power_dff_Q_D_LUT3_O_5.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \power_dff_Q_D_LUT3_O_5.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \power_dff_Q_D_LUT3_O_5.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \power_dff_Q_D_LUT3_O_5.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \power_dff_Q_D_LUT3_O_5.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \power_dff_Q_D_LUT3_O_5.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \power_dff_Q_D_LUT3_O_5.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \power_dff_Q_D_LUT3_O_5.XSL ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:83.9-83.21" *)
  wire pulse_active;
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8" *)
  wire pulse_active_dff_Q_D;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \pulse_active_dff_Q_D_LUT2_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \pulse_active_dff_Q_D_LUT2_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \pulse_active_dff_Q_D_LUT2_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \pulse_active_dff_Q_D_LUT2_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \pulse_active_dff_Q_D_LUT2_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \pulse_active_dff_Q_D_LUT2_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \pulse_active_dff_Q_D_LUT2_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \pulse_active_dff_Q_D_LUT2_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \pulse_active_dff_Q_D_LUT2_O.XSL ;
  wire pulse_active_dff_Q_D_LUT2_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:404.12-404.13" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q.A ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:405.12-405.13" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q.B ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:406.12-406.13" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q.C ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:407.12-407.13" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q.D ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:401.12-401.13" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q.Q ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:402.12-402.14" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q.S0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:403.12-403.14" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q.S1 ;
  wire pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.XSL ;
  wire pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0_LUT3_O.XSL ;
  wire pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.XSL ;
  wire pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.O ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.XSL ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:82.16-82.28" *)
  wire \pulse_remain(0) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:82.16-82.28" *)
  wire \pulse_remain(1) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:82.16-82.28" *)
  wire \pulse_remain(10) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:82.16-82.28" *)
  wire \pulse_remain(11) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:82.16-82.28" *)
  wire \pulse_remain(12) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:82.16-82.28" *)
  wire \pulse_remain(13) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:82.16-82.28" *)
  wire \pulse_remain(14) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:82.16-82.28" *)
  wire \pulse_remain(15) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:82.16-82.28" *)
  wire \pulse_remain(2) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:82.16-82.28" *)
  wire \pulse_remain(3) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:82.16-82.28" *)
  wire \pulse_remain(4) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:82.16-82.28" *)
  wire \pulse_remain(5) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:82.16-82.28" *)
  wire \pulse_remain(6) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:82.16-82.28" *)
  wire \pulse_remain(7) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:82.16-82.28" *)
  wire \pulse_remain(8) ;
  (* init = 1'h0 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:82.16-82.28" *)
  wire \pulse_remain(9) ;
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _33_ (
    .I_DAT(\b1_LUT2_I1.XAB ),
    .I_EN(1'h1),
    .\I_PAD_$inp (b1),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _34_ (
    .I_DAT(\b2_LUT3_I1.XSL ),
    .I_EN(1'h1),
    .\I_PAD_$inp (b2),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _35_ (
    .I_DAT(\b3_LUT2_I1.XAB ),
    .I_EN(1'h1),
    .\I_PAD_$inp (b3),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _36_ (
    .I_DAT(\b4_LUT2_I1.XAB ),
    .I_EN(1'h1),
    .\I_PAD_$inp (b4),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _37_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_00_),
    .O_EN(1'h1),
    .\O_PAD_$out (\disp(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _38_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_01_),
    .O_EN(1'h1),
    .\O_PAD_$out (\disp(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _39_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_02_),
    .O_EN(1'h1),
    .\O_PAD_$out (\disp(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _40_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_03_),
    .O_EN(1'h1),
    .\O_PAD_$out (\disp(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _41_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_04_),
    .O_EN(1'h1),
    .\O_PAD_$out (\power(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _42_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_05_),
    .O_EN(1'h1),
    .\O_PAD_$out (\power(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _43_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_06_),
    .O_EN(1'h1),
    .\O_PAD_$out (\power(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _44_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_07_),
    .O_EN(1'h1),
    .\O_PAD_$out (\power(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _45_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_08_),
    .O_EN(1'h1),
    .\O_PAD_$out (\power(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _46_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_09_),
    .O_EN(1'h1),
    .\O_PAD_$out (\power(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) aclk_dff_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(aclk_dff_Q_D),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(aclk)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \aclk_dff_Q_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(paused),
    .XAB(\aclk_dff_Q_D_LUT3_O.XAB ),
    .XB1(paused),
    .XB2(1'h0),
    .XSL(\aclk_dff_Q_D_LUT3_O.XSL ),
    .XZ(aclk_dff_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dff_Q_D_LUT3_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XSL ),
    .XZ(\aclk_dff_Q_D_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(pulse_active),
    .XZ(\aclk_dff_Q_D_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.XAB ),
    .XB1(1'h1),
    .XB2(1'h1),
    .XSL(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O.XAB ),
    .XZ(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\pulse_remain(15) ),
    .XA2(\pulse_remain(15) ),
    .XAB(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.XAB ),
    .XB1(\pulse_remain(15) ),
    .XB2(1'h0),
    .XSL(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.XSL ),
    .XZ(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.XAB ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\pulse_remain(13) ),
    .XZ(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.XSL ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\pulse_remain(11) ),
    .XZ(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2.XAB ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\pulse_remain(9) ),
    .XZ(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.t_frag  (
    .TBS(1'h1),
    .XA1(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2.XAB ),
    .XA2(1'h0),
    .XAB(\pulse_remain(9) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\pulse_remain(10) ),
    .XZ(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_3.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_3.XAB ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\pulse_remain(8) ),
    .XZ(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4.XAB ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\pulse_remain(7) ),
    .XZ(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\pulse_remain(5) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\pulse_remain(6) ),
    .XZ(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.XA1 ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\pulse_remain(5) ),
    .XZ(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\pulse_remain(3) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\pulse_remain(4) ),
    .XZ(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_6.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.XA1 ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\pulse_remain(3) ),
    .XZ(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_7.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\pulse_remain(0) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\pulse_remain(1) ),
    .XZ(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.XSL ),
    .XA2(1'h0),
    .XAB(\pulse_remain(11) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\pulse_remain(12) ),
    .XZ(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\pulse_remain(14) ),
    .XA2(\pulse_remain(14) ),
    .XAB(\pulse_remain(13) ),
    .XB1(\pulse_remain(14) ),
    .XB2(\pulse_remain(14) ),
    .XSL(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.XAB ),
    .XZ(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.t_frag  (
    .TBS(1'h1),
    .XA1(\pulse_remain(12) ),
    .XA2(\pulse_remain(12) ),
    .XAB(\pulse_remain(11) ),
    .XB1(\pulse_remain(12) ),
    .XB2(\pulse_remain(12) ),
    .XSL(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.XSL ),
    .XZ(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.t_frag  (
    .TBS(1'h1),
    .XA1(\pulse_remain(10) ),
    .XA2(\pulse_remain(10) ),
    .XAB(\pulse_remain(9) ),
    .XB1(\pulse_remain(10) ),
    .XB2(\pulse_remain(10) ),
    .XSL(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2.XAB ),
    .XZ(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.t_frag  (
    .TBS(1'h1),
    .XA1(\pulse_remain(6) ),
    .XA2(\pulse_remain(6) ),
    .XAB(\pulse_remain(5) ),
    .XB1(\pulse_remain(6) ),
    .XB2(\pulse_remain(6) ),
    .XSL(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.XA1 ),
    .XZ(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_4.t_frag  (
    .TBS(1'h1),
    .XA1(\pulse_remain(4) ),
    .XA2(\pulse_remain(4) ),
    .XAB(\pulse_remain(3) ),
    .XB1(\pulse_remain(4) ),
    .XB2(\pulse_remain(4) ),
    .XSL(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.XA1 ),
    .XZ(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_5.t_frag  (
    .TBS(1'h1),
    .XA1(\pulse_remain(2) ),
    .XA2(\pulse_remain(2) ),
    .XAB(\pulse_remain(0) ),
    .XB1(\pulse_remain(2) ),
    .XB2(\pulse_remain(2) ),
    .XSL(\pulse_remain(1) ),
    .XZ(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_3.XAB ),
    .XZ(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\pulse_remain(8) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_3.XAB ),
    .XZ(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.XA1 ),
    .XZ(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_3.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\pulse_remain(2) ),
    .XA2(1'h0),
    .XAB(\pulse_remain(0) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\pulse_remain(1) ),
    .XZ(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.XSL ),
    .XZ(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\pulse_remain(8) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\pulse_remain(9) ),
    .XZ(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\pulse_remain(10) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\pulse_remain(15) ),
    .XZ(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\pulse_remain(11) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\pulse_remain(12) ),
    .XZ(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\pulse_remain(13) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\pulse_remain(14) ),
    .XZ(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b1_LUT2_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\b1_LUT2_I1.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(b1_prev),
    .XZ(paused_dffe_Q_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:93.5-100.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) b1_prev_dff_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\b1_LUT2_I1.XAB ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(b1_prev)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \b2_LUT3_I1.t_frag  (
    .TBS(1'h1),
    .XA1(pulse_active),
    .XA2(pulse_active),
    .XAB(b2_prev),
    .XB1(1'h0),
    .XB2(pulse_active),
    .XSL(\b2_LUT3_I1.XSL ),
    .XZ(b2_LUT3_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b2_LUT3_I1_O_LUT2_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\aclk_dff_Q_D_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(b2_LUT3_I1_O),
    .XZ(b2_LUT3_I1_O_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:93.5-100.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) b2_prev_dff_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\b2_LUT3_I1.XSL ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(b2_prev)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\b3_LUT2_I1.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(b3_prev),
    .XZ(b3_LUT2_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT2_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\b3_LUT2_I1_O_LUT2_I0.XAB ),
    .XB1(1'h1),
    .XB2(1'h1),
    .XSL(b3_LUT2_I1_O),
    .XZ(b3_LUT2_I1_O_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \b3_LUT2_I1_O_LUT3_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(b3_LUT2_I1_O),
    .XAB(\pulse_remain(11) ),
    .XB1(b3_LUT2_I1_O),
    .XB2(b3_LUT2_I1_O),
    .XSL(\b3_LUT2_I1_O_LUT2_I0.XAB ),
    .XZ(b3_LUT2_I1_O_LUT3_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \b3_LUT2_I1_O_LUT3_I0_1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(b3_LUT2_I1_O),
    .XAB(\pulse_remain(10) ),
    .XB1(b3_LUT2_I1_O),
    .XB2(b3_LUT2_I1_O),
    .XSL(\b3_LUT2_I1_O_LUT2_I0.XAB ),
    .XZ(b3_LUT2_I1_O_LUT3_I0_1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A.t_frag  (
    .TBS(1'h1),
    .XA1(b3_LUT2_I1_O_LUT3_I0_1_O),
    .XA2(1'h0),
    .XAB(pulse_active),
    .XB1(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(10) ),
    .XB2(\pulse_remain(10) ),
    .XSL(b2_LUT3_I1_O_LUT2_I0_O),
    .XZ(b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(paused),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q),
    .XZ(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \b3_LUT2_I1_O_LUT3_I0_2.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(b3_LUT2_I1_O),
    .XAB(\pulse_remain(9) ),
    .XB1(b3_LUT2_I1_O),
    .XB2(b3_LUT2_I1_O),
    .XSL(\b3_LUT2_I1_O_LUT2_I0.XAB ),
    .XZ(b3_LUT2_I1_O_LUT3_I0_2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A.t_frag  (
    .TBS(1'h1),
    .XA1(b3_LUT2_I1_O_LUT3_I0_2_O),
    .XA2(1'h0),
    .XAB(pulse_active),
    .XB1(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(9) ),
    .XB2(\pulse_remain(9) ),
    .XSL(b2_LUT3_I1_O_LUT2_I0_O),
    .XZ(b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(paused),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q),
    .XZ(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_3.t_frag  (
    .TBS(1'h1),
    .XA1(b3_LUT2_I1_O),
    .XA2(1'h0),
    .XAB(\b3_LUT2_I1_O_LUT2_I0.XAB ),
    .XB1(b3_LUT2_I1_O),
    .XB2(b3_LUT2_I1_O),
    .XSL(\pulse_remain(5) ),
    .XZ(b3_LUT2_I1_O_LUT3_I0_3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A.t_frag  (
    .TBS(1'h1),
    .XA1(b3_LUT2_I1_O_LUT3_I0_3_O),
    .XA2(1'h0),
    .XAB(pulse_active),
    .XB1(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(5) ),
    .XB2(\pulse_remain(5) ),
    .XSL(b2_LUT3_I1_O_LUT2_I0_O),
    .XZ(b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(paused),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q),
    .XZ(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_4.t_frag  (
    .TBS(1'h1),
    .XA1(b3_LUT2_I1_O),
    .XA2(1'h0),
    .XAB(\b3_LUT2_I1_O_LUT2_I0.XAB ),
    .XB1(b3_LUT2_I1_O),
    .XB2(b3_LUT2_I1_O),
    .XSL(\pulse_remain(3) ),
    .XZ(b3_LUT2_I1_O_LUT3_I0_4_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A.t_frag  (
    .TBS(1'h1),
    .XA1(b3_LUT2_I1_O_LUT3_I0_4_O),
    .XA2(1'h0),
    .XAB(pulse_active),
    .XB1(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(3) ),
    .XB2(\pulse_remain(3) ),
    .XSL(b2_LUT3_I1_O_LUT2_I0_O),
    .XZ(b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(paused),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q),
    .XZ(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_5.t_frag  (
    .TBS(1'h1),
    .XA1(b3_LUT2_I1_O),
    .XA2(1'h0),
    .XAB(\b3_LUT2_I1_O_LUT2_I0.XAB ),
    .XB1(b3_LUT2_I1_O),
    .XB2(b3_LUT2_I1_O),
    .XSL(\pulse_remain(2) ),
    .XZ(b3_LUT2_I1_O_LUT3_I0_5_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A.t_frag  (
    .TBS(1'h1),
    .XA1(b3_LUT2_I1_O_LUT3_I0_5_O),
    .XA2(1'h0),
    .XAB(pulse_active),
    .XB1(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(2) ),
    .XB2(\pulse_remain(2) ),
    .XSL(b2_LUT3_I1_O_LUT2_I0_O),
    .XZ(b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(paused),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q),
    .XZ(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A.t_frag  (
    .TBS(1'h1),
    .XA1(b3_LUT2_I1_O_LUT3_I0_O),
    .XA2(1'h0),
    .XAB(pulse_active),
    .XB1(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(11) ),
    .XB2(\pulse_remain(11) ),
    .XSL(b2_LUT3_I1_O_LUT2_I0_O),
    .XZ(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(paused),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q),
    .XZ(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(paused),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.XSL ),
    .XZ(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(paused),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.XSL ),
    .XZ(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A),
    .XA2(1'h0),
    .XAB(pulse_active),
    .XB1(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(14) ),
    .XB2(\pulse_remain(14) ),
    .XSL(b2_LUT3_I1_O_LUT2_I0_O),
    .XZ(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(b3_LUT2_I1_O_LUT2_I0_O),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\pulse_remain(14) ),
    .XZ(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(paused),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.XSL ),
    .XZ(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A),
    .XA2(1'h0),
    .XAB(pulse_active),
    .XB1(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(13) ),
    .XB2(\pulse_remain(13) ),
    .XSL(b2_LUT3_I1_O_LUT2_I0_O),
    .XZ(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(b3_LUT2_I1_O_LUT2_I0_O),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\pulse_remain(13) ),
    .XZ(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(paused),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.XSL ),
    .XZ(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A),
    .XA2(1'h0),
    .XAB(pulse_active),
    .XB1(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(12) ),
    .XB2(\pulse_remain(12) ),
    .XSL(b2_LUT3_I1_O_LUT2_I0_O),
    .XZ(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(b3_LUT2_I1_O_LUT2_I0_O),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\pulse_remain(12) ),
    .XZ(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(paused),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.XSL ),
    .XZ(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A),
    .XA2(1'h0),
    .XAB(pulse_active),
    .XB1(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(8) ),
    .XB2(\pulse_remain(8) ),
    .XSL(b2_LUT3_I1_O_LUT2_I0_O),
    .XZ(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(b3_LUT2_I1_O_LUT2_I0_O),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\pulse_remain(8) ),
    .XZ(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(paused),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.XSL ),
    .XZ(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A),
    .XA2(1'h0),
    .XAB(pulse_active),
    .XB1(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(7) ),
    .XB2(\pulse_remain(7) ),
    .XSL(b2_LUT3_I1_O_LUT2_I0_O),
    .XZ(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(b3_LUT2_I1_O_LUT2_I0_O),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\pulse_remain(7) ),
    .XZ(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(paused),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.XSL ),
    .XZ(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A),
    .XA2(1'h0),
    .XAB(pulse_active),
    .XB1(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(6) ),
    .XB2(\pulse_remain(6) ),
    .XSL(b2_LUT3_I1_O_LUT2_I0_O),
    .XZ(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(b3_LUT2_I1_O_LUT2_I0_O),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\pulse_remain(6) ),
    .XZ(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(paused),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.XSL ),
    .XZ(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A),
    .XA2(1'h0),
    .XAB(pulse_active),
    .XB1(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(4) ),
    .XB2(\pulse_remain(4) ),
    .XSL(b2_LUT3_I1_O_LUT2_I0_O),
    .XZ(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(b3_LUT2_I1_O_LUT2_I0_O),
    .XB1(1'h1),
    .XB2(1'h1),
    .XSL(\pulse_remain(4) ),
    .XZ(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(paused),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.XSL ),
    .XZ(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A),
    .XA2(1'h0),
    .XAB(pulse_active),
    .XB1(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(1) ),
    .XB2(\pulse_remain(1) ),
    .XSL(b2_LUT3_I1_O_LUT2_I0_O),
    .XZ(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(b3_LUT2_I1_O_LUT2_I0_O),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\pulse_remain(1) ),
    .XZ(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(paused),
    .XZ(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A),
    .XA2(1'h1),
    .XAB(pulse_active),
    .XB1(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(0) ),
    .XB2(\pulse_remain(0) ),
    .XSL(b2_LUT3_I1_O_LUT2_I0_O),
    .XZ(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(b3_LUT2_I1_O_LUT2_I0_O),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\pulse_remain(0) ),
    .XZ(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4" *)
  F_FRAG \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_C_LUT1_O.f_frag  (
    .F1(1'h1),
    .F2(1'h0),
    .FS(\pulse_remain(0) ),
    .FZ(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A),
    .XA2(1'h0),
    .XAB(pulse_active),
    .XB1(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O(15) ),
    .XB2(\pulse_remain(15) ),
    .XSL(b2_LUT3_I1_O_LUT2_I0_O),
    .XZ(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(b3_LUT2_I1_O_LUT2_I0_O),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\pulse_remain(15) ),
    .XZ(b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:93.5-100.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) b3_prev_dff_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\b3_LUT2_I1.XAB ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(b3_prev)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \b4_LUT2_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\b4_LUT2_I1.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(b4_prev),
    .XZ(\b3_LUT2_I1_O_LUT2_I0.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:93.5-100.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) b4_prev_dff_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\b4_LUT2_I1.XAB ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(b4_prev)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) disp_dff_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\disp_dff_Q_D(3) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_03_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) disp_dff_Q_1 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\disp_dff_Q_D(2) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_02_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) disp_dff_Q_2 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\disp_dff_Q_D(1) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_01_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) disp_dff_Q_3 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\disp_dff_Q_D(0) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_00_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.a_dff_Q  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.a_dff_Q_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.a(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.a_dff_Q_1  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.a_dff_Q_1_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.a(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.a_dff_Q_1_D_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mainclock.a_dff_Q_1_D_LUT2_O.XAB ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\mainclock.a(2) ),
    .XZ(\mainclock.a_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.a_dff_Q_2  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.a_dff_Q_2_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.a(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.a_dff_Q_2_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mainclock.a_dff_Q_2_D_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\mainclock.a_dff_Q_2_D_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.a_dff_Q_1_D_LUT2_O.XAB ),
    .XZ(\mainclock.a_dff_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mainclock.a(1) ),
    .XA2(1'h0),
    .XAB(\mainclock.a(3) ),
    .XB1(\mainclock.a(1) ),
    .XB2(\mainclock.a(1) ),
    .XSL(\mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.XSL ),
    .XZ(\mainclock.a_dff_Q_2_D_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.a_dff_Q_3  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.a_dff_Q_3_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.a(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \mainclock.a_dff_Q_3_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mainclock.a(0) ),
    .XA2(\mainclock.a(0) ),
    .XAB(\mainclock.a_dff_Q_3_D_LUT3_O.XAB ),
    .XB1(\mainclock.a(0) ),
    .XB2(\mainclock.a(0) ),
    .XSL(\mainclock.a_dff_Q_3_D_LUT3_O.XSL ),
    .XZ(\mainclock.a_dff_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mainclock.a_dff_Q_3_D_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\mainclock.a(0) ),
    .XSL(\mainclock.a_dff_Q_3_D_LUT3_O.XSL ),
    .XZ(\mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O.XA2 ),
    .XAB(\mainclock.b(1) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.b(3) ),
    .XZ(\mainclock.a_dff_Q_3_D_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mainclock.b(2) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL ),
    .XZ(\mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O.XA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \mainclock.a_dff_Q_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mainclock.a_dff_Q_D_LUT3_O.XA1 ),
    .XA2(\mainclock.a_dff_Q_D_LUT3_O.XA1 ),
    .XAB(\mainclock.a_dff_Q_1_D_LUT2_O.XAB ),
    .XB1(\mainclock.a_dff_Q_D_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\mainclock.a(2) ),
    .XZ(\mainclock.a_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.XSL ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.a(3) ),
    .XZ(\mainclock.a_dff_Q_D_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.XSL ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\mainclock.a(1) ),
    .XZ(\mainclock.a_dff_Q_1_D_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.b_dff_Q  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.b_dff_Q_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.b(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.b_dff_Q_1  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.b_dff_Q_1_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.b(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.b_dff_Q_1_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mainclock.b(2) ),
    .XA2(\mainclock.b(2) ),
    .XAB(\mainclock.a_dff_Q_2_D_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.b_dff_Q_1_D_LUT3_O.XSL ),
    .XZ(\mainclock.b_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.b_dff_Q_2  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.b_dff_Q_2_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.b(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.b_dff_Q_2_D_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mainclock.b_dff_Q_2_D_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\mainclock.b_dff_Q_2_D_LUT2_O.XSL ),
    .XZ(\mainclock.b_dff_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mainclock.b(1) ),
    .XA2(\mainclock.b(1) ),
    .XAB(\mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.XAB ),
    .XB1(\mainclock.b(1) ),
    .XB2(\mainclock.b(1) ),
    .XSL(\mainclock.b(0) ),
    .XZ(\mainclock.b_dff_Q_2_D_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \mainclock.b_dff_Q_2_D_LUT2_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mainclock.a_dff_Q_2_D_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\mainclock.b(1) ),
    .XB1(\mainclock.a_dff_Q_2_D_LUT3_O.XA1 ),
    .XB2(\mainclock.a_dff_Q_2_D_LUT3_O.XA1 ),
    .XSL(\mainclock.b(3) ),
    .XZ(\mainclock.b_dff_Q_2_D_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.b_dff_Q_3  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.b_dff_Q_3_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.b(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \mainclock.b_dff_Q_3_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mainclock.b(0) ),
    .XB1(\mainclock.a_dff_Q_2_D_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.XAB ),
    .XZ(\mainclock.b_dff_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XB2 ),
    .XSL(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XSL ),
    .XZ(\mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mainclock.c(1) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.c(0) ),
    .XZ(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XB2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mainclock.b(1) ),
    .XAB(\mainclock.b(3) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XB2 ),
    .XZ(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.XAB ),
    .XB1(1'h0),
    .XB2(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.XB2 ),
    .XSL(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O ),
    .XZ(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XB2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\mainclock.a(2) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.a(3) ),
    .XZ(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.XB2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mainclock.a(0) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.a(1) ),
    .XZ(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.XAB ),
    .XZ(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mainclock.d(0) ),
    .XAB(\mainclock.d(1) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O.XSL ),
    .XZ(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mainclock.d(2) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.d(3) ),
    .XZ(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.XAB ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.XAB ),
    .CZ(\mainclock.a_dff_Q_3_D_LUT3_O.XAB ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.XAB ),
    .TB1(1'h0),
    .TB2(\mainclock.c(0) ),
    .TBS(\mainclock.c(1) ),
    .TSL(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mainclock.c(3) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.c(2) ),
    .XZ(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \mainclock.b_dff_Q_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mainclock.b_dff_Q_D_LUT3_O.XA1 ),
    .XA2(\mainclock.b_dff_Q_D_LUT3_O.XA1 ),
    .XAB(\mainclock.b_dff_Q_1_D_LUT3_O.XSL ),
    .XB1(\mainclock.b_dff_Q_D_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\mainclock.b(2) ),
    .XZ(\mainclock.b_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mainclock.b(3) ),
    .XA2(\mainclock.b(3) ),
    .XAB(\mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL ),
    .XB1(\mainclock.b(3) ),
    .XB2(1'h0),
    .XSL(\mainclock.a_dff_Q_3_D_LUT3_O.XAB ),
    .XZ(\mainclock.b_dff_Q_D_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mainclock.a_dff_Q_3_D_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\mainclock.b(1) ),
    .XSL(\mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL ),
    .XZ(\mainclock.b_dff_Q_1_D_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XSL ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\mainclock.b(0) ),
    .XZ(\mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.c_dff_Q  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.c_dff_Q_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.c(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.c_dff_Q_1  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.c_dff_Q_1_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.c(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.c_dff_Q_1_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mainclock.c_dff_Q_1_D_LUT3_O.XA2 ),
    .XAB(\mainclock.c(2) ),
    .XB1(\mainclock.c_dff_Q_1_D_LUT3_O.XA2 ),
    .XB2(\mainclock.c_dff_Q_1_D_LUT3_O.XA2 ),
    .XSL(\mainclock.c_dff_Q_1_D_LUT3_O.XSL ),
    .XZ(\mainclock.c_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\mainclock.a_dff_Q_2_D_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.a_dff_Q_3_D_LUT3_O.XAB ),
    .XZ(\mainclock.c_dff_Q_1_D_LUT3_O.XA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.c_dff_Q_2  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.c_dff_Q_2_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.c(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \mainclock.c_dff_Q_2_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mainclock.c_dff_Q_1_D_LUT3_O.XSL ),
    .XA2(\mainclock.c_dff_Q_1_D_LUT3_O.XSL ),
    .XAB(\mainclock.c(2) ),
    .XB1(1'h0),
    .XB2(\mainclock.c_dff_Q_1_D_LUT3_O.XSL ),
    .XSL(\mainclock.c(1) ),
    .XZ(\mainclock.c_dff_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\mainclock.c(0) ),
    .XZ(\mainclock.c_dff_Q_1_D_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.c_dff_Q_3  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.c_dff_Q_3_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.c(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.c_dff_Q_3_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mainclock.c(0) ),
    .XA2(\mainclock.c(0) ),
    .XAB(\mainclock.a_dff_Q_2_D_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XAB ),
    .XZ(\mainclock.c_dff_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.c_dff_Q_D_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.c(3) ),
    .XZ(\mainclock.c_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.d_dff_Q  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.d_dff_Q_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.d(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.d_dff_Q_1  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.d_dff_Q_1_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.d(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \mainclock.d_dff_Q_1_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mainclock.d(2) ),
    .XA2(\mainclock.d(2) ),
    .XAB(\mainclock.d_dff_Q_1_D_LUT3_O.XAB ),
    .XB1(\mainclock.d(2) ),
    .XB2(\mainclock.d(2) ),
    .XSL(\mainclock.d(1) ),
    .XZ(\mainclock.d_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.d_dff_Q_2  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.d_dff_Q_2_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.d(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \mainclock.d_dff_Q_2_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mainclock.d_dff_Q_1_D_LUT3_O.XAB ),
    .XA2(\mainclock.d_dff_Q_1_D_LUT3_O.XAB ),
    .XAB(\mainclock.d(3) ),
    .XB1(1'h0),
    .XB2(\mainclock.d_dff_Q_1_D_LUT3_O.XAB ),
    .XSL(\mainclock.d(1) ),
    .XZ(\mainclock.d_dff_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.d_dff_Q_3  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.d_dff_Q_3_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.d(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.d_dff_Q_3_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mainclock.d(0) ),
    .XA2(\mainclock.d(0) ),
    .XAB(\mainclock.a_dff_Q_2_D_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.XAB ),
    .XZ(\mainclock.d_dff_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \mainclock.d_dff_Q_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mainclock.a_dff_Q_2_D_LUT3_O.XA1 ),
    .XAB(\mainclock.d_dff_Q_D_LUT3_O.XAB ),
    .XB1(\mainclock.a_dff_Q_2_D_LUT3_O.XA1 ),
    .XB2(\mainclock.a_dff_Q_2_D_LUT3_O.XA1 ),
    .XSL(\mainclock.d_dff_Q_D_LUT3_O.XSL ),
    .XZ(\mainclock.d_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mainclock.d_dff_Q_1_D_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\mainclock.d(1) ),
    .XSL(\mainclock.d(2) ),
    .XZ(\mainclock.d_dff_Q_D_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mainclock.d_dff_Q_1_D_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.d(3) ),
    .XZ(\mainclock.d_dff_Q_D_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.e_dff_Q  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.e_dff_Q_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.e(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.e_dff_Q_1  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.e_dff_Q_1_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.e(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \mainclock.e_dff_Q_1_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mainclock.e_dff_Q_1_D_LUT3_O.XA2 ),
    .XAB(\mainclock.e(2) ),
    .XB1(\mainclock.e_dff_Q_1_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\mainclock.e(1) ),
    .XZ(\mainclock.e_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.e_dff_Q_2  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.e_dff_Q_2_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.e(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \mainclock.e_dff_Q_2_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mainclock.e_dff_Q_1_D_LUT3_O.XA2 ),
    .XA2(\mainclock.e_dff_Q_1_D_LUT3_O.XA2 ),
    .XAB(\mainclock.e(2) ),
    .XB1(1'h0),
    .XB2(\mainclock.e_dff_Q_1_D_LUT3_O.XA2 ),
    .XSL(\mainclock.e(1) ),
    .XZ(\mainclock.e_dff_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mainclock.e_dff_Q_1_D_LUT3_O.XA2 ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.XSL ),
    .XZ(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mainclock.e(1) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.e(2) ),
    .XZ(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.XSL ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.BSL ),
    .CZ(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.XAB ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.XSL ),
    .TB1(1'h0),
    .TB2(\mainclock.e(0) ),
    .TBS(\mainclock.e(3) ),
    .TSL(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\mainclock.d(0) ),
    .XZ(\mainclock.d_dff_Q_1_D_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O ),
    .XB1(1'h0),
    .XB2(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XB2 ),
    .XSL(\mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O.XA2 ),
    .XZ(\mainclock.a_dff_Q_2_D_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.BSL ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\mainclock.e(0) ),
    .XZ(\mainclock.e_dff_Q_1_D_LUT3_O.XA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.e_dff_Q_3  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.e_dff_Q_3_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.e(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.e_dff_Q_3_D_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.BSL ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\mainclock.e(0) ),
    .XZ(\mainclock.e_dff_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.e_dff_Q_D_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.BSL ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.e(3) ),
    .XZ(\mainclock.e_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mainclock.f(2) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.XSL ),
    .XZ(\mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mainclock.f(3) ),
    .XAB(\mainclock.f(1) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mainclock.f(0) ),
    .XZ(\mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.f_dff_Q  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.f_dff_Q_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.f(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.f_dff_Q_1  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.f_dff_Q_1_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.f(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \mainclock.f_dff_Q_1_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mainclock.f(2) ),
    .XA2(\mainclock.f(2) ),
    .XAB(\mainclock.f(0) ),
    .XB1(\mainclock.f(2) ),
    .XB2(\mainclock.f(2) ),
    .XSL(\mainclock.f(1) ),
    .XZ(\mainclock.f_dff_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.f_dff_Q_2  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.f_dff_Q_2_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.f(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \mainclock.f_dff_Q_2_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mainclock.f(0) ),
    .XA2(\mainclock.f(0) ),
    .XAB(\mainclock.f(3) ),
    .XB1(1'h0),
    .XB2(\mainclock.f(0) ),
    .XSL(\mainclock.f(1) ),
    .XZ(\mainclock.f_dff_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.f_dff_Q_3  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.f_dff_Q_3_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.f(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4" *)
  F_FRAG \mainclock.f_dff_Q_3_D_LUT1_O.f_frag  (
    .F1(1'h1),
    .F2(1'h0),
    .FS(\mainclock.f(0) ),
    .FZ(\mainclock.f_dff_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.f_dff_Q_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mainclock.f_dff_Q_D_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\mainclock.f(0) ),
    .XB1(\mainclock.f_dff_Q_D_LUT3_O.XA1 ),
    .XB2(\mainclock.f_dff_Q_D_LUT3_O.XA1 ),
    .XSL(\mainclock.f(3) ),
    .XZ(\mainclock.f_dff_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mainclock.f(2) ),
    .XB1(1'h0),
    .XB2(\mainclock.f(1) ),
    .XSL(\mainclock.f(0) ),
    .XZ(\mainclock.f_dff_Q_D_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.h1_dff_Q  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.b_dff_Q_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\h1(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.h1_dff_Q_1  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.b_dff_Q_1_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\h1(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.h1_dff_Q_2  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.b_dff_Q_2_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\h1(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.h1_dff_Q_3  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.b_dff_Q_3_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\h1(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.h2_dff_Q  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.a_dff_Q_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\h2(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.h2_dff_Q_1  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.a_dff_Q_1_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\h2(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.h2_dff_Q_2  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.a_dff_Q_2_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\h2(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.h2_dff_Q_3  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.a_dff_Q_3_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\h2(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.m1_dff_Q  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.d_dff_Q_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\m1(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.m1_dff_Q_1  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.d_dff_Q_1_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\m1(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.m1_dff_Q_2  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.d_dff_Q_2_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\m1(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.m1_dff_Q_3  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.d_dff_Q_3_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\m1(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.m2_dff_Q  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.c_dff_Q_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\m2(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.m2_dff_Q_1  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.c_dff_Q_1_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\m2(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.m2_dff_Q_2  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.c_dff_Q_2_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\m2(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.m2_dff_Q_3  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.c_dff_Q_3_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\m2(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.s1_dff_Q  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.f_dff_Q_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.s1(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.s1_dff_Q_1  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.f_dff_Q_1_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.s1(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.s1_dff_Q_2  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.f_dff_Q_2_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.s1(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.s1_dff_Q_3  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.f_dff_Q_3_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.s1(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \mainclock.s1_mux8x0_A.c_frag  (
    .BA1(\h2(3) ),
    .BA2(\h2(3) ),
    .BAB(\mainclock.s1_mux8x0_A_S1 ),
    .BB1(\h1(3) ),
    .BB2(\m2(3) ),
    .BSL(\mainclock.s1_mux8x0_A_S0 ),
    .CZ(\disp_dff_Q_D(3) ),
    .TA1(\mainclock.s1(3) ),
    .TA2(1'h0),
    .TAB(\mainclock.s1_mux8x0_A_S1 ),
    .TB1(\m1(3) ),
    .TB2(\mainclock.s2(3) ),
    .TBS(\mainclock.s1_mux8x0_A_S2 ),
    .TSL(\mainclock.s1_mux8x0_A_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \mainclock.s1_mux8x0_A_1.c_frag  (
    .BA1(\h2(2) ),
    .BA2(\h2(2) ),
    .BAB(\mainclock.s1_mux8x0_A_S1 ),
    .BB1(\h1(2) ),
    .BB2(\m2(2) ),
    .BSL(\mainclock.s1_mux8x0_A_S0 ),
    .CZ(\disp_dff_Q_D(2) ),
    .TA1(\mainclock.s1(2) ),
    .TA2(1'h0),
    .TAB(\mainclock.s1_mux8x0_A_S1 ),
    .TB1(\m1(2) ),
    .TB2(\mainclock.s2(2) ),
    .TBS(\mainclock.s1_mux8x0_A_S2 ),
    .TSL(\mainclock.s1_mux8x0_A_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \mainclock.s1_mux8x0_A_2.c_frag  (
    .BA1(\h2(1) ),
    .BA2(\h2(1) ),
    .BAB(\mainclock.s1_mux8x0_A_S1 ),
    .BB1(\h1(1) ),
    .BB2(\m2(1) ),
    .BSL(\mainclock.s1_mux8x0_A_S0 ),
    .CZ(\disp_dff_Q_D(1) ),
    .TA1(\mainclock.s1(1) ),
    .TA2(1'h0),
    .TAB(\mainclock.s1_mux8x0_A_S1 ),
    .TB1(\m1(1) ),
    .TB2(\mainclock.s2(1) ),
    .TBS(\mainclock.s1_mux8x0_A_S2 ),
    .TSL(\mainclock.s1_mux8x0_A_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \mainclock.s1_mux8x0_A_3.c_frag  (
    .BA1(\h2(0) ),
    .BA2(\h2(0) ),
    .BAB(\mainclock.s1_mux8x0_A_S1 ),
    .BB1(\h1(0) ),
    .BB2(\m2(0) ),
    .BSL(\mainclock.s1_mux8x0_A_S0 ),
    .CZ(\disp_dff_Q_D(0) ),
    .TA1(\mainclock.s1(0) ),
    .TA2(1'h0),
    .TAB(\mainclock.s1_mux8x0_A_S1 ),
    .TB1(\m1(0) ),
    .TB2(\mainclock.s2(0) ),
    .TBS(\mainclock.s1_mux8x0_A_S2 ),
    .TSL(\mainclock.s1_mux8x0_A_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \mainclock.s1_mux8x0_A_S0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mux_index(0) ),
    .XA2(\mux_index(0) ),
    .XAB(\mux_index(2) ),
    .XB1(\mux_index(0) ),
    .XB2(1'h0),
    .XSL(\mux_index(1) ),
    .XZ(\mainclock.s1_mux8x0_A_S0 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \mainclock.s1_mux8x0_A_S1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mux_index(2) ),
    .XA2(\mux_index(2) ),
    .XAB(\mux_index(0) ),
    .XB1(\mux_index(2) ),
    .XB2(\mux_index(2) ),
    .XSL(\mux_index(1) ),
    .XZ(\mainclock.s1_mux8x0_A_S1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \mainclock.s1_mux8x0_A_S2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mux_index(1) ),
    .XAB(\mux_index(0) ),
    .XB1(\mux_index(1) ),
    .XB2(\mux_index(1) ),
    .XSL(\mux_index(2) ),
    .XZ(\mainclock.s1_mux8x0_A_S2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.s2_dff_Q  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.e_dff_Q_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.s2(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.s2_dff_Q_1  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.e_dff_Q_1_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.s2(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.s2_dff_Q_2  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.e_dff_Q_2_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.s2(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:87.11-90.6|/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:12.5-49.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \mainclock.s2_dff_Q_3  (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(aclk),
    .QD(\mainclock.e_dff_Q_3_D ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mainclock.s2(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) mux_counter_dff_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(22) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mux_counter(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) mux_counter_dff_Q_1 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(21) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mux_counter(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) mux_counter_dff_Q_10 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(12) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mux_counter(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) mux_counter_dff_Q_11 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(11) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mux_counter(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) mux_counter_dff_Q_12 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(10) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mux_counter(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) mux_counter_dff_Q_13 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(9) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mux_counter(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) mux_counter_dff_Q_14 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(8) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mux_counter(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) mux_counter_dff_Q_15 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(7) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mux_counter(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) mux_counter_dff_Q_16 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(6) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mux_counter(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) mux_counter_dff_Q_17 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(5) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mux_counter(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) mux_counter_dff_Q_18 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(4) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mux_counter(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) mux_counter_dff_Q_19 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(3) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mux_counter(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) mux_counter_dff_Q_2 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(20) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mux_counter(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) mux_counter_dff_Q_20 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(2) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mux_counter(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) mux_counter_dff_Q_21 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(1) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mux_counter(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) mux_counter_dff_Q_22 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(0) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mux_counter(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) mux_counter_dff_Q_3 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(19) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mux_counter(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) mux_counter_dff_Q_4 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(18) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mux_counter(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) mux_counter_dff_Q_5 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(17) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mux_counter(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) mux_counter_dff_Q_6 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(16) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mux_counter(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) mux_counter_dff_Q_7 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(15) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mux_counter(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) mux_counter_dff_Q_8 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(14) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mux_counter(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) mux_counter_dff_Q_9 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(13) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mux_counter(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) mux_index_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mux_index_dffe_Q_D(2) ),
    .QEN(\aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XAB ),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mux_index(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) mux_index_dffe_Q_1 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mux_index_dffe_Q_D(1) ),
    .QEN(\aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XAB ),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mux_index(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) mux_index_dffe_Q_2 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mux_index_dffe_Q_D(0) ),
    .QEN(\aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XAB ),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\mux_index(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4" *)
  F_FRAG \mux_index_dffe_Q_D_LUT1_O.f_frag  (
    .F1(1'h1),
    .F2(1'h0),
    .FS(\mux_index(0) ),
    .FZ(\mux_index_dffe_Q_D(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \mux_index_dffe_Q_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mux_index(0) ),
    .XAB(\mux_index(1) ),
    .XB1(\mux_index(0) ),
    .XB2(\mux_index(0) ),
    .XSL(\mux_index(2) ),
    .XZ(\mux_index_dffe_Q_D(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \mux_index_dffe_Q_D_LUT3_O_1.t_frag  (
    .TBS(1'h1),
    .XA1(\mux_index(0) ),
    .XA2(\mux_index(0) ),
    .XAB(\mux_index(2) ),
    .XB1(1'h0),
    .XB2(\mux_index(0) ),
    .XSL(\mux_index(1) ),
    .XZ(\mux_index_dffe_Q_D(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mux_index_dffe_Q_EN_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\mux_index_dffe_Q_EN_LUT3_O.XB2 ),
    .XSL(\mux_index_dffe_Q_EN_LUT3_O.XSL ),
    .XZ(\aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\mux_counter(3) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mux_counter(9) ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O.XB2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA1 ),
    .XZ(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.t_frag  (
    .TBS(1'h1),
    .XA1(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O),
    .XA2(1'h0),
    .XAB(\aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.XSL ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mux_counter(11) ),
    .XA2(\mux_counter(11) ),
    .XAB(\mux_counter(10) ),
    .XB1(\mux_counter(11) ),
    .XB2(1'h0),
    .XSL(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.XAB ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mux_counter(19) ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.XSL ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.XSL ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2.XAB ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\mux_counter(8) ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\mux_counter(7) ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3.XAB ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\mux_counter(5) ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\mux_counter(4) ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4.XAB ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\mux_counter(3) ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mux_counter(0) ),
    .XB1(1'h0),
    .XB2(\mux_counter(2) ),
    .XSL(\mux_counter(1) ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.XSL ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mux_counter(2) ),
    .XA2(\mux_counter(2) ),
    .XAB(\mux_counter(0) ),
    .XB1(\mux_counter(2) ),
    .XB2(\mux_counter(2) ),
    .XSL(\mux_counter(1) ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_6.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mux_counter(0) ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\mux_counter(1) ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_7.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mux_counter(0) ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.XSL ),
    .XB1(1'h0),
    .XB2(\mux_counter(17) ),
    .XSL(\mux_counter(18) ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mux_counter(20) ),
    .XA2(\mux_counter(20) ),
    .XAB(\aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.XSL ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1.t_frag  (
    .TBS(1'h1),
    .XA1(\mux_counter(18) ),
    .XA2(\mux_counter(18) ),
    .XAB(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.XSL ),
    .XB1(\mux_counter(18) ),
    .XB2(\mux_counter(18) ),
    .XSL(\mux_counter(17) ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.t_frag  (
    .TBS(1'h1),
    .XA1(\mux_counter(17) ),
    .XA2(\mux_counter(17) ),
    .XAB(\aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.XSL ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.t_frag  (
    .TBS(1'h1),
    .XA1(\mux_counter(15) ),
    .XA2(\mux_counter(15) ),
    .XAB(\aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.XSL ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.t_frag  (
    .TBS(1'h1),
    .XA1(\mux_counter(10) ),
    .XA2(\mux_counter(10) ),
    .XAB(\aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.XAB ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.t_frag  (
    .TBS(1'h1),
    .XA1(\mux_counter(9) ),
    .XA2(\mux_counter(9) ),
    .XAB(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2.XAB ),
    .XB1(\mux_counter(9) ),
    .XB2(\mux_counter(9) ),
    .XSL(\mux_counter(8) ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.t_frag  (
    .TBS(1'h1),
    .XA1(\mux_counter(7) ),
    .XA2(\mux_counter(7) ),
    .XAB(\aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1_LUT2_O.XAB ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\mux_counter(8) ),
    .BB1(1'h0),
    .BB2(\mux_counter(7) ),
    .BSL(\mux_counter(9) ),
    .CZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.XAB ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\mux_counter(8) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1_LUT2_O.XAB ),
    .TSL(\mux_counter(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\mux_counter(5) ),
    .BB1(1'h0),
    .BB2(\mux_counter(6) ),
    .BSL(\mux_counter(4) ),
    .CZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1_LUT2_O.XAB ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\mux_counter(5) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1_LUT2_O.XAB ),
    .TSL(\mux_counter(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.t_frag  (
    .TBS(1'h1),
    .XA1(\mux_counter(6) ),
    .XA2(\mux_counter(6) ),
    .XAB(\aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.XSL ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\mux_counter(5) ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.t_frag  (
    .TBS(1'h1),
    .XA1(\mux_counter(4) ),
    .XA2(\mux_counter(4) ),
    .XAB(\aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1_LUT2_O.XAB ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\mux_counter(1) ),
    .BB1(1'h0),
    .BB2(\mux_counter(2) ),
    .BSL(\mux_counter(3) ),
    .CZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1_LUT2_O.XAB ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\mux_counter(1) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\mux_counter(0) ),
    .TSL(\mux_counter(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\mux_counter(18) ),
    .BB1(1'h0),
    .BB2(\mux_counter(17) ),
    .BSL(\mux_counter(19) ),
    .CZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.XSL ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\mux_counter(18) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.XSL ),
    .TSL(\mux_counter(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h1),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.c_frag  (
    .BA1(\mux_counter(22) ),
    .BA2(\mux_counter(22) ),
    .BAB(\mux_counter(20) ),
    .BB1(\mux_counter(22) ),
    .BB2(\mux_counter(22) ),
    .BSL(\mux_counter(21) ),
    .CZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(22) ),
    .TA1(\mux_counter(22) ),
    .TA2(\mux_counter(22) ),
    .TAB(\mux_counter(20) ),
    .TB1(\mux_counter(22) ),
    .TB2(\mux_counter(22) ),
    .TBS(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.XSL ),
    .TSL(\mux_counter(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.c_frag  (
    .BA1(\mux_counter(21) ),
    .BA2(1'h0),
    .BAB(\mux_counter(20) ),
    .BB1(\mux_counter(21) ),
    .BB2(1'h0),
    .BSL(\aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XAB ),
    .CZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(21) ),
    .TA1(\mux_counter(21) ),
    .TA2(1'h0),
    .TAB(\mux_counter(20) ),
    .TB1(\mux_counter(21) ),
    .TB2(1'h0),
    .TBS(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.XSL ),
    .TSL(\aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.t_frag  (
    .TBS(1'h1),
    .XA1(\mux_counter(12) ),
    .XA2(\mux_counter(12) ),
    .XAB(\aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.t_frag  (
    .TBS(1'h1),
    .XA1(\mux_counter(13) ),
    .XA2(\mux_counter(13) ),
    .XAB(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O),
    .XB1(\mux_counter(13) ),
    .XB2(\mux_counter(13) ),
    .XSL(\mux_counter(12) ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mux_counter(10) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\mux_counter(11) ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA1 ),
    .BB1(1'h0),
    .BB2(\mux_counter(12) ),
    .BSL(\mux_counter(13) ),
    .CZ(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA1 ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.XAB ),
    .TSL(\mux_counter(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\mux_counter(14) ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.t_frag  (
    .TBS(1'h1),
    .XA1(\mux_counter(16) ),
    .XA2(\mux_counter(16) ),
    .XAB(\mux_counter(15) ),
    .XB1(\mux_counter(16) ),
    .XB2(1'h0),
    .XSL(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.XSL ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.t_frag  (
    .TBS(1'h1),
    .XA1(\mux_counter(14) ),
    .XA2(\mux_counter(14) ),
    .XAB(\aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\mux_counter(16) ),
    .BB1(1'h0),
    .BB2(\mux_counter(15) ),
    .BSL(\mux_counter(14) ),
    .CZ(\mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.XSL ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\mux_counter(16) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O),
    .TSL(\mux_counter(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\mux_counter(5) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mux_counter(8) ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\mux_counter(0) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mux_counter(1) ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB2 ),
    .XSL(\mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XSL ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mux_counter(17) ),
    .XB1(1'h0),
    .XB2(\mux_counter(21) ),
    .XSL(\mux_counter(20) ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\mux_counter(12) ),
    .XSL(\mux_counter(7) ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mux_counter(14) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\mux_counter(15) ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.XSL ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\mux_counter(13) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mux_counter(16) ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\mux_counter(18) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mux_counter(19) ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mux_counter(2) ),
    .XAB(\mux_counter(22) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mux_counter(4) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\mux_counter(6) ),
    .XZ(\mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) paused_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(paused_dffe_Q_D),
    .QEN(paused_dffe_Q_EN),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(paused)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4" *)
  F_FRAG \paused_dffe_Q_D_LUT1_O.f_frag  (
    .F1(1'h1),
    .F2(1'h0),
    .FS(paused),
    .FZ(paused_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) power_dff_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XSL ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_09_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) power_dff_Q_1 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\power_dff_Q_D(4) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_08_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) power_dff_Q_2 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\power_dff_Q_D(3) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_07_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) power_dff_Q_3 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\power_dff_Q_D(2) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_06_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) power_dff_Q_4 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\power_dff_Q_D(1) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_05_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:103.5-121.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) power_dff_Q_5 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\power_dff_Q_D(0) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_04_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \power_dff_Q_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mux_index(2) ),
    .XAB(\mux_index(1) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mux_index(0) ),
    .XZ(\aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \power_dff_Q_D_LUT3_O_1.t_frag  (
    .TBS(1'h1),
    .XA1(\mux_index(2) ),
    .XA2(1'h0),
    .XAB(\mux_index(0) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mux_index(1) ),
    .XZ(\power_dff_Q_D(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \power_dff_Q_D_LUT3_O_2.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mux_index(1) ),
    .XAB(\mux_index(2) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mux_index(0) ),
    .XZ(\power_dff_Q_D(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \power_dff_Q_D_LUT3_O_3.t_frag  (
    .TBS(1'h1),
    .XA1(\mux_index(1) ),
    .XA2(1'h0),
    .XAB(\mux_index(2) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mux_index(0) ),
    .XZ(\power_dff_Q_D(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \power_dff_Q_D_LUT3_O_4.t_frag  (
    .TBS(1'h1),
    .XA1(\mux_index(0) ),
    .XA2(1'h0),
    .XAB(\mux_index(2) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mux_index(1) ),
    .XZ(\power_dff_Q_D(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \power_dff_Q_D_LUT3_O_5.t_frag  (
    .TBS(1'h1),
    .XA1(\mux_index(1) ),
    .XA2(1'h0),
    .XAB(\mux_index(2) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mux_index(0) ),
    .XZ(\power_dff_Q_D(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) pulse_active_dff_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(pulse_active_dff_Q_D),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(pulse_active)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \pulse_active_dff_Q_D_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(paused),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\pulse_active_dff_Q_D_LUT2_O.XSL ),
    .XZ(pulse_active_dff_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q.t_frag  (
    .TBS(1'h1),
    .XA1(b3_LUT2_I1_O_LUT2_I0_O),
    .XA2(1'h1),
    .XAB(pulse_active),
    .XB1(pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C),
    .XB2(1'h1),
    .XSL(b2_LUT3_I1_O_LUT2_I0_O),
    .XZ(\pulse_active_dff_Q_D_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(\pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.XB2 ),
    .XSL(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.XAB ),
    .XZ(pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\pulse_remain(0) ),
    .XA2(1'h0),
    .XAB(\pulse_remain(1) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\pulse_remain(2) ),
    .XZ(\pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.XB2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\pulse_remain(3) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\pulse_remain(4) ),
    .XZ(\aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\pulse_remain(7) ),
    .XA2(1'h0),
    .XAB(\pulse_remain(5) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\pulse_remain(6) ),
    .XZ(\pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) pulse_remain_dff_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(15) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\pulse_remain(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) pulse_remain_dff_Q_1 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(14) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\pulse_remain(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) pulse_remain_dff_Q_10 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(5) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\pulse_remain(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) pulse_remain_dff_Q_11 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(4) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\pulse_remain(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) pulse_remain_dff_Q_12 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(3) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\pulse_remain(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) pulse_remain_dff_Q_13 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(2) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\pulse_remain(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) pulse_remain_dff_Q_14 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(1) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\pulse_remain(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) pulse_remain_dff_Q_15 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(0) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\pulse_remain(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) pulse_remain_dff_Q_2 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(13) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\pulse_remain(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) pulse_remain_dff_Q_3 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(12) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\pulse_remain(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) pulse_remain_dff_Q_4 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(11) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\pulse_remain(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) pulse_remain_dff_Q_5 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(10) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\pulse_remain(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) pulse_remain_dff_Q_6 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(9) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\pulse_remain(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) pulse_remain_dff_Q_7 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(8) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\pulse_remain(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) pulse_remain_dff_Q_8 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(7) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\pulse_remain(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:126.5-153.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) pulse_remain_dff_Q_9 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O(6) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\pulse_remain(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump/Clock-project/verilog/clock.v:61.25-63.6|/root/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:1015.12-1060.4" *)
  ASSP u_qlal4s3b_cell_macro (
    .Device_ID(16'h0000),
    .FB_Busy(1'h0),
    .FB_Int_Clr(8'h00),
    .FB_PKfbData(32'd0),
    .FB_PKfbEOF(1'h0),
    .FB_PKfbOverflow(_10_),
    .FB_PKfbPush(4'h0),
    .FB_PKfbSOF(1'h0),
    .FB_Start(_11_),
    .FB_msg_out(4'h0),
    .SDMA_Active(_12_),
    .SDMA_Done(_13_),
    .SDMA_Req(4'h0),
    .SDMA_Sreq(4'h0),
    .SPIm_PEnable(1'h0),
    .SPIm_PReady(_14_),
    .SPIm_PSlvErr(_15_),
    .SPIm_PWdata(32'd0),
    .SPIm_PWrite(1'h0),
    .SPIm_Paddr(16'h0000),
    .SPIm_Prdata(_16_),
    .Sensor_Int(_17_),
    .Sys_Clk0(clk),
    .Sys_Clk0_Rst(_18_),
    .Sys_Clk1(_19_),
    .Sys_Clk1_Rst(_20_),
    .Sys_PKfb_Clk(1'h0),
    .Sys_PKfb_Rst(_21_),
    .Sys_PSel(1'h0),
    .Sys_Pclk(_22_),
    .Sys_Pclk_Rst(_23_),
    .TimeStamp(_24_),
    .WB_CLK(1'h0),
    .WB_RST(_25_),
    .WBs_ACK(1'h0),
    .WBs_ADR(_26_),
    .WBs_BYTE_STB(_27_),
    .WBs_CYC(_28_),
    .WBs_RD(_29_),
    .WBs_RD_DAT(32'd0),
    .WBs_STB(_30_),
    .WBs_WE(_31_),
    .WBs_WR_DAT(_32_)
  );
  assign \mainclock.a_dff_Q_3_D_LUT3_O.I2  = 1'h0;
  assign \mainclock.a_dff_Q_3_D_LUT3_O.XA1  = \mainclock.a(0) ;
  assign \mainclock.a_dff_Q_3_D_LUT3_O.XA2  = \mainclock.a(0) ;
  assign \mainclock.a_dff_Q_3_D_LUT3_O.XB1  = \mainclock.a(0) ;
  assign \mainclock.a_dff_Q_3_D_LUT3_O.XB2  = \mainclock.a(0) ;
  assign \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O.XSL  = \mainclock.b(3) ;
  assign \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O.XAB  = \mainclock.b(1) ;
  assign \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O.XA1  = 1'h0;
  assign \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O.XB1  = 1'h0;
  assign \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O.XB2  = 1'h0;
  assign \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.O  = 1'h0;
  assign \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.I0  = 1'h0;
  assign \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.I1  = 1'h0;
  assign \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB  = \mainclock.b(2) ;
  assign \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA1  = 1'h0;
  assign \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA2  = 1'h1;
  assign \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB1  = 1'h0;
  assign \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB2  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.I1  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.I0  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.O  = 1'h0;
  assign \mainclock.b_dff_Q_2_D_LUT2_O.O  = 1'h0;
  assign \mainclock.b_dff_Q_2_D_LUT2_O.I0  = 1'h0;
  assign \mainclock.b_dff_Q_2_D_LUT2_O.I1  = 1'h0;
  assign \mainclock.b_dff_Q_2_D_LUT2_O.XA1  = 1'h0;
  assign \mainclock.b_dff_Q_2_D_LUT2_O.XA2  = 1'h0;
  assign \mainclock.b_dff_Q_2_D_LUT2_O.XB1  = 1'h0;
  assign \mainclock.b_dff_Q_2_D_LUT2_O.XB2  = 1'h1;
  assign \mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.O  = 1'h0;
  assign \mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.I0  = 1'h0;
  assign \mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.I1  = 1'h0;
  assign \mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.I2  = 1'h0;
  assign \mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.XSL  = \mainclock.b(0) ;
  assign \mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.XA1  = \mainclock.b(1) ;
  assign \mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.XA2  = \mainclock.b(1) ;
  assign \mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.XB1  = \mainclock.b(1) ;
  assign \mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.XB2  = \mainclock.b(1) ;
  assign \mainclock.b_dff_Q_2_D_LUT2_O_I1_LUT3_O.O  = 1'h0;
  assign \mainclock.b_dff_Q_2_D_LUT2_O_I1_LUT3_O.I0  = 1'h0;
  assign \mainclock.b_dff_Q_2_D_LUT2_O_I1_LUT3_O.I1  = 1'h0;
  assign \mainclock.b_dff_Q_2_D_LUT2_O_I1_LUT3_O.I2  = 1'h0;
  assign \mainclock.b_dff_Q_2_D_LUT2_O_I1_LUT3_O.XSL  = \mainclock.b(3) ;
  assign \mainclock.b_dff_Q_2_D_LUT2_O_I1_LUT3_O.XAB  = \mainclock.b(1) ;
  assign \mainclock.b_dff_Q_2_D_LUT2_O_I1_LUT3_O.XA1  = \mainclock.a_dff_Q_2_D_LUT3_O.XA1 ;
  assign \mainclock.b_dff_Q_2_D_LUT2_O_I1_LUT3_O.XA2  = 1'h0;
  assign \mainclock.b_dff_Q_2_D_LUT2_O_I1_LUT3_O.XB1  = \mainclock.a_dff_Q_2_D_LUT3_O.XA1 ;
  assign \mainclock.b_dff_Q_2_D_LUT2_O_I1_LUT3_O.XB2  = \mainclock.a_dff_Q_2_D_LUT3_O.XA1 ;
  assign \mainclock.b_dff_Q_1_D_LUT3_O.XB2  = 1'h0;
  assign \mainclock.b_dff_Q_1_D_LUT3_O.XB1  = 1'h0;
  assign \mainclock.b_dff_Q_1_D_LUT3_O.XA2  = \mainclock.b(2) ;
  assign \mainclock.b_dff_Q_D_LUT3_O.O  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT3_O.I0  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT3_O.I1  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT3_O.I2  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT3_O.XSL  = \mainclock.b(2) ;
  assign \mainclock.b_dff_Q_D_LUT3_O.XAB  = \mainclock.b_dff_Q_1_D_LUT3_O.XSL ;
  assign \mainclock.b_dff_Q_D_LUT3_O.XA2  = \mainclock.b_dff_Q_D_LUT3_O.XA1 ;
  assign \mainclock.b_dff_Q_D_LUT3_O.XB1  = \mainclock.b_dff_Q_D_LUT3_O.XA1 ;
  assign \mainclock.b_dff_Q_D_LUT3_O.XB2  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.XSL  = \mainclock.a_dff_Q_3_D_LUT3_O.XAB ;
  assign \mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.XAB  = \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL ;
  assign \mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.XA1  = \mainclock.b(3) ;
  assign \mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.XA2  = \mainclock.b(3) ;
  assign \mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.XB1  = \mainclock.b(3) ;
  assign \mainclock.b_dff_Q_D_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.XSL  = \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL ;
  assign \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.XAB  = \mainclock.a_dff_Q_3_D_LUT3_O.XAB ;
  assign \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.XA1  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.XA2  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.XB1  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O.XB2  = \mainclock.b(1) ;
  assign \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.O  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.I0  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.I1  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.XSL  = \mainclock.b(0) ;
  assign \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.XAB  = \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XSL ;
  assign \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.XA1  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.XA2  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.XB1  = 1'h0;
  assign \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1_LUT2_O.XB2  = 1'h1;
  assign \mainclock.b_dff_Q_1_D_LUT3_O.XA1  = \mainclock.b(2) ;
  assign \mainclock.b_dff_Q_1_D_LUT3_O.XAB  = \mainclock.a_dff_Q_2_D_LUT3_O.XA1 ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O.O  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O.I0  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O.I1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O.I2  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O.XSL  = \mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.XAB ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O.XAB  = \mainclock.b(0) ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O.XA1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O.XA2  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O.XB1  = \mainclock.a_dff_Q_2_D_LUT3_O.XA1 ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O.XB2  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XA1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XA2  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XB1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.O  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.I0  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.I1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XSL  = \mainclock.c(2) ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XAB  = \mainclock.c(3) ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XA1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XA2  = 1'h1;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XB1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1_LUT2_O.XB2  = 1'h0;
  assign \mainclock.b_dff_Q_1_D_LUT3_O.I2  = 1'h0;
  assign \mainclock.b_dff_Q_1_D_LUT3_O.I1  = 1'h0;
  assign \mainclock.b_dff_Q_1_D_LUT3_O.I0  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O.O  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O.I0  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O.I1  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O.XSL  = \mainclock.c(3) ;
  assign \mainclock.c_dff_Q_D_LUT2_O.XAB  = \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XAB ;
  assign \mainclock.c_dff_Q_D_LUT2_O.XA1  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O.XA2  = 1'h1;
  assign \mainclock.c_dff_Q_D_LUT2_O.XB1  = 1'h0;
  assign \mainclock.c_dff_Q_D_LUT2_O.XB2  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.O  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.I0  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.I1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL  = \mainclock.c(0) ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB  = \mainclock.c(1) ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA2  = 1'h1;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB2  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.O  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.I0  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.I1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.I2  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.I3  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.TSL  = \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.XAB ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.BSL  = \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.XAB ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.TAB  = \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.XAB ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.BAB  = \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.XAB ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.TBS  = \mainclock.c(1) ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.TA1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.TA2  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.TB1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.TB2  = \mainclock.c(0) ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.BA1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.BA2  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.BB1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2.BB2  = 1'h0;
  assign \mainclock.b_dff_Q_1_D_LUT3_O.O  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.XA1  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.XA2  = 1'h0;
  assign \mainclock.c_dff_Q_2_D_LUT3_O.O  = 1'h0;
  assign \mainclock.c_dff_Q_2_D_LUT3_O.I0  = 1'h0;
  assign \mainclock.c_dff_Q_2_D_LUT3_O.I1  = 1'h0;
  assign \mainclock.c_dff_Q_2_D_LUT3_O.I2  = 1'h0;
  assign \mainclock.c_dff_Q_2_D_LUT3_O.XSL  = \mainclock.c(1) ;
  assign \mainclock.c_dff_Q_2_D_LUT3_O.XAB  = \mainclock.c(2) ;
  assign \mainclock.c_dff_Q_2_D_LUT3_O.XA1  = \mainclock.c_dff_Q_1_D_LUT3_O.XSL ;
  assign \mainclock.c_dff_Q_2_D_LUT3_O.XA2  = \mainclock.c_dff_Q_1_D_LUT3_O.XSL ;
  assign \mainclock.c_dff_Q_2_D_LUT3_O.XB1  = 1'h0;
  assign \mainclock.c_dff_Q_2_D_LUT3_O.XB2  = \mainclock.c_dff_Q_1_D_LUT3_O.XSL ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.XB1  = 1'h0;
  assign \mainclock.s1_mux8x0_A_S0_LUT3_O.XB2  = 1'h0;
  assign \mainclock.s1_mux8x0_A_S0_LUT3_O.XB1  = \mux_index(0) ;
  assign \mainclock.c_dff_Q_1_D_LUT3_O.O  = 1'h0;
  assign \mainclock.c_dff_Q_1_D_LUT3_O.I0  = 1'h0;
  assign \mainclock.c_dff_Q_1_D_LUT3_O.I1  = 1'h0;
  assign \mainclock.c_dff_Q_1_D_LUT3_O.I2  = 1'h0;
  assign \mainclock.c_dff_Q_1_D_LUT3_O.XAB  = \mainclock.c(2) ;
  assign \mainclock.c_dff_Q_1_D_LUT3_O.XA1  = 1'h0;
  assign \mainclock.c_dff_Q_1_D_LUT3_O.XB1  = \mainclock.c_dff_Q_1_D_LUT3_O.XA2 ;
  assign \mainclock.c_dff_Q_1_D_LUT3_O.XB2  = \mainclock.c_dff_Q_1_D_LUT3_O.XA2 ;
  assign \mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.O  = 1'h0;
  assign \mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.I0  = 1'h0;
  assign \mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.I1  = 1'h0;
  assign \mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.XSL  = \mainclock.a_dff_Q_3_D_LUT3_O.XAB ;
  assign \mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.XAB  = \mainclock.a_dff_Q_2_D_LUT3_O.XA1 ;
  assign \mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.XA1  = 1'h1;
  assign \mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.XA2  = 1'h0;
  assign \mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.XB1  = 1'h0;
  assign \mainclock.c_dff_Q_1_D_LUT3_O_I0_LUT2_O.XB2  = 1'h0;
  assign \mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.O  = 1'h0;
  assign \mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.I0  = 1'h0;
  assign \mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.I1  = 1'h0;
  assign \mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.XSL  = \mainclock.c(0) ;
  assign \mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.XAB  = \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XAB ;
  assign \mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.XA1  = 1'h0;
  assign \mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.XA2  = 1'h0;
  assign \mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.XB1  = 1'h0;
  assign \mainclock.c_dff_Q_2_D_LUT3_O_I0_LUT2_O.XB2  = 1'h1;
  assign \mainclock.s1_mux8x0_A_S0_LUT3_O.XA2  = \mux_index(0) ;
  assign \mainclock.s1_mux8x0_A_S0_LUT3_O.XA1  = \mux_index(0) ;
  assign \mainclock.s1_mux8x0_A_S0_LUT3_O.XAB  = \mux_index(2) ;
  assign \mainclock.c_dff_Q_3_D_LUT3_O.O  = 1'h0;
  assign \mainclock.c_dff_Q_3_D_LUT3_O.I0  = 1'h0;
  assign \mainclock.c_dff_Q_3_D_LUT3_O.I1  = 1'h0;
  assign \mainclock.c_dff_Q_3_D_LUT3_O.I2  = 1'h0;
  assign \mainclock.c_dff_Q_3_D_LUT3_O.XSL  = \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XAB ;
  assign \mainclock.c_dff_Q_3_D_LUT3_O.XAB  = \mainclock.a_dff_Q_2_D_LUT3_O.XA1 ;
  assign \mainclock.c_dff_Q_3_D_LUT3_O.XA1  = \mainclock.c(0) ;
  assign \mainclock.c_dff_Q_3_D_LUT3_O.XA2  = \mainclock.c(0) ;
  assign \mainclock.c_dff_Q_3_D_LUT3_O.XB1  = 1'h0;
  assign \mainclock.c_dff_Q_3_D_LUT3_O.XB2  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.O  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.I0  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.I1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.XSL  = \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.XAB ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.XA1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.XA2  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.XB1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.XB2  = 1'h1;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O.O  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O.I0  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O.I1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O.I2  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O.XAB  = \mainclock.d(1) ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O.XA1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O.XA2  = \mainclock.d(0) ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O.XB1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O.XB2  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1_LUT2_O.O  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1_LUT2_O.I0  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1_LUT2_O.I1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1_LUT2_O.XSL  = \mainclock.d(3) ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1_LUT2_O.XAB  = \mainclock.d(2) ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1_LUT2_O.XA1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1_LUT2_O.XA2  = 1'h1;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1_LUT2_O.XB1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1_LUT2_O.XB2  = 1'h0;
  assign \mainclock.s1_mux8x0_A_S0_LUT3_O.XSL  = \mux_index(1) ;
  assign \mainclock.s1_mux8x0_A_S0_LUT3_O.I2  = 1'h0;
  assign \mainclock.s1_mux8x0_A_S0_LUT3_O.I1  = 1'h0;
  assign \mainclock.d_dff_Q_2_D_LUT3_O.O  = 1'h0;
  assign \mainclock.d_dff_Q_2_D_LUT3_O.I0  = 1'h0;
  assign \mainclock.d_dff_Q_2_D_LUT3_O.I1  = 1'h0;
  assign \mainclock.d_dff_Q_2_D_LUT3_O.I2  = 1'h0;
  assign \mainclock.d_dff_Q_2_D_LUT3_O.XSL  = \mainclock.d(1) ;
  assign \mainclock.d_dff_Q_2_D_LUT3_O.XAB  = \mainclock.d(3) ;
  assign \mainclock.d_dff_Q_2_D_LUT3_O.XA1  = \mainclock.d_dff_Q_1_D_LUT3_O.XAB ;
  assign \mainclock.d_dff_Q_2_D_LUT3_O.XA2  = \mainclock.d_dff_Q_1_D_LUT3_O.XAB ;
  assign \mainclock.d_dff_Q_2_D_LUT3_O.XB1  = 1'h0;
  assign \mainclock.d_dff_Q_2_D_LUT3_O.XB2  = \mainclock.d_dff_Q_1_D_LUT3_O.XAB ;
  assign \mainclock.s1_mux8x0_A_S0_LUT3_O.I0  = 1'h0;
  assign \mainclock.s1_mux8x0_A_S0_LUT3_O.O  = 1'h0;
  assign \mainclock.s1_mux8x0_A_S1_LUT3_O.XB2  = \mux_index(2) ;
  assign \mainclock.d_dff_Q_D_LUT3_O.O  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT3_O.I0  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT3_O.I1  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT3_O.I2  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT3_O.XA1  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT3_O.XA2  = \mainclock.a_dff_Q_2_D_LUT3_O.XA1 ;
  assign \mainclock.d_dff_Q_D_LUT3_O.XB1  = \mainclock.a_dff_Q_2_D_LUT3_O.XA1 ;
  assign \mainclock.d_dff_Q_D_LUT3_O.XB2  = \mainclock.a_dff_Q_2_D_LUT3_O.XA1 ;
  assign \mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XSL  = \mainclock.d(2) ;
  assign \mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XAB  = \mainclock.d_dff_Q_1_D_LUT3_O.XAB ;
  assign \mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XA1  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XA2  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XB1  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT3_O_I1_LUT3_O.XB2  = \mainclock.d(1) ;
  assign \mainclock.s1_mux8x0_A_S1_LUT3_O.XB1  = \mux_index(2) ;
  assign \mainclock.s1_mux8x0_A_S1_LUT3_O.XA2  = \mux_index(2) ;
  assign \mainclock.s1_mux8x0_A_S1_LUT3_O.XA1  = \mux_index(2) ;
  assign \mainclock.d_dff_Q_1_D_LUT3_O.O  = 1'h0;
  assign \mainclock.d_dff_Q_1_D_LUT3_O.I0  = 1'h0;
  assign \mainclock.d_dff_Q_1_D_LUT3_O.I1  = 1'h0;
  assign \mainclock.d_dff_Q_1_D_LUT3_O.I2  = 1'h0;
  assign \mainclock.d_dff_Q_1_D_LUT3_O.XSL  = \mainclock.d(1) ;
  assign \mainclock.d_dff_Q_1_D_LUT3_O.XA1  = \mainclock.d(2) ;
  assign \mainclock.d_dff_Q_1_D_LUT3_O.XA2  = \mainclock.d(2) ;
  assign \mainclock.d_dff_Q_1_D_LUT3_O.XB1  = \mainclock.d(2) ;
  assign \mainclock.d_dff_Q_1_D_LUT3_O.XB2  = \mainclock.d(2) ;
  assign \mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.O  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.I0  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.I1  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.XSL  = \mainclock.d(3) ;
  assign \mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.XAB  = \mainclock.d_dff_Q_1_D_LUT3_O.XAB ;
  assign \mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.XA1  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.XA2  = 1'h1;
  assign \mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.XB1  = 1'h0;
  assign \mainclock.d_dff_Q_D_LUT3_O_I2_LUT2_O.XB2  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.O  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.I0  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.I1  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.XSL  = \mainclock.d(0) ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.XAB  = \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.XAB ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.XA1  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.XA2  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.XB1  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O_LUT2_I1.XB2  = 1'h1;
  assign \mainclock.s1_mux8x0_A_S1_LUT3_O.XAB  = \mux_index(0) ;
  assign \mainclock.s1_mux8x0_A_S1_LUT3_O.XSL  = \mux_index(1) ;
  assign \mainclock.s1_mux8x0_A_S1_LUT3_O.I2  = 1'h0;
  assign \mainclock.d_dff_Q_3_D_LUT3_O.O  = 1'h0;
  assign \mainclock.d_dff_Q_3_D_LUT3_O.I0  = 1'h0;
  assign \mainclock.d_dff_Q_3_D_LUT3_O.I1  = 1'h0;
  assign \mainclock.d_dff_Q_3_D_LUT3_O.I2  = 1'h0;
  assign \mainclock.d_dff_Q_3_D_LUT3_O.XSL  = \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.XAB ;
  assign \mainclock.d_dff_Q_3_D_LUT3_O.XAB  = \mainclock.a_dff_Q_2_D_LUT3_O.XA1 ;
  assign \mainclock.d_dff_Q_3_D_LUT3_O.XA1  = \mainclock.d(0) ;
  assign \mainclock.d_dff_Q_3_D_LUT3_O.XA2  = \mainclock.d(0) ;
  assign \mainclock.d_dff_Q_3_D_LUT3_O.XB1  = 1'h0;
  assign \mainclock.d_dff_Q_3_D_LUT3_O.XB2  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.O  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.I0  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.I1  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.I2  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.I3  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.TSL  = \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.BSL ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.TAB  = \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.XSL ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.BAB  = \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.XSL ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.TBS  = \mainclock.e(3) ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.TA1  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.TA2  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.TB1  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.TB2  = \mainclock.e(0) ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.BA1  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.BA2  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.BB1  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.BB2  = 1'h0;
  assign \mainclock.s1_mux8x0_A_S1_LUT3_O.I1  = 1'h0;
  assign \mainclock.s1_mux8x0_A_S1_LUT3_O.I0  = 1'h0;
  assign \mainclock.s1_mux8x0_A_S1_LUT3_O.O  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O.O  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O.I0  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O.I1  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O.XSL  = \mainclock.e(3) ;
  assign \mainclock.e_dff_Q_D_LUT2_O.XAB  = \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.BSL ;
  assign \mainclock.e_dff_Q_D_LUT2_O.XA1  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O.XA2  = 1'h1;
  assign \mainclock.e_dff_Q_D_LUT2_O.XB1  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O.XB2  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.O  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.I0  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.I1  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.XSL  = \mainclock.e(2) ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.XAB  = \mainclock.e(1) ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.XA1  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.XA2  = 1'h1;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.XB1  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT2_O.XB2  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.XB2  = 1'h1;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.O  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.I0  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O.O  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O.I0  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O.I1  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O.I2  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O.XSL  = \mainclock.e(1) ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O.XAB  = \mainclock.e(2) ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O.XA1  = \mainclock.e_dff_Q_1_D_LUT3_O.XA2 ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O.XA2  = \mainclock.e_dff_Q_1_D_LUT3_O.XA2 ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O.XB1  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O.XB2  = \mainclock.e_dff_Q_1_D_LUT3_O.XA2 ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.I1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.I2  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.XSL  = \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O ;
  assign \mainclock.e_dff_Q_1_D_LUT3_O.O  = 1'h0;
  assign \mainclock.e_dff_Q_1_D_LUT3_O.I0  = 1'h0;
  assign \mainclock.e_dff_Q_1_D_LUT3_O.I1  = 1'h0;
  assign \mainclock.e_dff_Q_1_D_LUT3_O.I2  = 1'h0;
  assign \mainclock.e_dff_Q_1_D_LUT3_O.XSL  = \mainclock.e(1) ;
  assign \mainclock.e_dff_Q_1_D_LUT3_O.XAB  = \mainclock.e(2) ;
  assign \mainclock.e_dff_Q_1_D_LUT3_O.XA1  = 1'h0;
  assign \mainclock.e_dff_Q_1_D_LUT3_O.XB1  = \mainclock.e_dff_Q_1_D_LUT3_O.XA2 ;
  assign \mainclock.e_dff_Q_1_D_LUT3_O.XB2  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.O  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.I0  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.I1  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XSL  = \mainclock.e(0) ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XAB  = \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.BSL ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XA1  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XA2  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XB1  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_O.XB2  = 1'h1;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.XA1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.XA2  = 1'h0;
  assign \mainclock.e_dff_Q_3_D_LUT2_O.O  = 1'h0;
  assign \mainclock.e_dff_Q_3_D_LUT2_O.I0  = 1'h0;
  assign \mainclock.e_dff_Q_3_D_LUT2_O.I1  = 1'h0;
  assign \mainclock.e_dff_Q_3_D_LUT2_O.XSL  = \mainclock.e(0) ;
  assign \mainclock.e_dff_Q_3_D_LUT2_O.XAB  = \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.BSL ;
  assign \mainclock.e_dff_Q_3_D_LUT2_O.XA1  = 1'h0;
  assign \mainclock.e_dff_Q_3_D_LUT2_O.XA2  = 1'h1;
  assign \mainclock.e_dff_Q_3_D_LUT2_O.XB1  = 1'h1;
  assign \mainclock.e_dff_Q_3_D_LUT2_O.XB2  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.O  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.I0  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.I1  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.XAB  = \mainclock.f(2) ;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.XA1  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.XA2  = 1'h1;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.XB1  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.XB2  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.O  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.I0  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.I1  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.I2  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XSL  = \mainclock.f(0) ;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XAB  = \mainclock.f(1) ;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XA1  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XA2  = \mainclock.f(3) ;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB1  = 1'h0;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB2  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.XB1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1.O  = 1'h0;
  assign \mainclock.f_dff_Q_1_D_LUT3_O.O  = 1'h0;
  assign \mainclock.f_dff_Q_1_D_LUT3_O.I0  = 1'h0;
  assign \mainclock.f_dff_Q_1_D_LUT3_O.I1  = 1'h0;
  assign \mainclock.f_dff_Q_1_D_LUT3_O.I2  = 1'h0;
  assign \mainclock.f_dff_Q_1_D_LUT3_O.XSL  = \mainclock.f(1) ;
  assign \mainclock.f_dff_Q_1_D_LUT3_O.XAB  = \mainclock.f(0) ;
  assign \mainclock.f_dff_Q_1_D_LUT3_O.XA1  = \mainclock.f(2) ;
  assign \mainclock.f_dff_Q_1_D_LUT3_O.XA2  = \mainclock.f(2) ;
  assign \mainclock.f_dff_Q_1_D_LUT3_O.XB1  = \mainclock.f(2) ;
  assign \mainclock.f_dff_Q_1_D_LUT3_O.XB2  = \mainclock.f(2) ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1.I0  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1.I1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1.I2  = 1'h0;
  assign \mainclock.f_dff_Q_2_D_LUT3_O.O  = 1'h0;
  assign \mainclock.f_dff_Q_2_D_LUT3_O.I0  = 1'h0;
  assign \mainclock.f_dff_Q_2_D_LUT3_O.I1  = 1'h0;
  assign \mainclock.f_dff_Q_2_D_LUT3_O.I2  = 1'h0;
  assign \mainclock.f_dff_Q_2_D_LUT3_O.XSL  = \mainclock.f(1) ;
  assign \mainclock.f_dff_Q_2_D_LUT3_O.XAB  = \mainclock.f(3) ;
  assign \mainclock.f_dff_Q_2_D_LUT3_O.XA1  = \mainclock.f(0) ;
  assign \mainclock.f_dff_Q_2_D_LUT3_O.XA2  = \mainclock.f(0) ;
  assign \mainclock.f_dff_Q_2_D_LUT3_O.XB1  = 1'h0;
  assign \mainclock.f_dff_Q_2_D_LUT3_O.XB2  = \mainclock.f(0) ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XSL  = \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XB2 ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XAB  = \mainclock.b(3) ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XA1  = 1'h0;
  assign \mainclock.f_dff_Q_D_LUT3_O.O  = 1'h0;
  assign \mainclock.f_dff_Q_D_LUT3_O.I0  = 1'h0;
  assign \mainclock.f_dff_Q_D_LUT3_O.I1  = 1'h0;
  assign \mainclock.f_dff_Q_D_LUT3_O.I2  = 1'h0;
  assign \mainclock.f_dff_Q_D_LUT3_O.XSL  = \mainclock.f(3) ;
  assign \mainclock.f_dff_Q_D_LUT3_O.XAB  = \mainclock.f(0) ;
  assign \mainclock.f_dff_Q_D_LUT3_O.XA2  = 1'h0;
  assign \mainclock.f_dff_Q_D_LUT3_O.XB1  = \mainclock.f_dff_Q_D_LUT3_O.XA1 ;
  assign \mainclock.f_dff_Q_D_LUT3_O.XB2  = \mainclock.f_dff_Q_D_LUT3_O.XA1 ;
  assign \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XSL  = \mainclock.f(0) ;
  assign \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XAB  = \mainclock.f(2) ;
  assign \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XA1  = 1'h0;
  assign \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XA2  = 1'h0;
  assign \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \mainclock.f_dff_Q_D_LUT3_O_I0_LUT3_O.XB2  = \mainclock.f(1) ;
  assign \mainclock.s1_mux8x0_A_S2_LUT3_O.XB2  = \mux_index(1) ;
  assign \mainclock.s1_mux8x0_A_S2_LUT3_O.XB1  = \mux_index(1) ;
  assign \mainclock.s1_mux8x0_A_S2_LUT3_O.XA2  = \mux_index(1) ;
  assign \mainclock.f_dff_Q_3_D_LUT1_O.O  = 1'h0;
  assign \mainclock.f_dff_Q_3_D_LUT1_O.I0  = 1'h0;
  assign \mainclock.s1_mux8x0_A_S2_LUT3_O.XA1  = 1'h0;
  assign \mainclock.s1_mux8x0_A_S2_LUT3_O.XAB  = \mux_index(0) ;
  assign \mainclock.s1_mux8x0_A_S2_LUT3_O.XSL  = \mux_index(2) ;
  assign \aclk_dff_Q_D_LUT3_O.O  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O.I0  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O.I1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O.I2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O.XA1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O.XA2  = paused;
  assign \aclk_dff_Q_D_LUT3_O.XB1  = paused;
  assign \aclk_dff_Q_D_LUT3_O.XB2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I1_LUT2_O.O  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I1_LUT2_O.I0  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I1_LUT2_O.I1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XA1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XA2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XB1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XB2  = 1'h1;
  assign \power_dff_Q_D_LUT3_O.O  = 1'h0;
  assign \power_dff_Q_D_LUT3_O.I0  = 1'h0;
  assign \power_dff_Q_D_LUT3_O.I1  = 1'h0;
  assign \power_dff_Q_D_LUT3_O.I2  = 1'h0;
  assign \power_dff_Q_D_LUT3_O.XSL  = \mux_index(0) ;
  assign \power_dff_Q_D_LUT3_O.XAB  = \mux_index(1) ;
  assign \power_dff_Q_D_LUT3_O.XA1  = 1'h0;
  assign \power_dff_Q_D_LUT3_O.XA2  = \mux_index(2) ;
  assign \power_dff_Q_D_LUT3_O.XB1  = 1'h0;
  assign \power_dff_Q_D_LUT3_O.XB2  = 1'h0;
  assign \mainclock.s1_mux8x0_A_S2_LUT3_O.I2  = 1'h0;
  assign \mainclock.s1_mux8x0_A_S2_LUT3_O.I1  = 1'h0;
  assign \mainclock.s1_mux8x0_A_S2_LUT3_O.I0  = 1'h0;
  assign \mainclock.s1_mux8x0_A_S2_LUT3_O.O  = 1'h0;
  assign \mux_index_dffe_Q_D_LUT3_O_1.O  = 1'h0;
  assign \mux_index_dffe_Q_D_LUT3_O_1.I0  = 1'h0;
  assign \mux_index_dffe_Q_D_LUT3_O_1.I1  = 1'h0;
  assign \mux_index_dffe_Q_D_LUT3_O_1.I2  = 1'h0;
  assign \mux_index_dffe_Q_D_LUT3_O_1.XSL  = \mux_index(1) ;
  assign \mux_index_dffe_Q_D_LUT3_O_1.XAB  = \mux_index(2) ;
  assign \mux_index_dffe_Q_D_LUT3_O_1.XA1  = \mux_index(0) ;
  assign \mux_index_dffe_Q_D_LUT3_O_1.XA2  = \mux_index(0) ;
  assign \mux_index_dffe_Q_D_LUT3_O_1.XB1  = 1'h0;
  assign \mux_index_dffe_Q_D_LUT3_O_1.XB2  = \mux_index(0) ;
  assign \mainclock.s1_mux8x0_A.H  = 1'h0;
  assign \mainclock.s1_mux8x0_A.G  = 1'h0;
  assign \mainclock.s1_mux8x0_A.F  = 1'h0;
  assign \mainclock.s1_mux8x0_A.E  = 1'h0;
  assign \mux_index_dffe_Q_D_LUT3_O.O  = 1'h0;
  assign \mux_index_dffe_Q_D_LUT3_O.I0  = 1'h0;
  assign \mux_index_dffe_Q_D_LUT3_O.I1  = 1'h0;
  assign \mux_index_dffe_Q_D_LUT3_O.I2  = 1'h0;
  assign \mux_index_dffe_Q_D_LUT3_O.XSL  = \mux_index(2) ;
  assign \mux_index_dffe_Q_D_LUT3_O.XAB  = \mux_index(1) ;
  assign \mux_index_dffe_Q_D_LUT3_O.XA1  = 1'h0;
  assign \mux_index_dffe_Q_D_LUT3_O.XA2  = \mux_index(0) ;
  assign \mux_index_dffe_Q_D_LUT3_O.XB1  = \mux_index(0) ;
  assign \mux_index_dffe_Q_D_LUT3_O.XB2  = \mux_index(0) ;
  assign \mainclock.s1_mux8x0_A.D  = 1'h0;
  assign \mainclock.s1_mux8x0_A.C  = 1'h0;
  assign \mainclock.s1_mux8x0_A.B  = 1'h0;
  assign \mainclock.s1_mux8x0_A.A  = 1'h0;
  assign \mux_index_dffe_Q_D_LUT1_O.O  = 1'h0;
  assign \mux_index_dffe_Q_D_LUT1_O.I0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_4.O  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_4.I0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_4.I1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_4.I2  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_4.XSL  = \pulse_remain(3) ;
  assign \b3_LUT2_I1_O_LUT3_I0_4.XAB  = \b3_LUT2_I1_O_LUT2_I0.XAB ;
  assign \b3_LUT2_I1_O_LUT3_I0_4.XA1  = b3_LUT2_I1_O;
  assign \b3_LUT2_I1_O_LUT3_I0_4.XA2  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_4.XB1  = b3_LUT2_I1_O;
  assign \b3_LUT2_I1_O_LUT3_I0_4.XB2  = b3_LUT2_I1_O;
  assign \mainclock.s1_mux8x0_A.S2  = 1'h0;
  assign \mainclock.s1_mux8x0_A.S1  = 1'h0;
  assign \mainclock.s1_mux8x0_A.S0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.O  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.I0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.I1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.XSL  = b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q;
  assign \b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.XAB  = paused;
  assign \b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.XA1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.XA2  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.XB1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A_Q_LUT2_I0.XB2  = 1'h1;
  assign \b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A.Q  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A.S0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A.S1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A.A  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A.B  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A.C  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_4_O_mux4x0_A.D  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_6.O  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_6.I0  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_6.I1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_6.XSL  = \pulse_remain(3) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_6.XAB  = \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.XA1 ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_6.XA1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_6.XA2  = 1'h1;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_6.XB1  = 1'h1;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_6.XB2  = 1'h0;
  assign \mainclock.s1_mux8x0_A.Q  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XA2  = \mainclock.b(1) ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XB1  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O.O  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O.I0  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O.I1  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O.XAB  = paused;
  assign \pulse_active_dff_Q_D_LUT2_O.XA1  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O.XA2  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O.XB1  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O.XB2  = 1'h1;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q.Q  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q.S0  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q.S1  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q.A  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q.B  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q.C  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q.D  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.O  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.I0  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.I1  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.I2  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.XSL  = \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.XAB ;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.XAB  = \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.XAB ;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.XA1  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.XA2  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.XB1  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0_LUT3_O.XSL  = \pulse_remain(2) ;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0_LUT3_O.XAB  = \pulse_remain(1) ;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0_LUT3_O.XA1  = \pulse_remain(0) ;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0_LUT3_O.XA2  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.XSL  = \pulse_remain(4) ;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.XAB  = \pulse_remain(3) ;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.XA2  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.XB1  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.XB2  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.XSL  = \pulse_remain(6) ;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.XAB  = \pulse_remain(5) ;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA1  = \pulse_remain(7) ;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.XA2  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1.XB2  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.O  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.I0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.O  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.I0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.I1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.XAB  = paused;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.XA1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.XA2  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.XB1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.XB2  = 1'h1;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q.Q  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q.S0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q.S1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q.A  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q.B  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q.C  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q.D  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A_LUT2_O.O  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A_LUT2_O.I0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A_LUT2_O.I1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A_LUT2_O.XSL  = \pulse_remain(7) ;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A_LUT2_O.XAB  = b3_LUT2_I1_O_LUT2_I0_O;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A_LUT2_O.XA1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A_LUT2_O.XA2  = 1'h1;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A_LUT2_O.XB1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_A_LUT2_O.XB2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4.O  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4.I0  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4.I1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4.XSL  = \pulse_remain(7) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4.XA1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4.XA2  = 1'h1;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4.XB1  = 1'h1;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4.XB2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.O  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.I0  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.I1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.I2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.XSL  = \pulse_remain(6) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.XAB  = \pulse_remain(5) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.XA2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.XB1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.XB2  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.I1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.I2  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.XSL  = \mainclock.a(3) ;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.O  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.I0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.I1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.XAB  = paused;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.XA1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.XA2  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.XB1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.XB2  = 1'h1;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q.Q  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q.S0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q.S1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q.A  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q.B  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q.C  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q.D  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.O  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.I0  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.I1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.I2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.XSL  = \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.XA1 ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.XAB  = \pulse_remain(5) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.XA1  = \pulse_remain(6) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.XA2  = \pulse_remain(6) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.XB1  = \pulse_remain(6) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_3.XB2  = \pulse_remain(6) ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.XAB  = \mainclock.a(2) ;
  assign \power_dff_Q_D_LUT3_O_1.XB2  = 1'h0;
  assign \power_dff_Q_D_LUT3_O_1.XB1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.O  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.I0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.I1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.XSL  = b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q;
  assign \b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.XAB  = paused;
  assign \b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.XA1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.XA2  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.XB1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A_Q_LUT2_I0.XB2  = 1'h1;
  assign \b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A.Q  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A.S0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A.S1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A.A  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A.B  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A.C  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_3_O_mux4x0_A.D  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5.O  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5.I0  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5.I1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5.XSL  = \pulse_remain(5) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5.XAB  = \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.XA1 ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5.XA1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5.XA2  = 1'h1;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5.XB1  = 1'h1;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5.XB2  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_3.O  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_3.I0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_3.I1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_3.I2  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_3.XSL  = \pulse_remain(5) ;
  assign \b3_LUT2_I1_O_LUT3_I0_3.XAB  = \b3_LUT2_I1_O_LUT2_I0.XAB ;
  assign \b3_LUT2_I1_O_LUT3_I0_3.XA1  = b3_LUT2_I1_O;
  assign \b3_LUT2_I1_O_LUT3_I0_3.XA2  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_3.XB1  = b3_LUT2_I1_O;
  assign \b3_LUT2_I1_O_LUT3_I0_3.XB2  = b3_LUT2_I1_O;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A_LUT2_O.O  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A_LUT2_O.I0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A_LUT2_O.I1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A_LUT2_O.XSL  = \pulse_remain(6) ;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A_LUT2_O.XAB  = b3_LUT2_I1_O_LUT2_I0_O;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A_LUT2_O.XA1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A_LUT2_O.XA2  = 1'h1;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A_LUT2_O.XB1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_A_LUT2_O.XB2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.O  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.I0  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.I1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.I2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.XSL  = \pulse_remain(4) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.XAB  = \pulse_remain(3) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.XA2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.XB1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.XB2  = 1'h0;
  assign \power_dff_Q_D_LUT3_O_1.XA2  = 1'h0;
  assign \power_dff_Q_D_LUT3_O_1.XA1  = \mux_index(2) ;
  assign \power_dff_Q_D_LUT3_O_1.XAB  = \mux_index(0) ;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.O  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.I0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.I1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.XAB  = paused;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.XA1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.XA2  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.XB1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.XB2  = 1'h1;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q.Q  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q.S0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q.S1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q.A  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q.B  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q.C  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q.D  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A_LUT2_O.O  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A_LUT2_O.I0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A_LUT2_O.I1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A_LUT2_O.XSL  = \pulse_remain(4) ;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A_LUT2_O.XAB  = b3_LUT2_I1_O_LUT2_I0_O;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A_LUT2_O.XA1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A_LUT2_O.XA2  = 1'h1;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A_LUT2_O.XB1  = 1'h1;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_A_LUT2_O.XB2  = 1'h1;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_4.O  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_4.I0  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_4.I1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_4.I2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_4.XSL  = \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.XA1 ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_4.XAB  = \pulse_remain(3) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_4.XA1  = \pulse_remain(4) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_4.XA2  = \pulse_remain(4) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_4.XB1  = \pulse_remain(4) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_4.XB2  = \pulse_remain(4) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.O  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.I0  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.I1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.I2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.XSL  = \pulse_remain(1) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.XAB  = \pulse_remain(0) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.XA1  = \pulse_remain(2) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.XA2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.XB1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0_LUT3_O.XB2  = 1'h0;
  assign \power_dff_Q_D_LUT3_O_1.XSL  = \mux_index(1) ;
  assign \power_dff_Q_D_LUT3_O_1.I2  = 1'h0;
  assign \power_dff_Q_D_LUT3_O_1.I1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.O  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.I0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.I1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.XSL  = b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q;
  assign \b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.XAB  = paused;
  assign \b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.XA1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.XA2  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.XB1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A_Q_LUT2_I0.XB2  = 1'h1;
  assign \b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A.Q  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A.S0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A.S1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A.A  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A.B  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A.C  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_5_O_mux4x0_A.D  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_5.O  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_5.I0  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_5.I1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_5.I2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_5.XSL  = \pulse_remain(1) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_5.XAB  = \pulse_remain(0) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_5.XA1  = \pulse_remain(2) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_5.XA2  = \pulse_remain(2) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_5.XB1  = \pulse_remain(2) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_5.XB2  = \pulse_remain(2) ;
  assign \power_dff_Q_D_LUT3_O_1.I0  = 1'h0;
  assign \power_dff_Q_D_LUT3_O_1.O  = 1'h0;
  assign \power_dff_Q_D_LUT3_O_5.XB2  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.O  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.I0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.I1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.XAB  = paused;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.XA1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.XA2  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.XB1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.XB2  = 1'h1;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q.Q  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q.S0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q.S1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q.A  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q.B  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q.C  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q.D  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_7.O  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_7.I0  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_7.I1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_7.XSL  = \pulse_remain(1) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_7.XAB  = \pulse_remain(0) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_7.XA1  = 1'h1;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_7.XA2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_7.XB1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_7.XB2  = 1'h1;
  assign \power_dff_Q_D_LUT3_O_5.XB1  = 1'h0;
  assign \power_dff_Q_D_LUT3_O_5.XA2  = 1'h0;
  assign \power_dff_Q_D_LUT3_O_5.XA1  = \mux_index(1) ;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.O  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.I0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.I1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.XSL  = paused;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.XA1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.XA2  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.XB1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.XB2  = 1'h1;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q.Q  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q.S0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q.S1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q.A  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q.B  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q.C  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q.D  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A_LUT2_O.O  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A_LUT2_O.I0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A_LUT2_O.I1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A_LUT2_O.XSL  = \pulse_remain(0) ;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A_LUT2_O.XAB  = b3_LUT2_I1_O_LUT2_I0_O;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A_LUT2_O.XA1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A_LUT2_O.XA2  = 1'h1;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A_LUT2_O.XB1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_A_LUT2_O.XB2  = 1'h0;
  assign \b2_LUT3_I1_O_LUT2_I0.O  = 1'h0;
  assign \b2_LUT3_I1_O_LUT2_I0.I0  = 1'h0;
  assign \b2_LUT3_I1_O_LUT2_I0.I1  = 1'h0;
  assign \b2_LUT3_I1_O_LUT2_I0.XSL  = b2_LUT3_I1_O;
  assign \b2_LUT3_I1_O_LUT2_I0.XAB  = \aclk_dff_Q_D_LUT3_O.XAB ;
  assign \b2_LUT3_I1_O_LUT2_I0.XA1  = 1'h1;
  assign \b2_LUT3_I1_O_LUT2_I0.XA2  = 1'h0;
  assign \b2_LUT3_I1_O_LUT2_I0.XB1  = 1'h0;
  assign \b2_LUT3_I1_O_LUT2_I0.XB2  = 1'h0;
  assign \b2_LUT3_I1.O  = 1'h0;
  assign \b2_LUT3_I1.I0  = 1'h0;
  assign \b2_LUT3_I1.I1  = 1'h0;
  assign \b2_LUT3_I1.I2  = 1'h0;
  assign \b2_LUT3_I1.XAB  = b2_prev;
  assign \b2_LUT3_I1.XA1  = pulse_active;
  assign \b2_LUT3_I1.XA2  = pulse_active;
  assign \b2_LUT3_I1.XB1  = 1'h0;
  assign \b2_LUT3_I1.XB2  = pulse_active;
  assign \power_dff_Q_D_LUT3_O_5.XAB  = \mux_index(2) ;
  assign \power_dff_Q_D_LUT3_O_5.XSL  = \mux_index(0) ;
  assign \power_dff_Q_D_LUT3_O_5.I2  = 1'h0;
  assign \power_dff_Q_D_LUT3_O_5.I1  = 1'h0;
  assign \power_dff_Q_D_LUT3_O_5.I0  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O.O  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O.I0  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O.I1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O.XSL  = pulse_active;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O.XA1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O.XA2  = 1'h1;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O.XB1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O.XB2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.O  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.I0  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.I1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.XSL  = \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_3.XAB ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.XA1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.XA2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.XB1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.XB2  = 1'h1;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.O  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.I0  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.I1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.XAB  = \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.XAB ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.XA1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.XA2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.XB1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.XB2  = 1'h1;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O.O  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O.I0  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O.I1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O.I2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O.XSL  = \pulse_remain(9) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O.XAB  = \pulse_remain(8) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O.XA2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O.XB2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O.O  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O.I0  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O.I1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL  = \pulse_remain(15) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB  = \pulse_remain(10) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O.XA1  = 1'h1;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O.XA2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O.XB1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O.XB2  = 1'h0;
  assign \power_dff_Q_D_LUT3_O_5.O  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.XA2  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.O  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.I0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.I1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.XAB  = paused;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.XA1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.XA2  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.XB1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.XB2  = 1'h1;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q.Q  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q.S0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q.S1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q.A  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q.B  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q.C  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q.D  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.O  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.I0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.I1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XSL  = \pulse_remain(15) ;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XAB  = b3_LUT2_I1_O_LUT2_I0_O;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XA1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XA2  = 1'h1;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XB1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q_A_LUT2_O.XB2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.O  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.I0  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.I1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.XSL  = \aclk_dff_Q_D_LUT3_O_I2_LUT2_O.XAB ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.XA1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.XA2  = 1'h1;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.XB1  = 1'h1;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.XB2  = 1'h1;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.O  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.I0  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.I1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.I2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.XA1  = \pulse_remain(15) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.XA2  = \pulse_remain(15) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.XB1  = \pulse_remain(15) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.XB2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.O  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.I0  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.I1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.I2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.XSL  = \pulse_remain(12) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.XAB  = \pulse_remain(11) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.XA2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.XB1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.XB2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.O  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.I0  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.I1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL  = \pulse_remain(14) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB  = \pulse_remain(13) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA1  = 1'h1;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB2  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.XB1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.XB2  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.O  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.O  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.I0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.I1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.XAB  = paused;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.XA1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.XA2  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.XB1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.XB2  = 1'h1;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q.Q  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q.S0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q.S1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q.A  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q.B  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q.C  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q.D  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A_LUT2_O.O  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A_LUT2_O.I0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A_LUT2_O.I1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A_LUT2_O.XSL  = \pulse_remain(14) ;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A_LUT2_O.XAB  = b3_LUT2_I1_O_LUT2_I0_O;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A_LUT2_O.XA1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A_LUT2_O.XA2  = 1'h1;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A_LUT2_O.XB1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q_A_LUT2_O.XB2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.O  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.I0  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.I1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.I2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.XSL  = \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.XAB ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.XAB  = \pulse_remain(13) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.XA1  = \pulse_remain(14) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.XA2  = \pulse_remain(14) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.XB1  = \pulse_remain(14) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O.XB2  = \pulse_remain(14) ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.I0  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.I1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XSL  = \mainclock.a(1) ;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.O  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.I0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.I1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.XAB  = paused;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.XA1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.XA2  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.XB1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.XB2  = 1'h1;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q.Q  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q.S0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q.S1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q.A  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q.B  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q.C  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q.D  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A_LUT2_O.O  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A_LUT2_O.I0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A_LUT2_O.I1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A_LUT2_O.XSL  = \pulse_remain(13) ;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A_LUT2_O.XAB  = b3_LUT2_I1_O_LUT2_I0_O;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A_LUT2_O.XA1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A_LUT2_O.XA2  = 1'h1;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A_LUT2_O.XB1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q_A_LUT2_O.XB2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.O  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.I0  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.I1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.XSL  = \pulse_remain(13) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.XA1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.XA2  = 1'h1;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.XB1  = 1'h1;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.XB2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.O  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.I0  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.I1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.I2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.XSL  = \pulse_remain(12) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.XAB  = \pulse_remain(11) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.XA1  = \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.XSL ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.XA2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.XB1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1_LUT3_O.XB2  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XAB  = \mainclock.a(0) ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XA1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XA2  = 1'h1;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.O  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.I0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.I1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.XAB  = paused;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.XA1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.XA2  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.XB1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.XB2  = 1'h1;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q.Q  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q.S0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q.S1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q.A  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q.B  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q.C  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q.D  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.O  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.I0  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.I1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.I2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.XSL  = \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.XSL ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.XAB  = \pulse_remain(11) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.XA1  = \pulse_remain(12) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.XA2  = \pulse_remain(12) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.XB1  = \pulse_remain(12) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_1.XB2  = \pulse_remain(12) ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XB1  = 1'h0;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0_LUT2_O.XB2  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.XAB  = \mainclock.e_dff_Q_1_D_LUT3_O.XA2 ;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.O  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.I0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.I1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.XSL  = b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.XAB  = paused;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.XA1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.XA2  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.XB1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0.XB2  = 1'h1;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A.Q  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A.S0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A.S1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A.A  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A.B  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A.C  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A.D  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0.O  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0.I0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0.I1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0.I2  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0.XSL  = \b3_LUT2_I1_O_LUT2_I0.XAB ;
  assign \b3_LUT2_I1_O_LUT3_I0.XAB  = \pulse_remain(11) ;
  assign \b3_LUT2_I1_O_LUT3_I0.XA1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0.XA2  = b3_LUT2_I1_O;
  assign \b3_LUT2_I1_O_LUT3_I0.XB1  = b3_LUT2_I1_O;
  assign \b3_LUT2_I1_O_LUT3_I0.XB2  = b3_LUT2_I1_O;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_1.O  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_1.I0  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_1.I1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_1.XSL  = \pulse_remain(11) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_1.XAB  = \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.XSL ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_1.XA1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_1.XA2  = 1'h1;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_1.XB1  = 1'h1;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_1.XB2  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A_LUT2_O.O  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A_LUT2_O.I0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A_LUT2_O.I1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A_LUT2_O.XSL  = \pulse_remain(12) ;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A_LUT2_O.XAB  = b3_LUT2_I1_O_LUT2_I0_O;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A_LUT2_O.XA1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A_LUT2_O.XA2  = 1'h1;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A_LUT2_O.XB1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q_A_LUT2_O.XB2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.O  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.I0  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.I1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.I2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.XSL  = \pulse_remain(10) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.XAB  = \pulse_remain(9) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.XA1  = \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2.XAB ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.XA2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.XB1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0.XB2  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.I1  = 1'h0;
  assign \mainclock.a_dff_Q_1_D_LUT2_O.O  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.O  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.I0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.I1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.XSL  = b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q;
  assign \b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.XAB  = paused;
  assign \b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.XA1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.XA2  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.XB1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A_Q_LUT2_I0.XB2  = 1'h1;
  assign \b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A.Q  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A.S0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A.S1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A.A  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A.B  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A.C  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_1_O_mux4x0_A.D  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_1.O  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_1.I0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_1.I1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_1.I2  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_1.XSL  = \b3_LUT2_I1_O_LUT2_I0.XAB ;
  assign \b3_LUT2_I1_O_LUT3_I0_1.XAB  = \pulse_remain(10) ;
  assign \b3_LUT2_I1_O_LUT3_I0_1.XA1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_1.XA2  = b3_LUT2_I1_O;
  assign \b3_LUT2_I1_O_LUT3_I0_1.XB1  = b3_LUT2_I1_O;
  assign \b3_LUT2_I1_O_LUT3_I0_1.XB2  = b3_LUT2_I1_O;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.O  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.I0  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.I1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.I2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.XSL  = \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2.XAB ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.XAB  = \pulse_remain(9) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.XA1  = \pulse_remain(10) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.XA2  = \pulse_remain(10) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.XB1  = \pulse_remain(10) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT3_O_2.XB2  = \pulse_remain(10) ;
  assign \mainclock.a_dff_Q_1_D_LUT2_O.I0  = 1'h0;
  assign \mainclock.a_dff_Q_1_D_LUT2_O.I1  = 1'h0;
  assign \mainclock.a_dff_Q_1_D_LUT2_O.XSL  = \mainclock.a(2) ;
  assign \b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.O  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.I0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.I1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.XSL  = b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q;
  assign \b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.XAB  = paused;
  assign \b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.XA1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.XA2  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.XB1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A_Q_LUT2_I0.XB2  = 1'h1;
  assign \b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A.Q  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A.S0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A.S1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A.A  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A.B  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A.C  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_2_O_mux4x0_A.D  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2.O  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2.I0  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2.I1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2.XSL  = \pulse_remain(9) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2.XA1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2.XA2  = 1'h1;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2.XB1  = 1'h1;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2.XB2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.O  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.I0  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.I1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.XSL  = \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_3.XAB ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.XAB  = \pulse_remain(8) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.XA1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.XA2  = 1'h1;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.XB1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_I0.XB2  = 1'h0;
  assign \mainclock.a_dff_Q_1_D_LUT2_O.XA1  = 1'h0;
  assign \mainclock.a_dff_Q_1_D_LUT2_O.XA2  = 1'h1;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.O  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.I0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.I1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.XAB  = paused;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.XA1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.XA2  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.XB1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.XB2  = 1'h1;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q.Q  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q.S0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q.S1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q.A  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q.B  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q.C  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q.D  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_3.O  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_3.I0  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_3.I1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_3.XSL  = \pulse_remain(8) ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_3.XA1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_3.XA2  = 1'h1;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_3.XB1  = 1'h1;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_3.XB2  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A_LUT2_O.O  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A_LUT2_O.I0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A_LUT2_O.I1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A_LUT2_O.XSL  = \pulse_remain(8) ;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A_LUT2_O.XAB  = b3_LUT2_I1_O_LUT2_I0_O;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A_LUT2_O.XA1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A_LUT2_O.XA2  = 1'h1;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A_LUT2_O.XB1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q_A_LUT2_O.XB2  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_2.O  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_2.I0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_2.I1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_2.I2  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_2.XSL  = \b3_LUT2_I1_O_LUT2_I0.XAB ;
  assign \b3_LUT2_I1_O_LUT3_I0_2.XAB  = \pulse_remain(9) ;
  assign \b3_LUT2_I1_O_LUT3_I0_2.XA1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_2.XA2  = b3_LUT2_I1_O;
  assign \b3_LUT2_I1_O_LUT3_I0_2.XB1  = b3_LUT2_I1_O;
  assign \b3_LUT2_I1_O_LUT3_I0_2.XB2  = b3_LUT2_I1_O;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.O  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.I0  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.I1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.XSL  = \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.XA1 ;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.XA1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.XA2  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.XB1  = 1'h0;
  assign \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.XB2  = 1'h1;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_C_LUT1_O.O  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_C_LUT1_O.I0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A_LUT2_O.O  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A_LUT2_O.I0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A_LUT2_O.I1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A_LUT2_O.XSL  = \pulse_remain(1) ;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A_LUT2_O.XAB  = b3_LUT2_I1_O_LUT2_I0_O;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A_LUT2_O.XA1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A_LUT2_O.XA2  = 1'h1;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A_LUT2_O.XB1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_A_LUT2_O.XB2  = 1'h0;
  assign \b3_LUT2_I1_O_LUT2_I0.O  = 1'h0;
  assign \b3_LUT2_I1_O_LUT2_I0.I0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT2_I0.I1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT2_I0.XSL  = b3_LUT2_I1_O;
  assign \b3_LUT2_I1_O_LUT2_I0.XA1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT2_I0.XA2  = 1'h1;
  assign \b3_LUT2_I1_O_LUT2_I0.XB1  = 1'h1;
  assign \b3_LUT2_I1_O_LUT2_I0.XB2  = 1'h1;
  assign \b3_LUT2_I1_O_LUT3_I0_5.O  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_5.I0  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_5.I1  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_5.I2  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_5.XSL  = \pulse_remain(2) ;
  assign \b3_LUT2_I1_O_LUT3_I0_5.XAB  = \b3_LUT2_I1_O_LUT2_I0.XAB ;
  assign \b3_LUT2_I1_O_LUT3_I0_5.XA1  = b3_LUT2_I1_O;
  assign \b3_LUT2_I1_O_LUT3_I0_5.XA2  = 1'h0;
  assign \b3_LUT2_I1_O_LUT3_I0_5.XB1  = b3_LUT2_I1_O;
  assign \b3_LUT2_I1_O_LUT3_I0_5.XB2  = b3_LUT2_I1_O;
  assign \b3_LUT2_I1.O  = 1'h0;
  assign \b3_LUT2_I1.I0  = 1'h0;
  assign \b3_LUT2_I1.I1  = 1'h0;
  assign \b3_LUT2_I1.XSL  = b3_prev;
  assign \b3_LUT2_I1.XA1  = 1'h0;
  assign \b3_LUT2_I1.XA2  = 1'h1;
  assign \b3_LUT2_I1.XB1  = 1'h0;
  assign \b3_LUT2_I1.XB2  = 1'h0;
  assign \mainclock.a_dff_Q_1_D_LUT2_O.XB1  = 1'h1;
  assign \mainclock.a_dff_Q_1_D_LUT2_O.XB2  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.O  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.I0  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.I1  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.XSL  = \mainclock.a(1) ;
  assign \mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.XAB  = \mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.XSL ;
  assign \mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.XA1  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.XA2  = 1'h0;
  assign \b1_LUT2_I1.O  = 1'h0;
  assign \b1_LUT2_I1.I0  = 1'h0;
  assign \b1_LUT2_I1.I1  = 1'h0;
  assign \b1_LUT2_I1.XSL  = b1_prev;
  assign \b1_LUT2_I1.XA1  = 1'h0;
  assign \b1_LUT2_I1.XA2  = 1'h1;
  assign \b1_LUT2_I1.XB1  = 1'h0;
  assign \b1_LUT2_I1.XB2  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.XB1  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O.XB2  = 1'h1;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.I0  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.O  = 1'h0;
  assign \mainclock.s1_mux8x0_A_1.H  = 1'h0;
  assign \paused_dffe_Q_D_LUT1_O.O  = 1'h0;
  assign \paused_dffe_Q_D_LUT1_O.I0  = 1'h0;
  assign \b4_LUT2_I1.O  = 1'h0;
  assign \b4_LUT2_I1.I0  = 1'h0;
  assign \b4_LUT2_I1.I1  = 1'h0;
  assign \b4_LUT2_I1.XSL  = b4_prev;
  assign \b4_LUT2_I1.XA1  = 1'h0;
  assign \b4_LUT2_I1.XA2  = 1'h1;
  assign \b4_LUT2_I1.XB1  = 1'h0;
  assign \b4_LUT2_I1.XB2  = 1'h0;
  assign \mainclock.s1_mux8x0_A_1.G  = 1'h0;
  assign \mainclock.s1_mux8x0_A_1.F  = 1'h0;
  assign \mainclock.s1_mux8x0_A_1.E  = 1'h0;
  assign \mainclock.s1_mux8x0_A_1.D  = 1'h0;
  assign \mainclock.s1_mux8x0_A_1.C  = 1'h0;
  assign \mainclock.s1_mux8x0_A_1.B  = 1'h0;
  assign \mainclock.s1_mux8x0_A_1.A  = 1'h0;
  assign \mainclock.s1_mux8x0_A_1.S2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.XA1  = 1'h1;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.XA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.XB2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.XSL  = \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.XSL ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.XAB  = \mux_counter(15) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.XA1  = \mux_counter(16) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.XA2  = \mux_counter(16) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.XB1  = \mux_counter(16) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O_LUT3_I1.XB2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.I3  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TSL  = \mux_counter(14) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.BSL  = \mux_counter(14) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TAB  = \mux_counter(16) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.BAB  = \mux_counter(16) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TBS  = mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TA1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.TB2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.BA1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.BA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.BB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3.BB2  = \mux_counter(15) ;
  assign \mainclock.s1_mux8x0_A_1.S1  = 1'h0;
  assign \mainclock.s1_mux8x0_A_1.S0  = 1'h0;
  assign \mainclock.s1_mux8x0_A_1.Q  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XSL  = mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XAB  = \aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XAB ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XA1  = \mux_counter(14) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XA2  = \mux_counter(14) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT3_I1.XB2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.I3  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TSL  = \mux_counter(13) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.BSL  = \mux_counter(13) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TAB  = \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA1 ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.BAB  = \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA1 ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TBS  = \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.XAB ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TA1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.TB2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.BA1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.BA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.BB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2.BB2  = \mux_counter(12) ;
  assign \mainclock.a_dff_Q_2_D_LUT3_O.O  = 1'h0;
  assign \mainclock.a_dff_Q_2_D_LUT3_O.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.XSL  = mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.XAB  = \aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XAB ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.XA1  = \mux_counter(12) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.XA2  = \mux_counter(12) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I1.XB2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.XSL  = \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA1 ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.XA1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.XA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.XB2  = 1'h1;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.I3  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TSL  = \mux_counter(9) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.BSL  = \mux_counter(9) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TAB  = \mux_counter(8) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.BAB  = \mux_counter(8) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TBS  = \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1_LUT2_O.XAB ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TA1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.TB2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.BA1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.BA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.BB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_I3.BB2  = \mux_counter(7) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.I3  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.TSL  = \mux_counter(4) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.BSL  = \mux_counter(4) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.TAB  = \mux_counter(5) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.BAB  = \mux_counter(5) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.TBS  = \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1_LUT2_O.XAB ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.TA1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.TA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.TB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.TB2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.BA1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.BA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.BB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1_LUT4_O.BB2  = \mux_counter(6) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.I3  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.TSL  = \mux_counter(3) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.BSL  = \mux_counter(3) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.TAB  = \mux_counter(1) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.BAB  = \mux_counter(1) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.TBS  = \mux_counter(0) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.TA1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.TA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.TB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.TB2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.BA1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.BA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.BB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1_LUT4_O.BB2  = \mux_counter(2) ;
  assign \mainclock.a_dff_Q_2_D_LUT3_O.I1  = 1'h0;
  assign \mainclock.a_dff_Q_2_D_LUT3_O.I2  = 1'h0;
  assign \power_dff_Q_D_LUT3_O_3.XB2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_7.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_7.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_7.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_7.XSL  = \mux_counter(0) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_7.XAB  = \aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XAB ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_7.XA1  = 1'h1;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_7.XA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_7.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_7.XB2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O.XA1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O.XA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XA1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL  = \mux_counter(20) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB  = \mux_counter(17) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2  = \mux_counter(21) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.XA1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.XA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.XB2  = 1'h1;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XAB  = \mux_counter(22) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XA2  = \mux_counter(2) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XB2  = 1'h0;
  assign \power_dff_Q_D_LUT3_O_3.XB1  = 1'h0;
  assign \power_dff_Q_D_LUT3_O_3.XA2  = 1'h0;
  assign \power_dff_Q_D_LUT3_O_3.XA1  = \mux_index(1) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.I3  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.TSL  = \mux_counter(21) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.BSL  = \mux_counter(21) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.TAB  = \mux_counter(20) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.BAB  = \mux_counter(20) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.TBS  = \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.XSL ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.TA1  = \mux_counter(22) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.TA2  = \mux_counter(22) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.TB1  = \mux_counter(22) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.TB2  = \mux_counter(22) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.BA1  = \mux_counter(22) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.BA2  = \mux_counter(22) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.BB1  = \mux_counter(22) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O.BB2  = \mux_counter(22) ;
  assign \power_dff_Q_D_LUT3_O_3.XAB  = \mux_index(2) ;
  assign \power_dff_Q_D_LUT3_O_3.XSL  = \mux_index(0) ;
  assign \power_dff_Q_D_LUT3_O_3.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.I3  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.TSL  = \aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XAB ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.BSL  = \aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XAB ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.TAB  = \mux_counter(20) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.BAB  = \mux_counter(20) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.TBS  = \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.XSL ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.TA1  = \mux_counter(21) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.TA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.TB1  = \mux_counter(21) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.TB2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.BA1  = \mux_counter(21) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.BA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.BB1  = \mux_counter(21) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT4_O_1.BB2  = 1'h0;
  assign \power_dff_Q_D_LUT3_O_3.I1  = 1'h0;
  assign \power_dff_Q_D_LUT3_O_3.I0  = 1'h0;
  assign \power_dff_Q_D_LUT3_O_3.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.XAB  = \aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XAB ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.XA1  = \mux_counter(20) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.XA2  = \mux_counter(20) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.XB2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.I3  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.TSL  = \mux_counter(19) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.BSL  = \mux_counter(19) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.TAB  = \mux_counter(18) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.BAB  = \mux_counter(18) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.TBS  = \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.XSL ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.TA1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.TA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.TB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.TB2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.BA1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.BA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.BB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1_LUT4_O.BB2  = \mux_counter(17) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XSL  = \mux_counter(6) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XAB  = \mux_counter(4) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XA1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1_LUT2_O.XB2  = 1'h1;
  assign \power_dff_Q_D_LUT3_O_4.XB2  = 1'h0;
  assign \power_dff_Q_D_LUT3_O_4.XB1  = 1'h0;
  assign \power_dff_Q_D_LUT3_O_4.XA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.XAB  = \aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XAB ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.XA1  = \mux_counter(6) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.XA2  = \mux_counter(6) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.XB2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1_LUT2_O.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1_LUT2_O.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1_LUT2_O.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1_LUT2_O.XSL  = \mux_counter(5) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1_LUT2_O.XAB  = \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3.XAB ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1_LUT2_O.XA1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1_LUT2_O.XA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1_LUT2_O.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1_LUT2_O.XB2  = 1'h1;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XSL  = \mux_counter(16) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XAB  = \mux_counter(13) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XB2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL  = \mux_counter(19) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB  = \mux_counter(18) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XA1  = 1'h1;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0_LUT2_O.XB2  = 1'h0;
  assign \power_dff_Q_D_LUT3_O_4.XA1  = \mux_index(0) ;
  assign \power_dff_Q_D_LUT3_O_4.XAB  = \mux_index(2) ;
  assign \power_dff_Q_D_LUT3_O_4.XSL  = \mux_index(1) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.XAB  = \mux_counter(19) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.XA1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.XA2  = 1'h1;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.XB1  = 1'h1;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.XB2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O.XSL  = \mux_counter(18) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O.XAB  = \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.XSL ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O.XA1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O.XA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0_LUT3_O.XB2  = \mux_counter(17) ;
  assign \power_dff_Q_D_LUT3_O_4.I2  = 1'h0;
  assign \power_dff_Q_D_LUT3_O_4.I1  = 1'h0;
  assign \power_dff_Q_D_LUT3_O_4.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1.XSL  = \mux_counter(17) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1.XAB  = \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.XSL ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1.XA1  = \mux_counter(18) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1.XA2  = \mux_counter(18) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1.XB1  = \mux_counter(18) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_1.XB2  = \mux_counter(18) ;
  assign \power_dff_Q_D_LUT3_O_4.O  = 1'h0;
  assign \power_dff_Q_D_LUT3_O_2.XB2  = 1'h0;
  assign \power_dff_Q_D_LUT3_O_2.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.XSL  = \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.XSL ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.XAB  = \aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XAB ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.XA1  = \mux_counter(17) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.XA2  = \mux_counter(17) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_2.XB2  = 1'h0;
  assign \power_dff_Q_D_LUT3_O_2.XA2  = \mux_index(1) ;
  assign \power_dff_Q_D_LUT3_O_2.XA1  = 1'h0;
  assign \power_dff_Q_D_LUT3_O_2.XAB  = \mux_index(2) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.XSL  = \mux_counter(12) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.XAB  = mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.XA1  = \mux_counter(13) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.XA2  = \mux_counter(13) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.XB1  = \mux_counter(13) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I2.XB2  = \mux_counter(13) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL  = \mux_counter(7) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2  = \mux_counter(12) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL  = \mux_counter(15) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB  = \mux_counter(14) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB2  = 1'h1;
  assign \power_dff_Q_D_LUT3_O_2.XSL  = \mux_index(0) ;
  assign \power_dff_Q_D_LUT3_O_2.I2  = 1'h0;
  assign \power_dff_Q_D_LUT3_O_2.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.XAB  = \aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XAB ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.XA1  = \mux_counter(15) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.XA2  = \mux_counter(15) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.XB2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1.XSL  = \mux_counter(14) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1.XAB  = mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1.XA1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1.XA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1.XB2  = 1'h1;
  assign \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XSL  = \mux_counter(8) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XAB  = \mux_counter(5) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XB2  = 1'h0;
  assign \power_dff_Q_D_LUT3_O_2.I0  = 1'h0;
  assign \power_dff_Q_D_LUT3_O_2.O  = 1'h0;
  assign \mainclock.a_dff_Q_2_D_LUT3_O.XSL  = \mainclock.a_dff_Q_1_D_LUT2_O.XAB ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3.XSL  = \mux_counter(5) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3.XA1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3.XA2  = 1'h1;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3.XB1  = 1'h1;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3.XB2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1_LUT2_O.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1_LUT2_O.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1_LUT2_O.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1_LUT2_O.XSL  = \mux_counter(4) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1_LUT2_O.XA1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1_LUT2_O.XA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1_LUT2_O.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1_LUT2_O.XB2  = 1'h1;
  assign \mainclock.a_dff_Q_2_D_LUT3_O.XA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.XSL  = \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1_LUT2_O.XAB ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.XAB  = \aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XAB ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.XA1  = \mux_counter(4) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.XA2  = \mux_counter(4) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8.XB2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL  = \mux_counter(1) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XAB  = \mux_counter(0) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA1  = 1'h1;
  assign \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0_LUT2_O.XB2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XSL  = \mux_counter(9) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XAB  = \mux_counter(3) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \mainclock.a_dff_Q_2_D_LUT3_O.XB1  = 1'h0;
  assign \mainclock.a_dff_Q_2_D_LUT3_O.XB2  = 1'h0;
  assign \mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.XSL  = \mux_counter(8) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.XAB  = \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2.XAB ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.XA1  = \mux_counter(9) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.XA2  = \mux_counter(9) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.XB1  = \mux_counter(9) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_5.XB2  = \mux_counter(9) ;
  assign \mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2.XSL  = \mux_counter(8) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2.XA1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2.XA2  = 1'h1;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2.XB1  = 1'h1;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2.XB2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1_LUT2_O.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1_LUT2_O.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1_LUT2_O.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1_LUT2_O.XSL  = \mux_counter(7) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1_LUT2_O.XA1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1_LUT2_O.XA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1_LUT2_O.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1_LUT2_O.XB2  = 1'h1;
  assign \mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.XAB  = \mainclock.a(3) ;
  assign \mainclock.s1_mux8x0_A_2.H  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.XSL  = \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1_LUT2_O.XAB ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.XAB  = \aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XAB ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.XA1  = \mux_counter(7) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.XA2  = \mux_counter(7) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6.XB2  = 1'h0;
  assign \mainclock.s1_mux8x0_A_2.G  = 1'h0;
  assign \mainclock.s1_mux8x0_A_2.F  = 1'h0;
  assign \mainclock.s1_mux8x0_A_2.E  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4.XSL  = \mux_counter(3) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4.XA1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4.XA2  = 1'h1;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4.XB1  = 1'h1;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4.XB2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1_LUT3_O.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1_LUT3_O.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1_LUT3_O.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1_LUT3_O.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1_LUT3_O.XSL  = \mux_counter(1) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1_LUT3_O.XAB  = \mux_counter(0) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1_LUT3_O.XA1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1_LUT3_O.XA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1_LUT3_O.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1_LUT3_O.XB2  = \mux_counter(2) ;
  assign \mainclock.s1_mux8x0_A_2.D  = 1'h0;
  assign \mainclock.s1_mux8x0_A_2.C  = 1'h0;
  assign \mainclock.s1_mux8x0_A_2.B  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.XAB  = \aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XAB ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.XA1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.XA2  = 1'h1;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.XB2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0_LUT3_O.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0_LUT3_O.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0_LUT3_O.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0_LUT3_O.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0_LUT3_O.XSL  = \mux_counter(1) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0_LUT3_O.XAB  = \mux_counter(0) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0_LUT3_O.XA1  = \mux_counter(2) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0_LUT3_O.XA2  = \mux_counter(2) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0_LUT3_O.XB1  = \mux_counter(2) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0_LUT3_O.XB2  = \mux_counter(2) ;
  assign \mainclock.s1_mux8x0_A_2.A  = 1'h0;
  assign \mainclock.s1_mux8x0_A_2.S2  = 1'h0;
  assign \mainclock.s1_mux8x0_A_2.S1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_6.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_6.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_6.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_6.XSL  = \mux_counter(1) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_6.XAB  = \mux_counter(0) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_6.XA1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_6.XA2  = 1'h1;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_6.XB1  = 1'h1;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_6.XB2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.XSL  = \mux_counter(11) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.XAB  = \mux_counter(10) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.XA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_O.XB2  = 1'h1;
  assign \mainclock.s1_mux8x0_A_2.S0  = 1'h0;
  assign \mainclock.s1_mux8x0_A_2.Q  = 1'h0;
  assign \mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.XA1  = \mainclock.a(1) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.XAB  = \aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XAB ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.XA1  = mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.XA2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.XB2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_O.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_O.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_O.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_O.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_O.XSL  = \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.XAB ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_O.XAB  = \mux_counter(10) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_O.XA1  = \mux_counter(11) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_O.XA2  = \mux_counter(11) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_O.XB1  = \mux_counter(11) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1_LUT3_O.XB2  = 1'h0;
  assign \mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.XA2  = 1'h0;
  assign \mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.XB1  = \mainclock.a(1) ;
  assign \mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.XB2  = \mainclock.a(1) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.O  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.I0  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.I1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.I2  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.XSL  = \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.XAB ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.XAB  = \aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XAB ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.XA1  = \mux_counter(10) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.XA2  = \mux_counter(10) ;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.XB1  = 1'h0;
  assign \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_4.XB2  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XB1  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XA2  = 1'h0;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XA1  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT3_O.O  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT3_O.I0  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT3_O.I1  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT3_O.I2  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT3_O.XSL  = \mainclock.a(2) ;
  assign \mainclock.a_dff_Q_D_LUT3_O.XAB  = \mainclock.a_dff_Q_1_D_LUT2_O.XAB ;
  assign \mainclock.a_dff_Q_D_LUT3_O.XA2  = \mainclock.a_dff_Q_D_LUT3_O.XA1 ;
  assign \mainclock.a_dff_Q_D_LUT3_O.XB1  = \mainclock.a_dff_Q_D_LUT3_O.XA1 ;
  assign \mainclock.a_dff_Q_D_LUT3_O.XB2  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.O  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.I0  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.I1  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.XSL  = \mainclock.a(3) ;
  assign \mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.XAB  = \mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.XSL ;
  assign \mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.XA1  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.XA2  = 1'h1;
  assign \mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.XB1  = 1'h0;
  assign \mainclock.a_dff_Q_D_LUT3_O_I0_LUT2_O.XB2  = 1'h0;
  assign \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.O  = 1'h0;
  assign \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.I0  = 1'h0;
  assign \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.I1  = 1'h0;
  assign \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.I2  = 1'h0;
  assign \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.XSL  = \mainclock.a_dff_Q_3_D_LUT3_O.XSL ;
  assign \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.XAB  = \mainclock.a_dff_Q_3_D_LUT3_O.XAB ;
  assign \mainclock.s1_mux8x0_A_3.H  = 1'h0;
  assign \mainclock.s1_mux8x0_A_3.G  = 1'h0;
  assign \mainclock.s1_mux8x0_A_3.F  = 1'h0;
  assign \mainclock.s1_mux8x0_A_3.E  = 1'h0;
  assign \mainclock.s1_mux8x0_A_3.D  = 1'h0;
  assign \mainclock.s1_mux8x0_A_3.C  = 1'h0;
  assign \mainclock.s1_mux8x0_A_3.B  = 1'h0;
  assign \mainclock.s1_mux8x0_A_3.A  = 1'h0;
  assign \mainclock.s1_mux8x0_A_3.S2  = 1'h0;
  assign \mainclock.s1_mux8x0_A_3.S1  = 1'h0;
  assign \mainclock.s1_mux8x0_A_3.S0  = 1'h0;
  assign \mainclock.s1_mux8x0_A_3.Q  = 1'h0;
  assign \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.XA1  = 1'h0;
  assign \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.XA2  = 1'h0;
  assign \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.XB1  = 1'h0;
  assign \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_I1.XB2  = \mainclock.a(0) ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XAB  = \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XSL  = \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O.XA2 ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.I2  = 1'h0;
  assign \mainclock.a_dff_Q_3_D_LUT3_O.O  = 1'h0;
  assign \mainclock.a_dff_Q_3_D_LUT3_O.I0  = 1'h0;
  assign \mainclock.a_dff_Q_3_D_LUT3_O.I1  = 1'h0;
  assign aclk_dff_Q_D_LUT3_O_I1 = \aclk_dff_Q_D_LUT3_O.XSL ;
  assign aclk_dff_Q_D_LUT3_O_I2 = \aclk_dff_Q_D_LUT3_O.XAB ;
  assign aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1 = \aclk_dff_Q_D_LUT3_O_I2_LUT2_O.XAB ;
  assign aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1 = \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0.XAB ;
  assign aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1 = \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2.XAB ;
  assign aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_2_I1_LUT3_I0_O = \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.XSL ;
  assign aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1 = \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4.XAB ;
  assign aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1 = \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_4_I1_LUT3_O.XA1 ;
  assign aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_I1 = \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O.XAB ;
  assign aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0 = \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_3.XAB ;
  assign aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O_I0 = \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_O_LUT2_O_5_I1_LUT3_O.XA1 ;
  assign aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1 = \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O.XAB ;
  assign aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0 = \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O.XSL ;
  assign aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O_I0 = \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I0_LUT3_O.XA1 ;
  assign aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1 = \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_I0_I1_LUT3_O.XAB ;
  assign aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O_I0 = \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I1_LUT2_O_I1_LUT3_O.XA1 ;
  assign b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1_I0 = \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_1.XSL ;
  assign b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2_I0 = \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_2.XSL ;
  assign b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3_I0 = \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_3.XSL ;
  assign b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4_I0 = \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_4.XSL ;
  assign b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5_I0 = \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_5.XSL ;
  assign b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6_I0 = \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_6.XSL ;
  assign b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7_I0 = \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_7.XSL ;
  assign b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8_I0 = \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_8.XSL ;
  assign b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1 = \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9.XAB ;
  assign \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_9_I1_mux4x0_Q_C(1)  = 1'h0;
  assign b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O_I0 = \b3_LUT2_I1_O_LUT3_I0_O_mux4x0_A_Q_LUT2_I0_O_LUT2_O.XSL ;
  assign b4_LUT2_I1_O = \b3_LUT2_I1_O_LUT2_I0.XAB ;
  assign \mainclock.a_dff_Q_2_D_LUT3_O_I2  = \mainclock.a_dff_Q_2_D_LUT3_O.XAB ;
  assign \mainclock.a_dff_Q_3_D_LUT3_O_I1  = \mainclock.a_dff_Q_3_D_LUT3_O.XSL ;
  assign \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0  = \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O.XA2 ;
  assign \mainclock.a_dff_Q_D_LUT3_O_I0  = \mainclock.a_dff_Q_D_LUT3_O.XA1 ;
  assign \mainclock.a_dff_Q_D_LUT3_O_I2  = \mainclock.a_dff_Q_1_D_LUT2_O.XAB ;
  assign \mainclock.a_dff_Q_D_LUT3_O_I2_LUT2_O_I1  = \mainclock.a_dff_Q_2_D_LUT3_O_I2_LUT3_O.XSL ;
  assign \mainclock.b_dff_Q_2_D_LUT2_O_I0  = \mainclock.b_dff_Q_2_D_LUT2_O.XSL ;
  assign \mainclock.b_dff_Q_2_D_LUT2_O_I1  = \mainclock.b_dff_Q_2_D_LUT2_O.XAB ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1  = \mainclock.b_dff_Q_2_D_LUT2_O_I0_LUT3_O.XAB ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0  = \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XB2 ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0  = \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.XB2 ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O_I0  = \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I0_LUT3_O.XA1 ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2  = \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1.XAB ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0_O  = \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XAB ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O_I1  = \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT3_O.XSL ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT4_I2_O  = \mainclock.a_dff_Q_3_D_LUT3_O.XAB ;
  assign \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I1  = \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O.XSL ;
  assign \mainclock.b_dff_Q_D_LUT3_O_I0  = \mainclock.b_dff_Q_D_LUT3_O.XA1 ;
  assign \mainclock.b_dff_Q_D_LUT3_O_I2  = \mainclock.b_dff_Q_1_D_LUT3_O.XSL ;
  assign \mainclock.b_dff_Q_D_LUT3_O_I2_LUT3_O_I1  = \mainclock.a_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT2_O.XSL ;
  assign \mainclock.c_dff_Q_1_D_LUT3_O_I0  = \mainclock.c_dff_Q_1_D_LUT3_O.XA2 ;
  assign \mainclock.c_dff_Q_2_D_LUT3_O_I0  = \mainclock.c_dff_Q_1_D_LUT3_O.XSL ;
  assign \mainclock.d_dff_Q_2_D_LUT3_O_I0  = \mainclock.d_dff_Q_1_D_LUT3_O.XAB ;
  assign \mainclock.d_dff_Q_D_LUT3_O_I1  = \mainclock.d_dff_Q_D_LUT3_O.XSL ;
  assign \mainclock.d_dff_Q_D_LUT3_O_I2  = \mainclock.d_dff_Q_D_LUT3_O.XAB ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0  = \mainclock.e_dff_Q_1_D_LUT3_O.XA2 ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0  = \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1.XSL ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2_O  = \mainclock.b_dff_Q_3_D_LUT3_O_I1_LUT3_O_I0_LUT3_I1_O_LUT3_I1_I2_LUT2_I0.XAB ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_I0  = \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2.XB2 ;
  assign \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_O_LUT3_I2_O  = \mainclock.a_dff_Q_2_D_LUT3_O.XA1 ;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1  = \mainclock.e_dff_Q_2_D_LUT3_O_I0_LUT2_I1_I0_LUT4_I2.BSL ;
  assign \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O_I0  = \mainclock.e_dff_Q_D_LUT2_O_I1_LUT2_O.XSL ;
  assign \mainclock.f_dff_Q_D_LUT3_O_I0  = \mainclock.f_dff_Q_D_LUT3_O.XA1 ;
  assign mux_index_dffe_Q_EN = \aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XAB ;
  assign mux_index_dffe_Q_EN_LUT3_O_I0 = \mux_index_dffe_Q_EN_LUT3_O.XB2 ;
  assign mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0 = \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O.XA1 ;
  assign mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_I1 = \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0.XAB ;
  assign mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_I1 = \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0.XSL ;
  assign mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1_I1 = \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.XAB ;
  assign mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1 = \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2.XAB ;
  assign mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1 = \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3.XAB ;
  assign mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4_I1 = \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_4.XAB ;
  assign mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5_I0 = \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_5.XSL ;
  assign mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_I0 = \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O.XSL ;
  assign mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_6_I1 = \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_2_I1_LUT2_O.XAB ;
  assign mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7_I1 = \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_7.XSL ;
  assign mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_8_I1 = \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_3_I1_LUT2_O.XAB ;
  assign mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_I1 = \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O.XSL ;
  assign mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT2_I1_O = \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT3_O_3.XSL ;
  assign mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT4_I2_O_LUT4_I3_O = \mux_index_dffe_Q_EN_LUT3_O_I0_LUT3_O_I0_LUT2_I0_O_LUT3_I0_O_LUT2_O_1.XSL ;
  assign mux_index_dffe_Q_EN_LUT3_O_I1 = \mux_index_dffe_Q_EN_LUT3_O.XSL ;
  assign mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O_I0 = \mux_index_dffe_Q_EN_LUT3_O_I1_LUT3_O.XA1 ;
  assign mux_index_dffe_Q_EN_LUT3_O_I2 = \mux_index_dffe_Q_EN_LUT3_O.XAB ;
  assign mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I0 = \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB2 ;
  assign mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1 = \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XSL ;
  assign mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2 = \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB ;
  assign mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2 = \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O.XAB ;
  assign mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0 = \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.XSL ;
  assign mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O_I0 = \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I0_LUT3_O.XA1 ;
  assign mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1 = \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O.XAB ;
  assign mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O_I1 = \mux_index_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT2_O_I1_LUT3_O.XSL ;
  assign \power_dff_Q_D(5)  = \aclk_dff_Q_D_LUT3_O_I1_LUT2_O.XSL ;
  assign pulse_active_dff_Q_D_LUT2_O_I0 = \pulse_active_dff_Q_D_LUT2_O.XSL ;
  assign pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I0 = \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O.XB2 ;
  assign pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1 = \aclk_dff_Q_D_LUT3_O_I2_LUT2_O_I1_LUT2_O_I0_LUT2_O.XAB ;
  assign pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O_I0 = \pulse_active_dff_Q_D_LUT2_O_I0_mux4x0_Q_C_LUT3_O_I1_LUT3_O.XA1 ;
endmodule
