library IEEE;
use IEEE.std_logic_1164.all;
use ieee.numeric_std.all;

entity keyboard_controller is
  port(
    clkInKb : in     std_logic;
    reset   : in     std_logic;
    dataKb   : in std_logic;
    parity_check : in std_logic;
    scanCode   : out    std_logic_vector(7 downto 0);
    err: out std_logic;
    valid   : out    std_logic
    );
end keyboard_controller;

architecture RTL of keyboard_controller is

  component parity_checker
    port (
      data   : in  std_logic_vector(7 downto 0);
      parity_bit : out std_logic);
  end component;

  type StateType is (IDLE,START,B0,B1,B2,B3,B4,B5,B6,B7,STOP,ERR);
  signal State : StateType;
  signal NextState : StateType;

begin  -- RTL

  parity_checker: parity
    port map(
      data => dataKb,
      parity_bitma => parity_check
      );

  FSM: process (clkInKb, reset)
  begin  -- process FSM
    if reset = '0' then                 -- asynchronous reset (active low)
      State<=IDLE;
    elsif clkInKb'event and clkInKb = '0' then  -- rising clock edge
      State<=NextState;
    end if;
  end process FSM;

  STATES: process (State,dataKb)
  begin  -- process STATES
    NextState<=State;
    valid<='0';
    err<='0';
    case State is
      when IDLE =>
        if dataKb='0' then
          NextState<=START;
        end if;
      when START =>
        NextState<=B0;
        scanCode(0)<=dataKb;
      when B0 =>
        NextState<=B1;
        scanCode(1)<=dataKb;
      when B1 =>
        NextState<=B2;
        scanCode(2)<=dataKb;
      when B2 =>
        NextState<=B3;
        scanCode(3)<=dataKb;
      when B3 =>
        NextState<=B4;
        scanCode(4)<=dataKb;
      when B4 =>
        NextState<=B5;
        scanCode(5)<=dataKb;
      when B5 =>
        NextState<=B6;
        scanCode(6)<=dataKb;
      when B6 =>
        NextState<=B7;
        scanCode(7)<=dataKb;
      when B7 =>
        if parity_check=dataKb then
          NextState<=STOP;
        else
          NextState<=ERR;
        end if;
      when STOP =>
        if dataKb='1' then
          valid<='1';
          NextState<=IDLE;
        else
          NextState<=ERR;
        end if;
      when ERR =>
        err<='1';
        NextState<=IDLE;
      when others => null;
    end case;
  end process STATES;

end RTL;
