Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May 18 10:06:59 2021
| Host         : LAPTOP-2OPCD7I5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dvi_pass_top_timing_summary_routed.rpt -pb dvi_pass_top_timing_summary_routed.pb -rpx dvi_pass_top_timing_summary_routed.rpx -warn_on_violation
| Design       : dvi_pass_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (552)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1135)
5. checking no_input_delay (6)
6. checking no_output_delay (5)
7. checking multiple_clock (157)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (552)
--------------------------
 There are 552 register/latch pins with no clock driven by root clock pin: tmds_rx_clk_p_i (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1135)
---------------------------------------------------
 There are 1129 pins that are not constrained for maximum delay. (HIGH)

 There are 6 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (157)
--------------------------------
 There are 157 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.934        0.000                      0                  342        0.057        0.000                      0                  342        0.264        0.000                       0                   164  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
sys_clk_pin                     {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_125M_200M_1  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_125M_200M_1  {0.000 4.000}        8.000           125.000         
sysclk_i                        {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_125M_200M    {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_125M_200M    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                       2.000        0.000                       0                     1  
  clk_out1_clk_wiz_125M_200M_1        0.935        0.000                      0                  339        0.122        0.000                      0                  339        0.264        0.000                       0                   160  
  clkfbout_clk_wiz_125M_200M_1                                                                                                                                                    5.845        0.000                       0                     3  
sysclk_i                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_clk_wiz_125M_200M          0.934        0.000                      0                  339        0.122        0.000                      0                  339        0.264        0.000                       0                   160  
  clkfbout_clk_wiz_125M_200M                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_125M_200M    clk_out1_clk_wiz_125M_200M_1        0.934        0.000                      0                  339        0.057        0.000                      0                  339  
clk_out1_clk_wiz_125M_200M_1  clk_out1_clk_wiz_125M_200M          0.934        0.000                      0                  339        0.057        0.000                      0                  339  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    ----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**             clk_out1_clk_wiz_125M_200M    clk_out1_clk_wiz_125M_200M          2.229        0.000                      0                    3        0.460        0.000                      0                    3  
**async_default**             clk_out1_clk_wiz_125M_200M_1  clk_out1_clk_wiz_125M_200M          2.229        0.000                      0                    3        0.395        0.000                      0                    3  
**async_default**             clk_out1_clk_wiz_125M_200M    clk_out1_clk_wiz_125M_200M_1        2.229        0.000                      0                    3        0.395        0.000                      0                    3  
**async_default**             clk_out1_clk_wiz_125M_200M_1  clk_out1_clk_wiz_125M_200M_1        2.229        0.000                      0                    3        0.460        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_125M_200M_1
  To Clock:  clk_out1_clk_wiz_125M_200M_1

Setup :            0  Failing Endpoints,  Worst Slack        0.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.182ns (29.171%)  route 2.870ns (70.829%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 2.998 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.865    -2.359    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.456    -1.903 f  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/Q
                         net (fo=4, routed)           0.878    -1.025    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]
    SLICE_X110Y92        LUT3 (Prop_lut3_I1_O)        0.152    -0.873 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_4/O
                         net (fo=2, routed)           0.783    -0.090    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.326     0.236 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.635     0.871    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X111Y91        LUT4 (Prop_lut4_I2_O)        0.124     0.995 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.574     1.569    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X112Y91        LUT3 (Prop_lut3_I1_O)        0.124     1.693 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.693    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_0
    SLICE_X112Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.685     2.998    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X112Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.383     2.615    
                         clock uncertainty           -0.065     2.550    
    SLICE_X112Y91        FDRE (Setup_fdre_C_D)        0.077     2.627    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.627    
                         arrival time                          -1.693    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.972ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 1.182ns (29.797%)  route 2.785ns (70.203%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 2.998 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.865    -2.359    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.456    -1.903 f  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/Q
                         net (fo=4, routed)           0.878    -1.025    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]
    SLICE_X110Y92        LUT3 (Prop_lut3_I1_O)        0.152    -0.873 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_4/O
                         net (fo=2, routed)           0.783    -0.090    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.326     0.236 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.635     0.871    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X111Y91        LUT4 (Prop_lut4_I2_O)        0.124     0.995 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.489     1.484    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X111Y92        LUT6 (Prop_lut6_I4_O)        0.124     1.608 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.608    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X111Y92        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.685     2.998    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y92        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.383     2.615    
                         clock uncertainty           -0.065     2.550    
    SLICE_X111Y92        FDRE (Setup_fdre_C_D)        0.029     2.579    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.579    
                         arrival time                          -1.608    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 1.056ns (28.452%)  route 2.656ns (71.548%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 2.997 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456    -1.904 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.927    -0.977    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X111Y91        LUT2 (Prop_lut2_I0_O)        0.150    -0.827 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.872     0.045    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X112Y91        LUT6 (Prop_lut6_I1_O)        0.326     0.371 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.324     0.695    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I0_O)        0.124     0.819 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.532     1.351    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.684     2.997    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.383     2.614    
                         clock uncertainty           -0.065     2.549    
    SLICE_X111Y89        FDRE (Setup_fdre_C_CE)      -0.205     2.344    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.344    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 1.056ns (28.452%)  route 2.656ns (71.548%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 2.997 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456    -1.904 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.927    -0.977    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X111Y91        LUT2 (Prop_lut2_I0_O)        0.150    -0.827 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.872     0.045    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X112Y91        LUT6 (Prop_lut6_I1_O)        0.326     0.371 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.324     0.695    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I0_O)        0.124     0.819 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.532     1.351    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.684     2.997    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.383     2.614    
                         clock uncertainty           -0.065     2.549    
    SLICE_X111Y89        FDRE (Setup_fdre_C_CE)      -0.205     2.344    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.344    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 1.056ns (28.452%)  route 2.656ns (71.548%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 2.997 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456    -1.904 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.927    -0.977    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X111Y91        LUT2 (Prop_lut2_I0_O)        0.150    -0.827 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.872     0.045    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X112Y91        LUT6 (Prop_lut6_I1_O)        0.326     0.371 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.324     0.695    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I0_O)        0.124     0.819 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.532     1.351    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.684     2.997    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.383     2.614    
                         clock uncertainty           -0.065     2.549    
    SLICE_X111Y89        FDRE (Setup_fdre_C_CE)      -0.205     2.344    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.344    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 1.056ns (28.452%)  route 2.656ns (71.548%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 2.997 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456    -1.904 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.927    -0.977    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X111Y91        LUT2 (Prop_lut2_I0_O)        0.150    -0.827 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.872     0.045    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X112Y91        LUT6 (Prop_lut6_I1_O)        0.326     0.371 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.324     0.695    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I0_O)        0.124     0.819 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.532     1.351    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.684     2.997    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.383     2.614    
                         clock uncertainty           -0.065     2.549    
    SLICE_X111Y89        FDRE (Setup_fdre_C_CE)      -0.205     2.344    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.344    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 1.056ns (28.452%)  route 2.656ns (71.548%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 2.997 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456    -1.904 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.927    -0.977    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X111Y91        LUT2 (Prop_lut2_I0_O)        0.150    -0.827 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.872     0.045    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X112Y91        LUT6 (Prop_lut6_I1_O)        0.326     0.371 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.324     0.695    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I0_O)        0.124     0.819 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.532     1.351    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.684     2.997    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.383     2.614    
                         clock uncertainty           -0.065     2.549    
    SLICE_X111Y89        FDRE (Setup_fdre_C_CE)      -0.205     2.344    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.344    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             0.993ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 1.056ns (28.452%)  route 2.656ns (71.548%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 2.997 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456    -1.904 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.927    -0.977    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X111Y91        LUT2 (Prop_lut2_I0_O)        0.150    -0.827 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.872     0.045    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X112Y91        LUT6 (Prop_lut6_I1_O)        0.326     0.371 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.324     0.695    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I0_O)        0.124     0.819 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.532     1.351    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.684     2.997    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism             -0.383     2.614    
                         clock uncertainty           -0.065     2.549    
    SLICE_X111Y89        FDRE (Setup_fdre_C_CE)      -0.205     2.344    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          2.344    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 1.182ns (29.993%)  route 2.759ns (70.007%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 2.997 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.865    -2.359    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.456    -1.903 f  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/Q
                         net (fo=4, routed)           0.878    -1.025    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]
    SLICE_X110Y92        LUT3 (Prop_lut3_I1_O)        0.152    -0.873 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_4/O
                         net (fo=2, routed)           0.783    -0.090    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.326     0.236 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.635     0.871    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X111Y91        LUT4 (Prop_lut4_I2_O)        0.124     0.995 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.463     1.458    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X112Y90        LUT5 (Prop_lut5_I3_O)        0.124     1.582 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.582    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1_n_0
    SLICE_X112Y90        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.684     2.997    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X112Y90        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism             -0.383     2.614    
                         clock uncertainty           -0.065     2.549    
    SLICE_X112Y90        FDRE (Setup_fdre_C_D)        0.077     2.626    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.626    
                         arrival time                          -1.582    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 1.014ns (27.650%)  route 2.653ns (72.350%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.774    -2.450    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X102Y68        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y68        FDRE (Prop_fdre_C_Q)         0.518    -1.932 f  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[23]/Q
                         net (fo=2, routed)           0.728    -1.204    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23]
    SLICE_X103Y67        LUT4 (Prop_lut4_I2_O)        0.124    -1.080 r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.409    -0.672    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_0
    SLICE_X103Y65        LUT5 (Prop_lut5_I4_O)        0.124    -0.548 r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.433    -0.115    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_0
    SLICE_X103Y65        LUT6 (Prop_lut6_I5_O)        0.124     0.009 r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.415     0.425    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X103Y66        LUT6 (Prop_lut6_I0_O)        0.124     0.549 r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.668     1.217    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/sel
    SLICE_X102Y68        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.599     2.912    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X102Y68        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
                         clock pessimism             -0.362     2.550    
                         clock uncertainty           -0.065     2.485    
    SLICE_X102Y68        FDRE (Setup_fdre_C_CE)      -0.169     2.316    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          2.316    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                  1.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.601    -0.578    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X103Y68        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y68        FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.382    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X103Y68        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.869    -0.350    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X103Y68        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.578    
    SLICE_X103Y68        FDPE (Hold_fdpe_C_D)         0.075    -0.503    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.630    -0.549    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X111Y82        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.353    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X111Y82        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.900    -0.319    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X111Y82        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.549    
    SLICE_X111Y82        FDRE (Hold_fdre_C_D)         0.075    -0.474    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.164    -0.392 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.337    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.556    
    SLICE_X112Y75        FDPE (Hold_fdpe_C_D)         0.060    -0.496    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.719    -0.460    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.164    -0.296 r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.240    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.995    -0.224    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.460    
    SLICE_X112Y102       FDPE (Hold_fdpe_C_D)         0.060    -0.400    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.624    -0.555    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X112Y73        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y73        FDRE (Prop_fdre_C_Q)         0.164    -0.391 r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.336    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X112Y73        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.893    -0.326    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X112Y73        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
    SLICE_X112Y73        FDRE (Hold_fdre_C_D)         0.060    -0.495    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.629    -0.550    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X108Y67        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y67        FDPE (Prop_fdpe_C_Q)         0.164    -0.386 r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.331    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X108Y67        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.897    -0.322    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X108Y67        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.550    
    SLICE_X108Y67        FDPE (Hold_fdpe_C_D)         0.060    -0.490    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.626    -0.553    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.164    -0.389 r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.334    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.895    -0.324    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.553    
    SLICE_X112Y77        FDPE (Hold_fdpe_C_D)         0.060    -0.493    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y75        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.303    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Locked_q_reg_n_0_[0]
    SLICE_X113Y76        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.893    -0.326    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y76        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.542    
    SLICE_X113Y76        FDCE (Hold_fdce_C_D)         0.070    -0.472    dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.626    -0.553    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.128    -0.425 r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.054    -0.371    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X113Y77        LUT2 (Prop_lut2_I1_O)        0.099    -0.272 r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X113Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.895    -0.324    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.230    -0.553    
    SLICE_X113Y77        FDPE (Hold_fdpe_C_D)         0.091    -0.462    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.661%)  route 0.154ns (45.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.631    -0.548    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X109Y86        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/Q
                         net (fo=2, routed)           0.154    -0.253    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg_0
    SLICE_X108Y87        LUT6 (Prop_lut6_I0_O)        0.045    -0.208 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0/O
                         net (fo=1, routed)           0.000    -0.208    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0_n_0
    SLICE_X108Y87        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.901    -0.318    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X108Y87        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                         clock pessimism             -0.215    -0.532    
    SLICE_X108Y87        FDRE (Hold_fdre_C_D)         0.120    -0.412    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_125M_200M_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clkwiz_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  dvi2rgb_inst/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   clkwiz_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X106Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X106Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X106Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X106Y66    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X106Y66    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[17]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X106Y66    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X106Y66    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  dvi2rgb_inst/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y62    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y62    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X112Y71    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X112Y71    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y67    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y67    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y67    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y67    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y68    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y68    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y68    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_125M_200M_1
  To Clock:  clkfbout_clk_wiz_125M_200M_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_125M_200M_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clkwiz_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18  clkwiz_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk_i
  To Clock:  sysclk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_i
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_125M_200M
  To Clock:  clk_out1_clk_wiz_125M_200M

Setup :            0  Failing Endpoints,  Worst Slack        0.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.182ns (29.171%)  route 2.870ns (70.829%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 2.998 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.865    -2.359    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.456    -1.903 f  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/Q
                         net (fo=4, routed)           0.878    -1.025    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]
    SLICE_X110Y92        LUT3 (Prop_lut3_I1_O)        0.152    -0.873 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_4/O
                         net (fo=2, routed)           0.783    -0.090    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.326     0.236 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.635     0.871    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X111Y91        LUT4 (Prop_lut4_I2_O)        0.124     0.995 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.574     1.569    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X112Y91        LUT3 (Prop_lut3_I1_O)        0.124     1.693 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.693    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_0
    SLICE_X112Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.685     2.998    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X112Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.383     2.615    
                         clock uncertainty           -0.065     2.550    
    SLICE_X112Y91        FDRE (Setup_fdre_C_D)        0.077     2.627    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.627    
                         arrival time                          -1.693    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 1.182ns (29.797%)  route 2.785ns (70.203%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 2.998 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.865    -2.359    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.456    -1.903 f  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/Q
                         net (fo=4, routed)           0.878    -1.025    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]
    SLICE_X110Y92        LUT3 (Prop_lut3_I1_O)        0.152    -0.873 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_4/O
                         net (fo=2, routed)           0.783    -0.090    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.326     0.236 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.635     0.871    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X111Y91        LUT4 (Prop_lut4_I2_O)        0.124     0.995 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.489     1.484    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X111Y92        LUT6 (Prop_lut6_I4_O)        0.124     1.608 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.608    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X111Y92        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.685     2.998    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y92        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.383     2.615    
                         clock uncertainty           -0.065     2.550    
    SLICE_X111Y92        FDRE (Setup_fdre_C_D)        0.029     2.579    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.579    
                         arrival time                          -1.608    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 1.056ns (28.452%)  route 2.656ns (71.548%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 2.997 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456    -1.904 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.927    -0.977    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X111Y91        LUT2 (Prop_lut2_I0_O)        0.150    -0.827 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.872     0.045    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X112Y91        LUT6 (Prop_lut6_I1_O)        0.326     0.371 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.324     0.695    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I0_O)        0.124     0.819 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.532     1.351    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.684     2.997    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.383     2.614    
                         clock uncertainty           -0.065     2.549    
    SLICE_X111Y89        FDRE (Setup_fdre_C_CE)      -0.205     2.344    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.344    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 1.056ns (28.452%)  route 2.656ns (71.548%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 2.997 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456    -1.904 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.927    -0.977    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X111Y91        LUT2 (Prop_lut2_I0_O)        0.150    -0.827 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.872     0.045    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X112Y91        LUT6 (Prop_lut6_I1_O)        0.326     0.371 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.324     0.695    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I0_O)        0.124     0.819 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.532     1.351    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.684     2.997    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.383     2.614    
                         clock uncertainty           -0.065     2.549    
    SLICE_X111Y89        FDRE (Setup_fdre_C_CE)      -0.205     2.344    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.344    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 1.056ns (28.452%)  route 2.656ns (71.548%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 2.997 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456    -1.904 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.927    -0.977    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X111Y91        LUT2 (Prop_lut2_I0_O)        0.150    -0.827 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.872     0.045    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X112Y91        LUT6 (Prop_lut6_I1_O)        0.326     0.371 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.324     0.695    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I0_O)        0.124     0.819 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.532     1.351    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.684     2.997    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.383     2.614    
                         clock uncertainty           -0.065     2.549    
    SLICE_X111Y89        FDRE (Setup_fdre_C_CE)      -0.205     2.344    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.344    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 1.056ns (28.452%)  route 2.656ns (71.548%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 2.997 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456    -1.904 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.927    -0.977    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X111Y91        LUT2 (Prop_lut2_I0_O)        0.150    -0.827 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.872     0.045    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X112Y91        LUT6 (Prop_lut6_I1_O)        0.326     0.371 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.324     0.695    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I0_O)        0.124     0.819 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.532     1.351    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.684     2.997    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.383     2.614    
                         clock uncertainty           -0.065     2.549    
    SLICE_X111Y89        FDRE (Setup_fdre_C_CE)      -0.205     2.344    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.344    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 1.056ns (28.452%)  route 2.656ns (71.548%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 2.997 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456    -1.904 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.927    -0.977    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X111Y91        LUT2 (Prop_lut2_I0_O)        0.150    -0.827 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.872     0.045    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X112Y91        LUT6 (Prop_lut6_I1_O)        0.326     0.371 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.324     0.695    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I0_O)        0.124     0.819 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.532     1.351    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.684     2.997    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.383     2.614    
                         clock uncertainty           -0.065     2.549    
    SLICE_X111Y89        FDRE (Setup_fdre_C_CE)      -0.205     2.344    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.344    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 1.056ns (28.452%)  route 2.656ns (71.548%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 2.997 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456    -1.904 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.927    -0.977    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X111Y91        LUT2 (Prop_lut2_I0_O)        0.150    -0.827 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.872     0.045    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X112Y91        LUT6 (Prop_lut6_I1_O)        0.326     0.371 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.324     0.695    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I0_O)        0.124     0.819 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.532     1.351    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.684     2.997    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism             -0.383     2.614    
                         clock uncertainty           -0.065     2.549    
    SLICE_X111Y89        FDRE (Setup_fdre_C_CE)      -0.205     2.344    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          2.344    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 1.182ns (29.993%)  route 2.759ns (70.007%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 2.997 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.865    -2.359    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.456    -1.903 f  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/Q
                         net (fo=4, routed)           0.878    -1.025    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]
    SLICE_X110Y92        LUT3 (Prop_lut3_I1_O)        0.152    -0.873 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_4/O
                         net (fo=2, routed)           0.783    -0.090    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.326     0.236 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.635     0.871    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X111Y91        LUT4 (Prop_lut4_I2_O)        0.124     0.995 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.463     1.458    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X112Y90        LUT5 (Prop_lut5_I3_O)        0.124     1.582 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.582    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1_n_0
    SLICE_X112Y90        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.684     2.997    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X112Y90        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism             -0.383     2.614    
                         clock uncertainty           -0.065     2.549    
    SLICE_X112Y90        FDRE (Setup_fdre_C_D)        0.077     2.626    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.626    
                         arrival time                          -1.582    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 1.014ns (27.650%)  route 2.653ns (72.350%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.774    -2.450    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X102Y68        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y68        FDRE (Prop_fdre_C_Q)         0.518    -1.932 f  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[23]/Q
                         net (fo=2, routed)           0.728    -1.204    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23]
    SLICE_X103Y67        LUT4 (Prop_lut4_I2_O)        0.124    -1.080 r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.409    -0.672    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_0
    SLICE_X103Y65        LUT5 (Prop_lut5_I4_O)        0.124    -0.548 r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.433    -0.115    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_0
    SLICE_X103Y65        LUT6 (Prop_lut6_I5_O)        0.124     0.009 r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.415     0.425    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X103Y66        LUT6 (Prop_lut6_I0_O)        0.124     0.549 r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.668     1.217    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/sel
    SLICE_X102Y68        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.599     2.912    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X102Y68        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
                         clock pessimism             -0.362     2.550    
                         clock uncertainty           -0.065     2.485    
    SLICE_X102Y68        FDRE (Setup_fdre_C_CE)      -0.169     2.316    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          2.316    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                  1.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.601    -0.578    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X103Y68        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y68        FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.382    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X103Y68        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.869    -0.350    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X103Y68        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.578    
    SLICE_X103Y68        FDPE (Hold_fdpe_C_D)         0.075    -0.503    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.630    -0.549    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X111Y82        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.353    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X111Y82        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.900    -0.319    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X111Y82        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.549    
    SLICE_X111Y82        FDRE (Hold_fdre_C_D)         0.075    -0.474    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.164    -0.392 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.337    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.556    
    SLICE_X112Y75        FDPE (Hold_fdpe_C_D)         0.060    -0.496    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.719    -0.460    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.164    -0.296 r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.240    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.995    -0.224    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.460    
    SLICE_X112Y102       FDPE (Hold_fdpe_C_D)         0.060    -0.400    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.624    -0.555    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X112Y73        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y73        FDRE (Prop_fdre_C_Q)         0.164    -0.391 r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.336    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X112Y73        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.893    -0.326    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X112Y73        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
    SLICE_X112Y73        FDRE (Hold_fdre_C_D)         0.060    -0.495    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.629    -0.550    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X108Y67        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y67        FDPE (Prop_fdpe_C_Q)         0.164    -0.386 r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.331    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X108Y67        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.897    -0.322    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X108Y67        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.550    
    SLICE_X108Y67        FDPE (Hold_fdpe_C_D)         0.060    -0.490    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.626    -0.553    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.164    -0.389 r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.334    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.895    -0.324    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.553    
    SLICE_X112Y77        FDPE (Hold_fdpe_C_D)         0.060    -0.493    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y75        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.303    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Locked_q_reg_n_0_[0]
    SLICE_X113Y76        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.893    -0.326    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y76        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.542    
    SLICE_X113Y76        FDCE (Hold_fdce_C_D)         0.070    -0.472    dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.626    -0.553    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.128    -0.425 r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.054    -0.371    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X113Y77        LUT2 (Prop_lut2_I1_O)        0.099    -0.272 r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X113Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.895    -0.324    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.230    -0.553    
    SLICE_X113Y77        FDPE (Hold_fdpe_C_D)         0.091    -0.462    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.661%)  route 0.154ns (45.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.631    -0.548    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X109Y86        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/Q
                         net (fo=2, routed)           0.154    -0.253    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg_0
    SLICE_X108Y87        LUT6 (Prop_lut6_I0_O)        0.045    -0.208 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0/O
                         net (fo=1, routed)           0.000    -0.208    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0_n_0
    SLICE_X108Y87        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.901    -0.318    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X108Y87        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                         clock pessimism             -0.215    -0.532    
    SLICE_X108Y87        FDRE (Hold_fdre_C_D)         0.120    -0.412    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_125M_200M
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clkwiz_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  dvi2rgb_inst/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   clkwiz_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X106Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X106Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X106Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X106Y66    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X106Y66    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[17]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X106Y66    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X106Y66    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  dvi2rgb_inst/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y62    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y62    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X112Y71    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X112Y71    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y65    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y67    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y67    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y67    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X106Y67    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y68    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y68    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X102Y68    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_125M_200M
  To Clock:  clkfbout_clk_wiz_125M_200M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_125M_200M
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clkwiz_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18  clkwiz_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  clkwiz_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_125M_200M
  To Clock:  clk_out1_clk_wiz_125M_200M_1

Setup :            0  Failing Endpoints,  Worst Slack        0.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.182ns (29.171%)  route 2.870ns (70.829%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 2.998 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.865    -2.359    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.456    -1.903 f  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/Q
                         net (fo=4, routed)           0.878    -1.025    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]
    SLICE_X110Y92        LUT3 (Prop_lut3_I1_O)        0.152    -0.873 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_4/O
                         net (fo=2, routed)           0.783    -0.090    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.326     0.236 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.635     0.871    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X111Y91        LUT4 (Prop_lut4_I2_O)        0.124     0.995 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.574     1.569    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X112Y91        LUT3 (Prop_lut3_I1_O)        0.124     1.693 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.693    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_0
    SLICE_X112Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.685     2.998    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X112Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.383     2.615    
                         clock uncertainty           -0.065     2.550    
    SLICE_X112Y91        FDRE (Setup_fdre_C_D)        0.077     2.627    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.627    
                         arrival time                          -1.693    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 1.182ns (29.797%)  route 2.785ns (70.203%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 2.998 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.865    -2.359    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.456    -1.903 f  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/Q
                         net (fo=4, routed)           0.878    -1.025    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]
    SLICE_X110Y92        LUT3 (Prop_lut3_I1_O)        0.152    -0.873 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_4/O
                         net (fo=2, routed)           0.783    -0.090    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.326     0.236 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.635     0.871    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X111Y91        LUT4 (Prop_lut4_I2_O)        0.124     0.995 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.489     1.484    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X111Y92        LUT6 (Prop_lut6_I4_O)        0.124     1.608 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.608    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X111Y92        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.685     2.998    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y92        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.383     2.615    
                         clock uncertainty           -0.065     2.550    
    SLICE_X111Y92        FDRE (Setup_fdre_C_D)        0.029     2.579    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.579    
                         arrival time                          -1.608    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 1.056ns (28.452%)  route 2.656ns (71.548%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 2.997 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456    -1.904 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.927    -0.977    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X111Y91        LUT2 (Prop_lut2_I0_O)        0.150    -0.827 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.872     0.045    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X112Y91        LUT6 (Prop_lut6_I1_O)        0.326     0.371 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.324     0.695    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I0_O)        0.124     0.819 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.532     1.351    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.684     2.997    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.383     2.614    
                         clock uncertainty           -0.065     2.549    
    SLICE_X111Y89        FDRE (Setup_fdre_C_CE)      -0.205     2.344    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.344    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 1.056ns (28.452%)  route 2.656ns (71.548%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 2.997 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456    -1.904 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.927    -0.977    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X111Y91        LUT2 (Prop_lut2_I0_O)        0.150    -0.827 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.872     0.045    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X112Y91        LUT6 (Prop_lut6_I1_O)        0.326     0.371 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.324     0.695    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I0_O)        0.124     0.819 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.532     1.351    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.684     2.997    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.383     2.614    
                         clock uncertainty           -0.065     2.549    
    SLICE_X111Y89        FDRE (Setup_fdre_C_CE)      -0.205     2.344    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.344    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 1.056ns (28.452%)  route 2.656ns (71.548%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 2.997 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456    -1.904 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.927    -0.977    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X111Y91        LUT2 (Prop_lut2_I0_O)        0.150    -0.827 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.872     0.045    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X112Y91        LUT6 (Prop_lut6_I1_O)        0.326     0.371 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.324     0.695    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I0_O)        0.124     0.819 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.532     1.351    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.684     2.997    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.383     2.614    
                         clock uncertainty           -0.065     2.549    
    SLICE_X111Y89        FDRE (Setup_fdre_C_CE)      -0.205     2.344    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.344    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 1.056ns (28.452%)  route 2.656ns (71.548%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 2.997 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456    -1.904 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.927    -0.977    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X111Y91        LUT2 (Prop_lut2_I0_O)        0.150    -0.827 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.872     0.045    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X112Y91        LUT6 (Prop_lut6_I1_O)        0.326     0.371 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.324     0.695    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I0_O)        0.124     0.819 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.532     1.351    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.684     2.997    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.383     2.614    
                         clock uncertainty           -0.065     2.549    
    SLICE_X111Y89        FDRE (Setup_fdre_C_CE)      -0.205     2.344    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.344    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 1.056ns (28.452%)  route 2.656ns (71.548%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 2.997 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456    -1.904 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.927    -0.977    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X111Y91        LUT2 (Prop_lut2_I0_O)        0.150    -0.827 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.872     0.045    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X112Y91        LUT6 (Prop_lut6_I1_O)        0.326     0.371 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.324     0.695    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I0_O)        0.124     0.819 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.532     1.351    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.684     2.997    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.383     2.614    
                         clock uncertainty           -0.065     2.549    
    SLICE_X111Y89        FDRE (Setup_fdre_C_CE)      -0.205     2.344    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.344    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 1.056ns (28.452%)  route 2.656ns (71.548%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 2.997 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456    -1.904 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.927    -0.977    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X111Y91        LUT2 (Prop_lut2_I0_O)        0.150    -0.827 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.872     0.045    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X112Y91        LUT6 (Prop_lut6_I1_O)        0.326     0.371 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.324     0.695    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I0_O)        0.124     0.819 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.532     1.351    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.684     2.997    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism             -0.383     2.614    
                         clock uncertainty           -0.065     2.549    
    SLICE_X111Y89        FDRE (Setup_fdre_C_CE)      -0.205     2.344    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          2.344    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 1.182ns (29.993%)  route 2.759ns (70.007%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 2.997 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.865    -2.359    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.456    -1.903 f  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/Q
                         net (fo=4, routed)           0.878    -1.025    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]
    SLICE_X110Y92        LUT3 (Prop_lut3_I1_O)        0.152    -0.873 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_4/O
                         net (fo=2, routed)           0.783    -0.090    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.326     0.236 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.635     0.871    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X111Y91        LUT4 (Prop_lut4_I2_O)        0.124     0.995 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.463     1.458    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X112Y90        LUT5 (Prop_lut5_I3_O)        0.124     1.582 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.582    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1_n_0
    SLICE_X112Y90        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.684     2.997    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X112Y90        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism             -0.383     2.614    
                         clock uncertainty           -0.065     2.549    
    SLICE_X112Y90        FDRE (Setup_fdre_C_D)        0.077     2.626    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.626    
                         arrival time                          -1.582    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 1.014ns (27.650%)  route 2.653ns (72.350%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.774    -2.450    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X102Y68        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y68        FDRE (Prop_fdre_C_Q)         0.518    -1.932 f  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[23]/Q
                         net (fo=2, routed)           0.728    -1.204    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23]
    SLICE_X103Y67        LUT4 (Prop_lut4_I2_O)        0.124    -1.080 r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.409    -0.672    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_0
    SLICE_X103Y65        LUT5 (Prop_lut5_I4_O)        0.124    -0.548 r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.433    -0.115    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_0
    SLICE_X103Y65        LUT6 (Prop_lut6_I5_O)        0.124     0.009 r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.415     0.425    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X103Y66        LUT6 (Prop_lut6_I0_O)        0.124     0.549 r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.668     1.217    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/sel
    SLICE_X102Y68        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.599     2.912    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X102Y68        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
                         clock pessimism             -0.362     2.550    
                         clock uncertainty           -0.065     2.485    
    SLICE_X102Y68        FDRE (Setup_fdre_C_CE)      -0.169     2.316    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          2.316    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                  1.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.601    -0.578    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X103Y68        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y68        FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.382    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X103Y68        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.869    -0.350    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X103Y68        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.578    
                         clock uncertainty            0.065    -0.513    
    SLICE_X103Y68        FDPE (Hold_fdpe_C_D)         0.075    -0.438    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.630    -0.549    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X111Y82        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.353    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X111Y82        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.900    -0.319    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X111Y82        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.549    
                         clock uncertainty            0.065    -0.484    
    SLICE_X111Y82        FDRE (Hold_fdre_C_D)         0.075    -0.409    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.164    -0.392 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.337    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.556    
                         clock uncertainty            0.065    -0.491    
    SLICE_X112Y75        FDPE (Hold_fdpe_C_D)         0.060    -0.431    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.719    -0.460    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.164    -0.296 r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.240    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.995    -0.224    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.460    
                         clock uncertainty            0.065    -0.395    
    SLICE_X112Y102       FDPE (Hold_fdpe_C_D)         0.060    -0.335    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.624    -0.555    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X112Y73        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y73        FDRE (Prop_fdre_C_Q)         0.164    -0.391 r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.336    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X112Y73        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.893    -0.326    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X112Y73        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
                         clock uncertainty            0.065    -0.490    
    SLICE_X112Y73        FDRE (Hold_fdre_C_D)         0.060    -0.430    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.629    -0.550    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X108Y67        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y67        FDPE (Prop_fdpe_C_Q)         0.164    -0.386 r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.331    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X108Y67        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.897    -0.322    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X108Y67        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.550    
                         clock uncertainty            0.065    -0.485    
    SLICE_X108Y67        FDPE (Hold_fdpe_C_D)         0.060    -0.425    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.626    -0.553    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.164    -0.389 r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.334    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.895    -0.324    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.553    
                         clock uncertainty            0.065    -0.488    
    SLICE_X112Y77        FDPE (Hold_fdpe_C_D)         0.060    -0.428    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y75        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.303    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Locked_q_reg_n_0_[0]
    SLICE_X113Y76        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.893    -0.326    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y76        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.542    
                         clock uncertainty            0.065    -0.477    
    SLICE_X113Y76        FDCE (Hold_fdce_C_D)         0.070    -0.407    dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.626    -0.553    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.128    -0.425 r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.054    -0.371    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X113Y77        LUT2 (Prop_lut2_I1_O)        0.099    -0.272 r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X113Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.895    -0.324    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.230    -0.553    
                         clock uncertainty            0.065    -0.488    
    SLICE_X113Y77        FDPE (Hold_fdpe_C_D)         0.091    -0.397    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.661%)  route 0.154ns (45.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.631    -0.548    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X109Y86        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/Q
                         net (fo=2, routed)           0.154    -0.253    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg_0
    SLICE_X108Y87        LUT6 (Prop_lut6_I0_O)        0.045    -0.208 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0/O
                         net (fo=1, routed)           0.000    -0.208    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0_n_0
    SLICE_X108Y87        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.901    -0.318    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X108Y87        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                         clock pessimism             -0.215    -0.532    
                         clock uncertainty            0.065    -0.467    
    SLICE_X108Y87        FDRE (Hold_fdre_C_D)         0.120    -0.347    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.139    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_125M_200M_1
  To Clock:  clk_out1_clk_wiz_125M_200M

Setup :            0  Failing Endpoints,  Worst Slack        0.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.182ns (29.171%)  route 2.870ns (70.829%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 2.998 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.865    -2.359    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.456    -1.903 f  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/Q
                         net (fo=4, routed)           0.878    -1.025    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]
    SLICE_X110Y92        LUT3 (Prop_lut3_I1_O)        0.152    -0.873 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_4/O
                         net (fo=2, routed)           0.783    -0.090    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.326     0.236 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.635     0.871    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X111Y91        LUT4 (Prop_lut4_I2_O)        0.124     0.995 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.574     1.569    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X112Y91        LUT3 (Prop_lut3_I1_O)        0.124     1.693 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.693    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_0
    SLICE_X112Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.685     2.998    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X112Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.383     2.615    
                         clock uncertainty           -0.065     2.550    
    SLICE_X112Y91        FDRE (Setup_fdre_C_D)        0.077     2.627    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.627    
                         arrival time                          -1.693    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 1.182ns (29.797%)  route 2.785ns (70.203%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.002ns = ( 2.998 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.865    -2.359    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.456    -1.903 f  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/Q
                         net (fo=4, routed)           0.878    -1.025    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]
    SLICE_X110Y92        LUT3 (Prop_lut3_I1_O)        0.152    -0.873 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_4/O
                         net (fo=2, routed)           0.783    -0.090    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.326     0.236 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.635     0.871    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X111Y91        LUT4 (Prop_lut4_I2_O)        0.124     0.995 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.489     1.484    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X111Y92        LUT6 (Prop_lut6_I4_O)        0.124     1.608 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.608    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X111Y92        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.685     2.998    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y92        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.383     2.615    
                         clock uncertainty           -0.065     2.550    
    SLICE_X111Y92        FDRE (Setup_fdre_C_D)        0.029     2.579    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.579    
                         arrival time                          -1.608    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 1.056ns (28.452%)  route 2.656ns (71.548%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 2.997 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456    -1.904 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.927    -0.977    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X111Y91        LUT2 (Prop_lut2_I0_O)        0.150    -0.827 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.872     0.045    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X112Y91        LUT6 (Prop_lut6_I1_O)        0.326     0.371 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.324     0.695    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I0_O)        0.124     0.819 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.532     1.351    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.684     2.997    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.383     2.614    
                         clock uncertainty           -0.065     2.549    
    SLICE_X111Y89        FDRE (Setup_fdre_C_CE)      -0.205     2.344    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.344    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 1.056ns (28.452%)  route 2.656ns (71.548%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 2.997 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456    -1.904 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.927    -0.977    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X111Y91        LUT2 (Prop_lut2_I0_O)        0.150    -0.827 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.872     0.045    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X112Y91        LUT6 (Prop_lut6_I1_O)        0.326     0.371 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.324     0.695    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I0_O)        0.124     0.819 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.532     1.351    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.684     2.997    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.383     2.614    
                         clock uncertainty           -0.065     2.549    
    SLICE_X111Y89        FDRE (Setup_fdre_C_CE)      -0.205     2.344    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.344    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 1.056ns (28.452%)  route 2.656ns (71.548%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 2.997 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456    -1.904 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.927    -0.977    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X111Y91        LUT2 (Prop_lut2_I0_O)        0.150    -0.827 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.872     0.045    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X112Y91        LUT6 (Prop_lut6_I1_O)        0.326     0.371 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.324     0.695    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I0_O)        0.124     0.819 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.532     1.351    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.684     2.997    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.383     2.614    
                         clock uncertainty           -0.065     2.549    
    SLICE_X111Y89        FDRE (Setup_fdre_C_CE)      -0.205     2.344    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.344    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 1.056ns (28.452%)  route 2.656ns (71.548%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 2.997 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456    -1.904 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.927    -0.977    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X111Y91        LUT2 (Prop_lut2_I0_O)        0.150    -0.827 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.872     0.045    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X112Y91        LUT6 (Prop_lut6_I1_O)        0.326     0.371 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.324     0.695    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I0_O)        0.124     0.819 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.532     1.351    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.684     2.997    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.383     2.614    
                         clock uncertainty           -0.065     2.549    
    SLICE_X111Y89        FDRE (Setup_fdre_C_CE)      -0.205     2.344    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.344    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 1.056ns (28.452%)  route 2.656ns (71.548%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 2.997 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456    -1.904 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.927    -0.977    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X111Y91        LUT2 (Prop_lut2_I0_O)        0.150    -0.827 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.872     0.045    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X112Y91        LUT6 (Prop_lut6_I1_O)        0.326     0.371 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.324     0.695    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I0_O)        0.124     0.819 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.532     1.351    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.684     2.997    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.383     2.614    
                         clock uncertainty           -0.065     2.549    
    SLICE_X111Y89        FDRE (Setup_fdre_C_CE)      -0.205     2.344    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.344    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 1.056ns (28.452%)  route 2.656ns (71.548%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 2.997 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.360ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.864    -2.360    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y91        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDRE (Prop_fdre_C_Q)         0.456    -1.904 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=7, routed)           0.927    -0.977    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X111Y91        LUT2 (Prop_lut2_I0_O)        0.150    -0.827 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=3, routed)           0.872     0.045    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X112Y91        LUT6 (Prop_lut6_I1_O)        0.326     0.371 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.324     0.695    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I0_O)        0.124     0.819 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.532     1.351    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.684     2.997    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y89        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism             -0.383     2.614    
                         clock uncertainty           -0.065     2.549    
    SLICE_X111Y89        FDRE (Setup_fdre_C_CE)      -0.205     2.344    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          2.344    
                         arrival time                          -1.351    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.941ns  (logic 1.182ns (29.993%)  route 2.759ns (70.007%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.003ns = ( 2.997 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.359ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.865    -2.359    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y93        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        FDRE (Prop_fdre_C_Q)         0.456    -1.903 f  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/Q
                         net (fo=4, routed)           0.878    -1.025    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]
    SLICE_X110Y92        LUT3 (Prop_lut3_I1_O)        0.152    -0.873 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_4/O
                         net (fo=2, routed)           0.783    -0.090    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_4_n_0
    SLICE_X110Y91        LUT6 (Prop_lut6_I1_O)        0.326     0.236 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.635     0.871    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X111Y91        LUT4 (Prop_lut4_I2_O)        0.124     0.995 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.463     1.458    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X112Y90        LUT5 (Prop_lut5_I3_O)        0.124     1.582 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.582    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1_n_0
    SLICE_X112Y90        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.684     2.997    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X112Y90        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism             -0.383     2.614    
                         clock uncertainty           -0.065     2.549    
    SLICE_X112Y90        FDRE (Setup_fdre_C_D)        0.077     2.626    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                          2.626    
                         arrival time                          -1.582    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 1.014ns (27.650%)  route 2.653ns (72.350%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 2.912 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.450ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.774    -2.450    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X102Y68        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y68        FDRE (Prop_fdre_C_Q)         0.518    -1.932 f  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[23]/Q
                         net (fo=2, routed)           0.728    -1.204    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[23]
    SLICE_X103Y67        LUT4 (Prop_lut4_I2_O)        0.124    -1.080 r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0/O
                         net (fo=1, routed)           0.409    -0.672    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_6__0_n_0
    SLICE_X103Y65        LUT5 (Prop_lut5_I4_O)        0.124    -0.548 r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0/O
                         net (fo=1, routed)           0.433    -0.115    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_5__0_n_0
    SLICE_X103Y65        LUT6 (Prop_lut6_I5_O)        0.124     0.009 r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_3__0/O
                         net (fo=2, routed)           0.415     0.425    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseOvf_n_2
    SLICE_X103Y66        LUT6 (Prop_lut6_I0_O)        0.124     0.549 r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0/O
                         net (fo=24, routed)          0.668     1.217    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/sel
    SLICE_X102Y68        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.599     2.912    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X102Y68        FDRE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]/C
                         clock pessimism             -0.362     2.550    
                         clock uncertainty           -0.065     2.485    
    SLICE_X102Y68        FDRE (Setup_fdre_C_CE)      -0.169     2.316    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          2.316    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                  1.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.601    -0.578    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X103Y68        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y68        FDPE (Prop_fdpe_C_Q)         0.141    -0.437 r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.382    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X103Y68        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.869    -0.350    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X103Y68        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.578    
                         clock uncertainty            0.065    -0.513    
    SLICE_X103Y68        FDPE (Hold_fdpe_C_D)         0.075    -0.438    dvi2rgb_inst/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.630    -0.549    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X111Y82        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.353    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X111Y82        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.900    -0.319    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X111Y82        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.549    
                         clock uncertainty            0.065    -0.484    
    SLICE_X111Y82        FDRE (Hold_fdre_C_D)         0.075    -0.409    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDPE (Prop_fdpe_C_Q)         0.164    -0.392 r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.337    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.892    -0.327    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X112Y75        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.556    
                         clock uncertainty            0.065    -0.491    
    SLICE_X112Y75        FDPE (Hold_fdpe_C_D)         0.060    -0.431    dvi2rgb_inst/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.719    -0.460    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.164    -0.296 r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.240    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.995    -0.224    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.460    
                         clock uncertainty            0.065    -0.395    
    SLICE_X112Y102       FDPE (Hold_fdpe_C_D)         0.060    -0.335    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.624    -0.555    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X112Y73        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y73        FDRE (Prop_fdre_C_Q)         0.164    -0.391 r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.336    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X112Y73        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.893    -0.326    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X112Y73        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
                         clock uncertainty            0.065    -0.490    
    SLICE_X112Y73        FDRE (Hold_fdre_C_D)         0.060    -0.430    dvi2rgb_inst/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.629    -0.550    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X108Y67        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y67        FDPE (Prop_fdpe_C_Q)         0.164    -0.386 r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.331    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X108Y67        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.897    -0.322    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X108Y67        FDPE                                         r  dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.229    -0.550    
                         clock uncertainty            0.065    -0.485    
    SLICE_X108Y67        FDPE (Hold_fdpe_C_D)         0.060    -0.425    dvi2rgb_inst/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.626    -0.553    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.164    -0.389 r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.334    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.895    -0.324    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.553    
                         clock uncertainty            0.065    -0.488    
    SLICE_X112Y77        FDPE (Hold_fdpe_C_D)         0.060    -0.428    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.623    -0.556    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y75        FDRE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.303    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Locked_q_reg_n_0_[0]
    SLICE_X113Y76        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.893    -0.326    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y76        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.542    
                         clock uncertainty            0.065    -0.477    
    SLICE_X113Y76        FDCE (Hold_fdce_C_D)         0.070    -0.407    dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.626    -0.553    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.128    -0.425 r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.054    -0.371    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X113Y77        LUT2 (Prop_lut2_I1_O)        0.099    -0.272 r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X113Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.895    -0.324    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.230    -0.553    
                         clock uncertainty            0.065    -0.488    
    SLICE_X113Y77        FDPE (Hold_fdpe_C_D)         0.091    -0.397    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_125M_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.661%)  route 0.154ns (45.339%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.631    -0.548    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X109Y86        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/Q
                         net (fo=2, routed)           0.154    -0.253    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg_0
    SLICE_X108Y87        LUT6 (Prop_lut6_I0_O)        0.045    -0.208 r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0/O
                         net (fo=1, routed)           0.000    -0.208    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0_n_0
    SLICE_X108Y87        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.901    -0.318    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X108Y87        FDRE                                         r  dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                         clock pessimism             -0.215    -0.532    
                         clock uncertainty            0.065    -0.467    
    SLICE_X108Y87        FDRE (Hold_fdre_C_D)         0.120    -0.347    dvi2rgb_inst/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.139    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_125M_200M
  To Clock:  clk_out1_clk_wiz_125M_200M

Setup :            0  Failing Endpoints,  Worst Slack        2.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.460ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 0.478ns (26.498%)  route 1.326ns (73.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         2.058    -2.166    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.478    -1.688 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.326    -0.362    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.672     2.985    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.524     2.461    
                         clock uncertainty           -0.065     2.396    
    SLICE_X113Y77        FDPE (Recov_fdpe_C_PRE)     -0.530     1.866    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          1.866    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  2.229    

Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 0.478ns (26.498%)  route 1.326ns (73.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         2.058    -2.166    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.478    -1.688 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.326    -0.362    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.672     2.985    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.524     2.461    
                         clock uncertainty           -0.065     2.396    
    SLICE_X113Y77        FDPE (Recov_fdpe_C_PRE)     -0.530     1.866    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          1.866    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  2.229    

Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.848    -2.376    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.478    -1.898 f  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.484    -1.414    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X113Y76        FDCE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.671     2.984    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y76        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.601    
                         clock uncertainty           -0.065     2.536    
    SLICE_X113Y76        FDCE (Recov_fdce_C_CLR)     -0.576     1.960    dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          1.960    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  3.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.626    -0.553    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148    -0.405 f  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.178    -0.227    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X113Y76        FDCE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.893    -0.326    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y76        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.542    
    SLICE_X113Y76        FDCE (Remov_fdce_C_CLR)     -0.145    -0.687    dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.148ns (21.267%)  route 0.548ns (78.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.719    -0.460    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.148    -0.312 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.548     0.236    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.895    -0.324    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism              0.035    -0.289    
    SLICE_X113Y77        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.437    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.148ns (21.267%)  route 0.548ns (78.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.719    -0.460    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.148    -0.312 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.548     0.236    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.895    -0.324    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism              0.035    -0.289    
    SLICE_X113Y77        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.437    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.673    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_125M_200M_1
  To Clock:  clk_out1_clk_wiz_125M_200M

Setup :            0  Failing Endpoints,  Worst Slack        2.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.395ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 0.478ns (26.498%)  route 1.326ns (73.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         2.058    -2.166    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.478    -1.688 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.326    -0.362    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.672     2.985    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.524     2.461    
                         clock uncertainty           -0.065     2.396    
    SLICE_X113Y77        FDPE (Recov_fdpe_C_PRE)     -0.530     1.866    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          1.866    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  2.229    

Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 0.478ns (26.498%)  route 1.326ns (73.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         2.058    -2.166    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.478    -1.688 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.326    -0.362    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.672     2.985    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.524     2.461    
                         clock uncertainty           -0.065     2.396    
    SLICE_X113Y77        FDPE (Recov_fdpe_C_PRE)     -0.530     1.866    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          1.866    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  2.229    

Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.848    -2.376    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.478    -1.898 f  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.484    -1.414    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X113Y76        FDCE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.671     2.984    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y76        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.601    
                         clock uncertainty           -0.065     2.536    
    SLICE_X113Y76        FDCE (Recov_fdce_C_CLR)     -0.576     1.960    dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          1.960    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  3.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.626    -0.553    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148    -0.405 f  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.178    -0.227    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X113Y76        FDCE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.893    -0.326    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y76        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.542    
                         clock uncertainty            0.065    -0.477    
    SLICE_X113Y76        FDCE (Remov_fdce_C_CLR)     -0.145    -0.622    dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.148ns (21.267%)  route 0.548ns (78.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.719    -0.460    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.148    -0.312 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.548     0.236    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.895    -0.324    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism              0.035    -0.289    
                         clock uncertainty            0.065    -0.224    
    SLICE_X113Y77        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.372    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.148ns (21.267%)  route 0.548ns (78.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.719    -0.460    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.148    -0.312 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.548     0.236    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.895    -0.324    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism              0.035    -0.289    
                         clock uncertainty            0.065    -0.224    
    SLICE_X113Y77        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.372    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.608    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_125M_200M
  To Clock:  clk_out1_clk_wiz_125M_200M_1

Setup :            0  Failing Endpoints,  Worst Slack        2.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.395ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 0.478ns (26.498%)  route 1.326ns (73.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         2.058    -2.166    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.478    -1.688 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.326    -0.362    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.672     2.985    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.524     2.461    
                         clock uncertainty           -0.065     2.396    
    SLICE_X113Y77        FDPE (Recov_fdpe_C_PRE)     -0.530     1.866    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          1.866    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  2.229    

Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 0.478ns (26.498%)  route 1.326ns (73.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         2.058    -2.166    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.478    -1.688 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.326    -0.362    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.672     2.985    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.524     2.461    
                         clock uncertainty           -0.065     2.396    
    SLICE_X113Y77        FDPE (Recov_fdpe_C_PRE)     -0.530     1.866    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          1.866    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  2.229    

Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.848    -2.376    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.478    -1.898 f  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.484    -1.414    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X113Y76        FDCE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.671     2.984    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y76        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.601    
                         clock uncertainty           -0.065     2.536    
    SLICE_X113Y76        FDCE (Recov_fdce_C_CLR)     -0.576     1.960    dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          1.960    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  3.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.626    -0.553    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148    -0.405 f  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.178    -0.227    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X113Y76        FDCE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.893    -0.326    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y76        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.542    
                         clock uncertainty            0.065    -0.477    
    SLICE_X113Y76        FDCE (Remov_fdce_C_CLR)     -0.145    -0.622    dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.148ns (21.267%)  route 0.548ns (78.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.719    -0.460    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.148    -0.312 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.548     0.236    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.895    -0.324    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism              0.035    -0.289    
                         clock uncertainty            0.065    -0.224    
    SLICE_X113Y77        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.372    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.148ns (21.267%)  route 0.548ns (78.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.719    -0.460    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.148    -0.312 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.548     0.236    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.895    -0.324    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism              0.035    -0.289    
                         clock uncertainty            0.065    -0.224    
    SLICE_X113Y77        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.372    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.608    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_125M_200M_1
  To Clock:  clk_out1_clk_wiz_125M_200M_1

Setup :            0  Failing Endpoints,  Worst Slack        2.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.460ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 0.478ns (26.498%)  route 1.326ns (73.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         2.058    -2.166    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.478    -1.688 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.326    -0.362    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.672     2.985    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.524     2.461    
                         clock uncertainty           -0.065     2.397    
    SLICE_X113Y77        FDPE (Recov_fdpe_C_PRE)     -0.530     1.867    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          1.867    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  2.229    

Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 0.478ns (26.498%)  route 1.326ns (73.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.166ns
    Clock Pessimism Removal (CPR):    -0.524ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         2.058    -2.166    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.478    -1.688 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.326    -0.362    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.672     2.985    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.524     2.461    
                         clock uncertainty           -0.065     2.397    
    SLICE_X113Y77        FDPE (Recov_fdpe_C_PRE)     -0.530     1.867    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          1.867    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  2.229    

Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@5.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.681%)  route 0.484ns (50.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 2.984 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.848    -2.376    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.478    -1.898 f  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.484    -1.414    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X113Y76        FDCE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     5.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007     1.222    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.313 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.671     2.984    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y76        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.601    
                         clock uncertainty           -0.065     2.536    
    SLICE_X113Y76        FDCE (Recov_fdce_C_CLR)     -0.576     1.960    dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          1.960    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  3.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.626    -0.553    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X112Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        FDPE (Prop_fdpe_C_Q)         0.148    -0.405 f  dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.178    -0.227    dvi2rgb_inst/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X113Y76        FDCE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.893    -0.326    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y76        FDCE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.542    
    SLICE_X113Y76        FDCE (Remov_fdce_C_CLR)     -0.145    -0.687    dvi2rgb_inst/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.687    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.148ns (21.267%)  route 0.548ns (78.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.719    -0.460    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.148    -0.312 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.548     0.236    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.895    -0.324    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism              0.035    -0.289    
    SLICE_X113Y77        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.437    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_125M_200M_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_125M_200M_1 rise@0.000ns - clk_out1_clk_wiz_125M_200M_1 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.148ns (21.267%)  route 0.548ns (78.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.719    -0.460    dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X112Y102       FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDPE (Prop_fdpe_C_Q)         0.148    -0.312 f  dvi2rgb_inst/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.548     0.236    dvi2rgb_inst/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y77        FDPE                                         f  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_125M_200M_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk_i (IN)
                         net (fo=0)                   0.000     0.000    clkwiz_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clkwiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    clkwiz_inst/inst/clk_in1_clk_wiz_125M_200M
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  clkwiz_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    clkwiz_inst/inst/clk_out1_clk_wiz_125M_200M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  clkwiz_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.895    -0.324    dvi2rgb_inst/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y77        FDPE                                         r  dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism              0.035    -0.289    
    SLICE_X113Y77        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.437    dvi2rgb_inst/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.673    





