{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 25 10:44:46 2008 " "Info: Processing started: Sat Oct 25 10:44:46 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DigiComV32_NewInst_BSF -c DigiComV32_NewInst_BSF --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DigiComV32_NewInst_BSF -c DigiComV32_NewInst_BSF --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[0\] " "Warning: Node \"simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[0\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[1\] " "Warning: Node \"simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[1\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[2\] " "Warning: Node \"simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[2\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[3\] " "Warning: Node \"simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[3\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[4\] " "Warning: Node \"simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[4\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[5\] " "Warning: Node \"simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[5\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[6\] " "Warning: Node \"simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[6\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[7\] " "Warning: Node \"simplecom_ro1:DC_inst\|regOut:inst10\|register_led\[7\]\" is a latch" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1135 41 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 43 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clockStepMode " "Info: Assuming node \"clockStepMode\" is an undefined clock" {  } { { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 43 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clockStepMode" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "instructionStepMode " "Info: Assuming node \"instructionStepMode\" is an undefined clock" {  } { { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 44 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "instructionStepMode" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset_in " "Info: Assuming node \"reset_in\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 43 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "31 " "Warning: Found 31 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[1\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[1\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1138 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[3\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[3\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1138 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[2\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[2\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1138 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[0\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[0\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1138 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[10\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[10\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1138 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[8\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[8\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1138 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[9\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[9\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1138 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[11\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[11\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1138 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[15\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[15\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1138 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[12\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[12\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1138 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[13\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[13\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1138 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[14\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[14\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1138 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[5\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[5\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1138 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[4\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[4\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1138 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[7\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[7\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1138 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[6\] " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[6\]\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1138 40 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|keyIn_node\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 905 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~121 " "Info: Detected gated clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~121\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 247 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~121" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~120 " "Info: Detected gated clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~120\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 242 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~120" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~123 " "Info: Detected gated clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~123\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 257 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~123" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~122 " "Info: Detected gated clock \"simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~122\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 252 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|inpoutp:inst7\|key_clk~122" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|scounter:inst3\|clk20000 " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|scounter:inst3\|clk20000\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 259 32 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|scounter:inst3\|clk20000" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|regOut:inst10\|select_node " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|regOut:inst10\|select_node\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 236 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|regOut:inst10\|select_node" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|reset:inst\|reset_node " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|reset:inst\|reset_node\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 347 30 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|reset:inst\|reset_node" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut " "Info: Detected gated clock \"simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 906 36 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "simplecom_ro1:DC_inst\|reset:inst\|reset_out " "Info: Detected gated clock \"simplecom_ro1:DC_inst\|reset:inst\|reset_out\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 348 29 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|reset:inst\|reset_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|scounter:inst3\|inst_stop " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|scounter:inst3\|inst_stop\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 354 33 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|scounter:inst3\|inst_stop" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|scounter:inst3\|hlt_stop " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|scounter:inst3\|hlt_stop\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 914 32 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|scounter:inst3\|hlt_stop" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "simplecom_ro1:DC_inst\|scounter:inst3\|clk2 " "Info: Detected ripple clock \"simplecom_ro1:DC_inst\|scounter:inst3\|clk2\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 882 28 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|scounter:inst3\|clk2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "simplecom_ro1:DC_inst\|scounter:inst3\|clk " "Info: Detected gated clock \"simplecom_ro1:DC_inst\|scounter:inst3\|clk\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 907 27 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|scounter:inst3\|clk" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out " "Info: Detected gated clock \"simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out\" as buffer" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 237 34 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register simplecom_ro1:DC_inst\|reg:inst5\|ar\[1\] register simplecom_ro1:DC_inst\|reg:inst5\|address\[1\] 43.4 MHz 23.042 ns Internal " "Info: Clock \"clk\" has Internal fmax of 43.4 MHz between source register \"simplecom_ro1:DC_inst\|reg:inst5\|ar\[1\]\" and destination register \"simplecom_ro1:DC_inst\|reg:inst5\|address\[1\]\" (period= 23.042 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.968 ns + Longest register register " "Info: + Longest register to register delay is 0.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns simplecom_ro1:DC_inst\|reg:inst5\|ar\[1\] 1 REG LC_X26_Y12_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X26_Y12_N2; Fanout = 6; REG Node = 'simplecom_ro1:DC_inst\|reg:inst5\|ar\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|reg:inst5|ar[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1143 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.115 ns) 0.968 ns simplecom_ro1:DC_inst\|reg:inst5\|address\[1\] 2 REG LC_X25_Y12_N2 1 " "Info: 2: + IC(0.853 ns) + CELL(0.115 ns) = 0.968 ns; Loc. = LC_X25_Y12_N2; Fanout = 1; REG Node = 'simplecom_ro1:DC_inst\|reg:inst5\|address\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { simplecom_ro1:DC_inst|reg:inst5|ar[1] simplecom_ro1:DC_inst|reg:inst5|address[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1142 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns ( 11.88 % ) " "Info: Total cell delay = 0.115 ns ( 11.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.853 ns ( 88.12 % ) " "Info: Total interconnect delay = 0.853 ns ( 88.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { simplecom_ro1:DC_inst|reg:inst5|ar[1] simplecom_ro1:DC_inst|reg:inst5|address[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "0.968 ns" { simplecom_ro1:DC_inst|reg:inst5|ar[1] {} simplecom_ro1:DC_inst|reg:inst5|address[1] {} } { 0.000ns 0.853ns } { 0.000ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-10.292 ns - Smallest " "Info: - Smallest clock skew is -10.292 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.185 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.185 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J4 87 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 87; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.711 ns) 3.185 ns simplecom_ro1:DC_inst\|reg:inst5\|address\[1\] 2 REG LC_X25_Y12_N2 1 " "Info: 2: + IC(1.005 ns) + CELL(0.711 ns) = 3.185 ns; Loc. = LC_X25_Y12_N2; Fanout = 1; REG Node = 'simplecom_ro1:DC_inst\|reg:inst5\|address\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { clk simplecom_ro1:DC_inst|reg:inst5|address[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1142 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.45 % ) " "Info: Total cell delay = 2.180 ns ( 68.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.005 ns ( 31.55 % ) " "Info: Total interconnect delay = 1.005 ns ( 31.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.185 ns" { clk simplecom_ro1:DC_inst|reg:inst5|address[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.185 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|reg:inst5|address[1] {} } { 0.000ns 0.000ns 1.005ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 13.477 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 13.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J4 87 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 87; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.935 ns) 3.375 ns simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff 2 REG LC_X9_Y8_N2 2 " "Info: 2: + IC(0.971 ns) + CELL(0.935 ns) = 3.375 ns; Loc. = LC_X9_Y8_N2; Fanout = 2; REG Node = 'simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.906 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 905 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.556 ns) + CELL(0.292 ns) 4.223 ns simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut 3 COMB LC_X9_Y8_N5 1 " "Info: 3: + IC(0.556 ns) + CELL(0.292 ns) = 4.223 ns; Loc. = LC_X9_Y8_N5; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 906 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 4.519 ns simplecom_ro1:DC_inst\|scounter:inst3\|clk 4 COMB LC_X9_Y8_N6 9 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 4.519 ns; Loc. = LC_X9_Y8_N6; Fanout = 9; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 907 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.788 ns) + CELL(0.935 ns) 9.242 ns simplecom_ro1:DC_inst\|scounter:inst3\|clk2 5 REG LC_X8_Y8_N2 128 " "Info: 5: + IC(3.788 ns) + CELL(0.935 ns) = 9.242 ns; Loc. = LC_X8_Y8_N2; Fanout = 128; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.723 ns" { simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 882 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.524 ns) + CELL(0.711 ns) 13.477 ns simplecom_ro1:DC_inst\|reg:inst5\|ar\[1\] 6 REG LC_X26_Y12_N2 6 " "Info: 6: + IC(3.524 ns) + CELL(0.711 ns) = 13.477 ns; Loc. = LC_X26_Y12_N2; Fanout = 6; REG Node = 'simplecom_ro1:DC_inst\|reg:inst5\|ar\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.235 ns" { simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|reg:inst5|ar[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1143 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.456 ns ( 33.06 % ) " "Info: Total cell delay = 4.456 ns ( 33.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.021 ns ( 66.94 % ) " "Info: Total interconnect delay = 9.021 ns ( 66.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.477 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|reg:inst5|ar[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.477 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|clk2 {} simplecom_ro1:DC_inst|reg:inst5|ar[1] {} } { 0.000ns 0.000ns 0.971ns 0.556ns 0.182ns 3.788ns 3.524ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.114ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.185 ns" { clk simplecom_ro1:DC_inst|reg:inst5|address[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.185 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|reg:inst5|address[1] {} } { 0.000ns 0.000ns 1.005ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.477 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|reg:inst5|ar[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.477 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|clk2 {} simplecom_ro1:DC_inst|reg:inst5|ar[1] {} } { 0.000ns 0.000ns 0.971ns 0.556ns 0.182ns 3.788ns 3.524ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.114ns 0.935ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1143 28 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1142 33 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1143 28 0 } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1142 33 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { simplecom_ro1:DC_inst|reg:inst5|ar[1] simplecom_ro1:DC_inst|reg:inst5|address[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "0.968 ns" { simplecom_ro1:DC_inst|reg:inst5|ar[1] {} simplecom_ro1:DC_inst|reg:inst5|address[1] {} } { 0.000ns 0.853ns } { 0.000ns 0.115ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.185 ns" { clk simplecom_ro1:DC_inst|reg:inst5|address[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.185 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|reg:inst5|address[1] {} } { 0.000ns 0.000ns 1.005ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.477 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|reg:inst5|ar[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.477 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|clk2 {} simplecom_ro1:DC_inst|reg:inst5|ar[1] {} } { 0.000ns 0.000ns 0.971ns 0.556ns 0.182ns 3.788ns 3.524ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.114ns 0.935ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clockStepMode register simplecom_ro1:DC_inst\|reg:inst5\|ac2\[7\] register simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\] 73.58 MHz 13.59 ns Internal " "Info: Clock \"clockStepMode\" has Internal fmax of 73.58 MHz between source register \"simplecom_ro1:DC_inst\|reg:inst5\|ac2\[7\]\" and destination register \"simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]\" (period= 13.59 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.534 ns + Longest register register " "Info: + Longest register to register delay is 6.534 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns simplecom_ro1:DC_inst\|reg:inst5\|ac2\[7\] 1 REG LC_X23_Y5_N5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y5_N5; Fanout = 7; REG Node = 'simplecom_ro1:DC_inst\|reg:inst5\|ac2\[7\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|reg:inst5|ac2[7] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1141 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.838 ns) 2.030 ns simplecom_ro1:DC_inst\|addlogic:inst13\|Add0~277 2 COMB LC_X22_Y7_N9 6 " "Info: 2: + IC(1.192 ns) + CELL(0.838 ns) = 2.030 ns; Loc. = LC_X22_Y7_N9; Fanout = 6; COMB Node = 'simplecom_ro1:DC_inst\|addlogic:inst13\|Add0~277'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.030 ns" { simplecom_ro1:DC_inst|reg:inst5|ac2[7] simplecom_ro1:DC_inst|addlogic:inst13|Add0~277 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 658 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 2.709 ns simplecom_ro1:DC_inst\|addlogic:inst13\|Add0~268 3 COMB LC_X22_Y6_N3 1 " "Info: 3: + IC(0.000 ns) + CELL(0.679 ns) = 2.709 ns; Loc. = LC_X22_Y6_N3; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|addlogic:inst13\|Add0~268'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { simplecom_ro1:DC_inst|addlogic:inst13|Add0~277 simplecom_ro1:DC_inst|addlogic:inst13|Add0~268 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 702 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.114 ns) 4.069 ns simplecom_ro1:DC_inst\|reg:inst5\|ac~3291 4 COMB LC_X22_Y5_N1 1 " "Info: 4: + IC(1.246 ns) + CELL(0.114 ns) = 4.069 ns; Loc. = LC_X22_Y5_N1; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|reg:inst5\|ac~3291'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { simplecom_ro1:DC_inst|addlogic:inst13|Add0~268 simplecom_ro1:DC_inst|reg:inst5|ac~3291 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 703 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.114 ns) 5.293 ns simplecom_ro1:DC_inst\|reg:inst5\|ac~3292 5 COMB LC_X22_Y5_N4 1 " "Info: 5: + IC(1.110 ns) + CELL(0.114 ns) = 5.293 ns; Loc. = LC_X22_Y5_N4; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|reg:inst5\|ac~3292'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.224 ns" { simplecom_ro1:DC_inst|reg:inst5|ac~3291 simplecom_ro1:DC_inst|reg:inst5|ac~3292 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 704 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 5.747 ns simplecom_ro1:DC_inst\|reg:inst5\|ac~3293 6 COMB LC_X22_Y5_N5 1 " "Info: 6: + IC(0.340 ns) + CELL(0.114 ns) = 5.747 ns; Loc. = LC_X22_Y5_N5; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|reg:inst5\|ac~3293'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { simplecom_ro1:DC_inst|reg:inst5|ac~3292 simplecom_ro1:DC_inst|reg:inst5|ac~3293 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 705 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 6.043 ns simplecom_ro1:DC_inst\|reg:inst5\|ac~3294 7 COMB LC_X22_Y5_N6 1 " "Info: 7: + IC(0.182 ns) + CELL(0.114 ns) = 6.043 ns; Loc. = LC_X22_Y5_N6; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|reg:inst5\|ac~3294'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { simplecom_ro1:DC_inst|reg:inst5|ac~3293 simplecom_ro1:DC_inst|reg:inst5|ac~3294 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 706 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.309 ns) 6.534 ns simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\] 8 REG LC_X22_Y5_N7 6 " "Info: 8: + IC(0.182 ns) + CELL(0.309 ns) = 6.534 ns; Loc. = LC_X22_Y5_N7; Fanout = 6; REG Node = 'simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { simplecom_ro1:DC_inst|reg:inst5|ac~3294 simplecom_ro1:DC_inst|reg:inst5|ac[11] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1140 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.282 ns ( 34.93 % ) " "Info: Total cell delay = 2.282 ns ( 34.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.252 ns ( 65.07 % ) " "Info: Total interconnect delay = 4.252 ns ( 65.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.534 ns" { simplecom_ro1:DC_inst|reg:inst5|ac2[7] simplecom_ro1:DC_inst|addlogic:inst13|Add0~277 simplecom_ro1:DC_inst|addlogic:inst13|Add0~268 simplecom_ro1:DC_inst|reg:inst5|ac~3291 simplecom_ro1:DC_inst|reg:inst5|ac~3292 simplecom_ro1:DC_inst|reg:inst5|ac~3293 simplecom_ro1:DC_inst|reg:inst5|ac~3294 simplecom_ro1:DC_inst|reg:inst5|ac[11] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.534 ns" { simplecom_ro1:DC_inst|reg:inst5|ac2[7] {} simplecom_ro1:DC_inst|addlogic:inst13|Add0~277 {} simplecom_ro1:DC_inst|addlogic:inst13|Add0~268 {} simplecom_ro1:DC_inst|reg:inst5|ac~3291 {} simplecom_ro1:DC_inst|reg:inst5|ac~3292 {} simplecom_ro1:DC_inst|reg:inst5|ac~3293 {} simplecom_ro1:DC_inst|reg:inst5|ac~3294 {} simplecom_ro1:DC_inst|reg:inst5|ac[11] {} } { 0.000ns 1.192ns 0.000ns 1.246ns 1.110ns 0.340ns 0.182ns 0.182ns } { 0.000ns 0.838ns 0.679ns 0.114ns 0.114ns 0.114ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockStepMode destination 12.803 ns + Shortest register " "Info: + Shortest clock path from clock \"clockStepMode\" to destination register is 12.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns clockStepMode 1 CLK PIN_E8 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_E8; Fanout = 2; CLK Node = 'clockStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockStepMode } "NODE_NAME" } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(0.292 ns) 3.895 ns simplecom_ro1:DC_inst\|scounter:inst3\|clk 2 COMB LC_X9_Y8_N6 9 " "Info: 2: + IC(2.128 ns) + CELL(0.292 ns) = 3.895 ns; Loc. = LC_X9_Y8_N6; Fanout = 9; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.420 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 907 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.788 ns) + CELL(0.935 ns) 8.618 ns simplecom_ro1:DC_inst\|scounter:inst3\|clk2 3 REG LC_X8_Y8_N2 128 " "Info: 3: + IC(3.788 ns) + CELL(0.935 ns) = 8.618 ns; Loc. = LC_X8_Y8_N2; Fanout = 128; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.723 ns" { simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 882 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.474 ns) + CELL(0.711 ns) 12.803 ns simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\] 4 REG LC_X22_Y5_N7 6 " "Info: 4: + IC(3.474 ns) + CELL(0.711 ns) = 12.803 ns; Loc. = LC_X22_Y5_N7; Fanout = 6; REG Node = 'simplecom_ro1:DC_inst\|reg:inst5\|ac\[11\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.185 ns" { simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|reg:inst5|ac[11] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1140 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.413 ns ( 26.66 % ) " "Info: Total cell delay = 3.413 ns ( 26.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.390 ns ( 73.34 % ) " "Info: Total interconnect delay = 9.390 ns ( 73.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.803 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|reg:inst5|ac[11] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.803 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|clk2 {} simplecom_ro1:DC_inst|reg:inst5|ac[11] {} } { 0.000ns 0.000ns 2.128ns 3.788ns 3.474ns } { 0.000ns 1.475ns 0.292ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockStepMode source 12.803 ns - Longest register " "Info: - Longest clock path from clock \"clockStepMode\" to source register is 12.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns clockStepMode 1 CLK PIN_E8 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_E8; Fanout = 2; CLK Node = 'clockStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockStepMode } "NODE_NAME" } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(0.292 ns) 3.895 ns simplecom_ro1:DC_inst\|scounter:inst3\|clk 2 COMB LC_X9_Y8_N6 9 " "Info: 2: + IC(2.128 ns) + CELL(0.292 ns) = 3.895 ns; Loc. = LC_X9_Y8_N6; Fanout = 9; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.420 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 907 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.788 ns) + CELL(0.935 ns) 8.618 ns simplecom_ro1:DC_inst\|scounter:inst3\|clk2 3 REG LC_X8_Y8_N2 128 " "Info: 3: + IC(3.788 ns) + CELL(0.935 ns) = 8.618 ns; Loc. = LC_X8_Y8_N2; Fanout = 128; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.723 ns" { simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 882 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.474 ns) + CELL(0.711 ns) 12.803 ns simplecom_ro1:DC_inst\|reg:inst5\|ac2\[7\] 4 REG LC_X23_Y5_N5 7 " "Info: 4: + IC(3.474 ns) + CELL(0.711 ns) = 12.803 ns; Loc. = LC_X23_Y5_N5; Fanout = 7; REG Node = 'simplecom_ro1:DC_inst\|reg:inst5\|ac2\[7\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.185 ns" { simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|reg:inst5|ac2[7] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1141 29 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.413 ns ( 26.66 % ) " "Info: Total cell delay = 3.413 ns ( 26.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.390 ns ( 73.34 % ) " "Info: Total interconnect delay = 9.390 ns ( 73.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.803 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|reg:inst5|ac2[7] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.803 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|clk2 {} simplecom_ro1:DC_inst|reg:inst5|ac2[7] {} } { 0.000ns 0.000ns 2.128ns 3.788ns 3.474ns } { 0.000ns 1.475ns 0.292ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.803 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|reg:inst5|ac[11] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.803 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|clk2 {} simplecom_ro1:DC_inst|reg:inst5|ac[11] {} } { 0.000ns 0.000ns 2.128ns 3.788ns 3.474ns } { 0.000ns 1.475ns 0.292ns 0.935ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.803 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|reg:inst5|ac2[7] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.803 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|clk2 {} simplecom_ro1:DC_inst|reg:inst5|ac2[7] {} } { 0.000ns 0.000ns 2.128ns 3.788ns 3.474ns } { 0.000ns 1.475ns 0.292ns 0.935ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1141 29 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1140 28 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1141 29 0 } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1140 28 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.534 ns" { simplecom_ro1:DC_inst|reg:inst5|ac2[7] simplecom_ro1:DC_inst|addlogic:inst13|Add0~277 simplecom_ro1:DC_inst|addlogic:inst13|Add0~268 simplecom_ro1:DC_inst|reg:inst5|ac~3291 simplecom_ro1:DC_inst|reg:inst5|ac~3292 simplecom_ro1:DC_inst|reg:inst5|ac~3293 simplecom_ro1:DC_inst|reg:inst5|ac~3294 simplecom_ro1:DC_inst|reg:inst5|ac[11] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.534 ns" { simplecom_ro1:DC_inst|reg:inst5|ac2[7] {} simplecom_ro1:DC_inst|addlogic:inst13|Add0~277 {} simplecom_ro1:DC_inst|addlogic:inst13|Add0~268 {} simplecom_ro1:DC_inst|reg:inst5|ac~3291 {} simplecom_ro1:DC_inst|reg:inst5|ac~3292 {} simplecom_ro1:DC_inst|reg:inst5|ac~3293 {} simplecom_ro1:DC_inst|reg:inst5|ac~3294 {} simplecom_ro1:DC_inst|reg:inst5|ac[11] {} } { 0.000ns 1.192ns 0.000ns 1.246ns 1.110ns 0.340ns 0.182ns 0.182ns } { 0.000ns 0.838ns 0.679ns 0.114ns 0.114ns 0.114ns 0.114ns 0.309ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.803 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|reg:inst5|ac[11] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.803 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|clk2 {} simplecom_ro1:DC_inst|reg:inst5|ac[11] {} } { 0.000ns 0.000ns 2.128ns 3.788ns 3.474ns } { 0.000ns 1.475ns 0.292ns 0.935ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.803 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|reg:inst5|ac2[7] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.803 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|clk2 {} simplecom_ro1:DC_inst|reg:inst5|ac2[7] {} } { 0.000ns 0.000ns 2.128ns 3.788ns 3.474ns } { 0.000ns 1.475ns 0.292ns 0.935ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "instructionStepMode register register simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\] simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[4\] 275.03 MHz Internal " "Info: Clock \"instructionStepMode\" Internal fmax is restricted to 275.03 MHz between source register \"simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]\" and destination register \"simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[4\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.083 ns + Longest register register " "Info: + Longest register to register delay is 2.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\] 1 REG LC_X19_Y4_N1 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y4_N1; Fanout = 17; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.561 ns) + CELL(0.575 ns) 1.136 ns simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]~82COUT1 2 COMB LC_X19_Y4_N1 2 " "Info: 2: + IC(0.561 ns) + CELL(0.575 ns) = 1.136 ns; Loc. = LC_X19_Y4_N1; Fanout = 2; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]~82COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.136 ns" { simplecom_ro1:DC_inst|scounter:inst3|cnt[1] simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~82COUT1 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.216 ns simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]~84COUT1 3 COMB LC_X19_Y4_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.216 ns; Loc. = LC_X19_Y4_N2; Fanout = 2; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[2\]~84COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~82COUT1 simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~84COUT1 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.296 ns simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[3\]~86COUT1 4 COMB LC_X19_Y4_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.296 ns; Loc. = LC_X19_Y4_N3; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[3\]~86COUT1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~84COUT1 simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~86COUT1 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 2.083 ns simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[4\] 5 REG LC_X19_Y4_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.787 ns) = 2.083 ns; Loc. = LC_X19_Y4_N4; Fanout = 2; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[4\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~86COUT1 simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.522 ns ( 73.07 % ) " "Info: Total cell delay = 1.522 ns ( 73.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.561 ns ( 26.93 % ) " "Info: Total interconnect delay = 0.561 ns ( 26.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.083 ns" { simplecom_ro1:DC_inst|scounter:inst3|cnt[1] simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~82COUT1 simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~84COUT1 simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~86COUT1 simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.083 ns" { simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~82COUT1 {} simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~84COUT1 {} simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~86COUT1 {} simplecom_ro1:DC_inst|scounter:inst3|cnt[4] {} } { 0.000ns 0.561ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.575ns 0.080ns 0.080ns 0.787ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "instructionStepMode destination 8.107 ns + Shortest register " "Info: + Shortest clock path from clock \"instructionStepMode\" to destination register is 8.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns instructionStepMode 1 CLK PIN_U11 6 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_U11; Fanout = 6; CLK Node = 'instructionStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionStepMode } "NODE_NAME" } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.711 ns) + CELL(0.442 ns) 3.628 ns simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out 2 COMB LC_X20_Y8_N8 5 " "Info: 2: + IC(1.711 ns) + CELL(0.442 ns) = 3.628 ns; Loc. = LC_X20_Y8_N8; Fanout = 5; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { instructionStepMode simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 237 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.768 ns) + CELL(0.711 ns) 8.107 ns simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[4\] 3 REG LC_X19_Y4_N4 2 " "Info: 3: + IC(3.768 ns) + CELL(0.711 ns) = 8.107 ns; Loc. = LC_X19_Y4_N4; Fanout = 2; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[4\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.479 ns" { simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.628 ns ( 32.42 % ) " "Info: Total cell delay = 2.628 ns ( 32.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.479 ns ( 67.58 % ) " "Info: Total interconnect delay = 5.479 ns ( 67.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.107 ns" { instructionStepMode simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.107 ns" { instructionStepMode {} instructionStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst3|cnt[4] {} } { 0.000ns 0.000ns 1.711ns 3.768ns } { 0.000ns 1.475ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "instructionStepMode source 8.107 ns - Longest register " "Info: - Longest clock path from clock \"instructionStepMode\" to source register is 8.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns instructionStepMode 1 CLK PIN_U11 6 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_U11; Fanout = 6; CLK Node = 'instructionStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instructionStepMode } "NODE_NAME" } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.711 ns) + CELL(0.442 ns) 3.628 ns simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out 2 COMB LC_X20_Y8_N8 5 " "Info: 2: + IC(1.711 ns) + CELL(0.442 ns) = 3.628 ns; Loc. = LC_X20_Y8_N8; Fanout = 5; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { instructionStepMode simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 237 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.768 ns) + CELL(0.711 ns) 8.107 ns simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\] 3 REG LC_X19_Y4_N1 17 " "Info: 3: + IC(3.768 ns) + CELL(0.711 ns) = 8.107 ns; Loc. = LC_X19_Y4_N1; Fanout = 17; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.479 ns" { simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.628 ns ( 32.42 % ) " "Info: Total cell delay = 2.628 ns ( 32.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.479 ns ( 67.58 % ) " "Info: Total interconnect delay = 5.479 ns ( 67.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.107 ns" { instructionStepMode simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.107 ns" { instructionStepMode {} instructionStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 0.000ns 1.711ns 3.768ns } { 0.000ns 1.475ns 0.442ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.107 ns" { instructionStepMode simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.107 ns" { instructionStepMode {} instructionStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst3|cnt[4] {} } { 0.000ns 0.000ns 1.711ns 3.768ns } { 0.000ns 1.475ns 0.442ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.107 ns" { instructionStepMode simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.107 ns" { instructionStepMode {} instructionStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 0.000ns 1.711ns 3.768ns } { 0.000ns 1.475ns 0.442ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.083 ns" { simplecom_ro1:DC_inst|scounter:inst3|cnt[1] simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~82COUT1 simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~84COUT1 simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~86COUT1 simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.083 ns" { simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~82COUT1 {} simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~84COUT1 {} simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~86COUT1 {} simplecom_ro1:DC_inst|scounter:inst3|cnt[4] {} } { 0.000ns 0.561ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.575ns 0.080ns 0.080ns 0.787ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.107 ns" { instructionStepMode simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.107 ns" { instructionStepMode {} instructionStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst3|cnt[4] {} } { 0.000ns 0.000ns 1.711ns 3.768ns } { 0.000ns 1.475ns 0.442ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.107 ns" { instructionStepMode simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.107 ns" { instructionStepMode {} instructionStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 0.000ns 1.711ns 3.768ns } { 0.000ns 1.475ns 0.442ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|scounter:inst3|cnt[4] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { simplecom_ro1:DC_inst|scounter:inst3|cnt[4] {} } {  } {  } "" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 135 " "Warning: Circuit may not operate. Detected 135 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "simplecom_ro1:DC_inst\|inpoutp:inst7\|fgo simplecom_ro1:DC_inst\|inpoutp:inst7\|r clk 7.577 ns " "Info: Found hold time violation between source  pin or register \"simplecom_ro1:DC_inst\|inpoutp:inst7\|fgo\" and destination pin or register \"simplecom_ro1:DC_inst\|inpoutp:inst7\|r\" for clock \"clk\" (Hold time is 7.577 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.263 ns + Largest " "Info: + Largest clock skew is 10.263 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 13.427 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 13.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J4 87 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 87; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.935 ns) 3.375 ns simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff 2 REG LC_X9_Y8_N2 2 " "Info: 2: + IC(0.971 ns) + CELL(0.935 ns) = 3.375 ns; Loc. = LC_X9_Y8_N2; Fanout = 2; REG Node = 'simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.906 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 905 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.556 ns) + CELL(0.292 ns) 4.223 ns simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut 3 COMB LC_X9_Y8_N5 1 " "Info: 3: + IC(0.556 ns) + CELL(0.292 ns) = 4.223 ns; Loc. = LC_X9_Y8_N5; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 906 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 4.519 ns simplecom_ro1:DC_inst\|scounter:inst3\|clk 4 COMB LC_X9_Y8_N6 9 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 4.519 ns; Loc. = LC_X9_Y8_N6; Fanout = 9; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 907 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.788 ns) + CELL(0.935 ns) 9.242 ns simplecom_ro1:DC_inst\|scounter:inst3\|clk2 5 REG LC_X8_Y8_N2 128 " "Info: 5: + IC(3.788 ns) + CELL(0.935 ns) = 9.242 ns; Loc. = LC_X8_Y8_N2; Fanout = 128; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.723 ns" { simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 882 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.474 ns) + CELL(0.711 ns) 13.427 ns simplecom_ro1:DC_inst\|inpoutp:inst7\|r 6 REG LC_X19_Y4_N9 2 " "Info: 6: + IC(3.474 ns) + CELL(0.711 ns) = 13.427 ns; Loc. = LC_X19_Y4_N9; Fanout = 2; REG Node = 'simplecom_ro1:DC_inst\|inpoutp:inst7\|r'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.185 ns" { simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|inpoutp:inst7|r } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 924 24 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.456 ns ( 33.19 % ) " "Info: Total cell delay = 4.456 ns ( 33.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.971 ns ( 66.81 % ) " "Info: Total interconnect delay = 8.971 ns ( 66.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.427 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|inpoutp:inst7|r } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.427 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|clk2 {} simplecom_ro1:DC_inst|inpoutp:inst7|r {} } { 0.000ns 0.000ns 0.971ns 0.556ns 0.182ns 3.788ns 3.474ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.114ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.164 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J4 87 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 87; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.711 ns) 3.164 ns simplecom_ro1:DC_inst\|inpoutp:inst7\|fgo 2 REG LC_X19_Y8_N3 4 " "Info: 2: + IC(0.984 ns) + CELL(0.711 ns) = 3.164 ns; Loc. = LC_X19_Y8_N3; Fanout = 4; REG Node = 'simplecom_ro1:DC_inst\|inpoutp:inst7\|fgo'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { clk simplecom_ro1:DC_inst|inpoutp:inst7|fgo } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 919 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.90 % ) " "Info: Total cell delay = 2.180 ns ( 68.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.984 ns ( 31.10 % ) " "Info: Total interconnect delay = 0.984 ns ( 31.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.164 ns" { clk simplecom_ro1:DC_inst|inpoutp:inst7|fgo } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.164 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|inpoutp:inst7|fgo {} } { 0.000ns 0.000ns 0.984ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.427 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|inpoutp:inst7|r } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.427 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|clk2 {} simplecom_ro1:DC_inst|inpoutp:inst7|r {} } { 0.000ns 0.000ns 0.971ns 0.556ns 0.182ns 3.788ns 3.474ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.114ns 0.935ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.164 ns" { clk simplecom_ro1:DC_inst|inpoutp:inst7|fgo } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.164 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|inpoutp:inst7|fgo {} } { 0.000ns 0.000ns 0.984ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 919 26 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.477 ns - Shortest register register " "Info: - Shortest register to register delay is 2.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns simplecom_ro1:DC_inst\|inpoutp:inst7\|fgo 1 REG LC_X19_Y8_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y8_N3; Fanout = 4; REG Node = 'simplecom_ro1:DC_inst\|inpoutp:inst7\|fgo'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|inpoutp:inst7|fgo } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 919 26 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.558 ns) + CELL(0.114 ns) 0.672 ns simplecom_ro1:DC_inst\|inpoutp:inst7\|r~223 2 COMB LC_X19_Y8_N4 1 " "Info: 2: + IC(0.558 ns) + CELL(0.114 ns) = 0.672 ns; Loc. = LC_X19_Y8_N4; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|inpoutp:inst7\|r~223'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { simplecom_ro1:DC_inst|inpoutp:inst7|fgo simplecom_ro1:DC_inst|inpoutp:inst7|r~223 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 922 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.198 ns) + CELL(0.607 ns) 2.477 ns simplecom_ro1:DC_inst\|inpoutp:inst7\|r 3 REG LC_X19_Y4_N9 2 " "Info: 3: + IC(1.198 ns) + CELL(0.607 ns) = 2.477 ns; Loc. = LC_X19_Y4_N9; Fanout = 2; REG Node = 'simplecom_ro1:DC_inst\|inpoutp:inst7\|r'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.805 ns" { simplecom_ro1:DC_inst|inpoutp:inst7|r~223 simplecom_ro1:DC_inst|inpoutp:inst7|r } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 924 24 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.721 ns ( 29.11 % ) " "Info: Total cell delay = 0.721 ns ( 29.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.756 ns ( 70.89 % ) " "Info: Total interconnect delay = 1.756 ns ( 70.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { simplecom_ro1:DC_inst|inpoutp:inst7|fgo simplecom_ro1:DC_inst|inpoutp:inst7|r~223 simplecom_ro1:DC_inst|inpoutp:inst7|r } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { simplecom_ro1:DC_inst|inpoutp:inst7|fgo {} simplecom_ro1:DC_inst|inpoutp:inst7|r~223 {} simplecom_ro1:DC_inst|inpoutp:inst7|r {} } { 0.000ns 0.558ns 1.198ns } { 0.000ns 0.114ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 924 24 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.427 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|inpoutp:inst7|r } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.427 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|clk2 {} simplecom_ro1:DC_inst|inpoutp:inst7|r {} } { 0.000ns 0.000ns 0.971ns 0.556ns 0.182ns 3.788ns 3.474ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.114ns 0.935ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.164 ns" { clk simplecom_ro1:DC_inst|inpoutp:inst7|fgo } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.164 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|inpoutp:inst7|fgo {} } { 0.000ns 0.000ns 0.984ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.477 ns" { simplecom_ro1:DC_inst|inpoutp:inst7|fgo simplecom_ro1:DC_inst|inpoutp:inst7|r~223 simplecom_ro1:DC_inst|inpoutp:inst7|r } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.477 ns" { simplecom_ro1:DC_inst|inpoutp:inst7|fgo {} simplecom_ro1:DC_inst|inpoutp:inst7|r~223 {} simplecom_ro1:DC_inst|inpoutp:inst7|r {} } { 0.000ns 0.558ns 1.198ns } { 0.000ns 0.114ns 0.607ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clockStepMode 10 " "Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock \"clockStepMode\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\] clockStepMode 4.006 ns " "Info: Found hold time violation between source  pin or register \"simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay\" and destination pin or register \"simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]\" for clock \"clockStepMode\" (Hold time is 4.006 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.245 ns + Largest " "Info: + Largest clock skew is 7.245 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockStepMode destination 15.674 ns + Longest register " "Info: + Longest clock path from clock \"clockStepMode\" to destination register is 15.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns clockStepMode 1 CLK PIN_E8 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_E8; Fanout = 2; CLK Node = 'clockStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockStepMode } "NODE_NAME" } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(0.292 ns) 3.895 ns simplecom_ro1:DC_inst\|scounter:inst3\|clk 2 COMB LC_X9_Y8_N6 9 " "Info: 2: + IC(2.128 ns) + CELL(0.292 ns) = 3.895 ns; Loc. = LC_X9_Y8_N6; Fanout = 9; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.420 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 907 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.788 ns) + CELL(0.935 ns) 8.618 ns simplecom_ro1:DC_inst\|scounter:inst3\|clk2 3 REG LC_X8_Y8_N2 128 " "Info: 3: + IC(3.788 ns) + CELL(0.935 ns) = 8.618 ns; Loc. = LC_X8_Y8_N2; Fanout = 128; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.723 ns" { simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 882 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.987 ns) + CELL(0.590 ns) 11.195 ns simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out 4 COMB LC_X20_Y8_N8 5 " "Info: 4: + IC(1.987 ns) + CELL(0.590 ns) = 11.195 ns; Loc. = LC_X20_Y8_N8; Fanout = 5; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|sc_clk_out'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.577 ns" { simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 237 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.768 ns) + CELL(0.711 ns) 15.674 ns simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\] 5 REG LC_X19_Y4_N1 17 " "Info: 5: + IC(3.768 ns) + CELL(0.711 ns) = 15.674 ns; Loc. = LC_X19_Y4_N1; Fanout = 17; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.479 ns" { simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.003 ns ( 25.54 % ) " "Info: Total cell delay = 4.003 ns ( 25.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.671 ns ( 74.46 % ) " "Info: Total interconnect delay = 11.671 ns ( 74.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.674 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "15.674 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|clk2 {} simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 0.000ns 2.128ns 3.788ns 1.987ns 3.768ns } { 0.000ns 1.475ns 0.292ns 0.935ns 0.590ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockStepMode source 8.429 ns - Shortest register " "Info: - Shortest clock path from clock \"clockStepMode\" to source register is 8.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns clockStepMode 1 CLK PIN_E8 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_E8; Fanout = 2; CLK Node = 'clockStepMode'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockStepMode } "NODE_NAME" } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(0.292 ns) 3.895 ns simplecom_ro1:DC_inst\|scounter:inst3\|clk 2 COMB LC_X9_Y8_N6 9 " "Info: 2: + IC(2.128 ns) + CELL(0.292 ns) = 3.895 ns; Loc. = LC_X9_Y8_N6; Fanout = 9; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.420 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 907 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.823 ns) + CELL(0.711 ns) 8.429 ns simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay 3 REG LC_X19_Y11_N4 5 " "Info: 3: + IC(3.823 ns) + CELL(0.711 ns) = 8.429 ns; Loc. = LC_X19_Y11_N4; Fanout = 5; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.534 ns" { simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 886 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.478 ns ( 29.40 % ) " "Info: Total cell delay = 2.478 ns ( 29.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.951 ns ( 70.60 % ) " "Info: Total interconnect delay = 5.951 ns ( 70.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.429 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.429 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} } { 0.000ns 0.000ns 2.128ns 3.823ns } { 0.000ns 1.475ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.674 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "15.674 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|clk2 {} simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 0.000ns 2.128ns 3.788ns 1.987ns 3.768ns } { 0.000ns 1.475ns 0.292ns 0.935ns 0.590ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.429 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.429 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} } { 0.000ns 0.000ns 2.128ns 3.823ns } { 0.000ns 1.475ns 0.292ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 886 36 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.030 ns - Shortest register register " "Info: - Shortest register to register delay is 3.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay 1 REG LC_X19_Y11_N4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y11_N4; Fanout = 5; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|sc_clr_delay'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 886 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.805 ns) + CELL(1.225 ns) 3.030 ns simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\] 2 REG LC_X19_Y4_N1 17 " "Info: 2: + IC(1.805 ns) + CELL(1.225 ns) = 3.030 ns; Loc. = LC_X19_Y4_N1; Fanout = 17; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|cnt\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.030 ns" { simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.225 ns ( 40.43 % ) " "Info: Total cell delay = 1.225 ns ( 40.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.805 ns ( 59.57 % ) " "Info: Total interconnect delay = 1.805 ns ( 59.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.030 ns" { simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.030 ns" { simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 1.805ns } { 0.000ns 1.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1149 33 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "15.674 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "15.674 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|clk2 {} simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out {} simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 0.000ns 2.128ns 3.788ns 1.987ns 3.768ns } { 0.000ns 1.475ns 0.292ns 0.935ns 0.590ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.429 ns" { clockStepMode simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.429 ns" { clockStepMode {} clockStepMode~out0 {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} } { 0.000ns 0.000ns 2.128ns 3.823ns } { 0.000ns 1.475ns 0.292ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.030 ns" { simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay simplecom_ro1:DC_inst|scounter:inst3|cnt[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.030 ns" { simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay {} simplecom_ro1:DC_inst|scounter:inst3|cnt[1] {} } { 0.000ns 1.805ns } { 0.000ns 1.225ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "simplecom_ro1:DC_inst\|inpoutp:inst7\|output\[0\] outr_ld clk 7.987 ns register " "Info: tsu for register \"simplecom_ro1:DC_inst\|inpoutp:inst7\|output\[0\]\" (data pin = \"outr_ld\", clock pin = \"clk\") is 7.987 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.083 ns + Longest pin register " "Info: + Longest pin to register delay is 11.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns outr_ld 1 PIN PIN_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_N8; Fanout = 2; PIN Node = 'outr_ld'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { outr_ld } "NODE_NAME" } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.964 ns) + CELL(0.442 ns) 8.881 ns simplecom_ro1:DC_inst\|inpoutp:inst7\|process4~0 2 COMB LC_X19_Y8_N7 8 " "Info: 2: + IC(6.964 ns) + CELL(0.442 ns) = 8.881 ns; Loc. = LC_X19_Y8_N7; Fanout = 8; COMB Node = 'simplecom_ro1:DC_inst\|inpoutp:inst7\|process4~0'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.406 ns" { outr_ld simplecom_ro1:DC_inst|inpoutp:inst7|process4~0 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 986 33 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.335 ns) + CELL(0.867 ns) 11.083 ns simplecom_ro1:DC_inst\|inpoutp:inst7\|output\[0\] 3 REG LC_X18_Y6_N7 8 " "Info: 3: + IC(1.335 ns) + CELL(0.867 ns) = 11.083 ns; Loc. = LC_X18_Y6_N7; Fanout = 8; REG Node = 'simplecom_ro1:DC_inst\|inpoutp:inst7\|output\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.202 ns" { simplecom_ro1:DC_inst|inpoutp:inst7|process4~0 simplecom_ro1:DC_inst|inpoutp:inst7|output[0] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1139 35 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.784 ns ( 25.12 % ) " "Info: Total cell delay = 2.784 ns ( 25.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.299 ns ( 74.88 % ) " "Info: Total interconnect delay = 8.299 ns ( 74.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.083 ns" { outr_ld simplecom_ro1:DC_inst|inpoutp:inst7|process4~0 simplecom_ro1:DC_inst|inpoutp:inst7|output[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "11.083 ns" { outr_ld {} outr_ld~out0 {} simplecom_ro1:DC_inst|inpoutp:inst7|process4~0 {} simplecom_ro1:DC_inst|inpoutp:inst7|output[0] {} } { 0.000ns 0.000ns 6.964ns 1.335ns } { 0.000ns 1.475ns 0.442ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1139 35 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.133 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.133 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J4 87 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 87; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.711 ns) 3.133 ns simplecom_ro1:DC_inst\|inpoutp:inst7\|output\[0\] 2 REG LC_X18_Y6_N7 8 " "Info: 2: + IC(0.953 ns) + CELL(0.711 ns) = 3.133 ns; Loc. = LC_X18_Y6_N7; Fanout = 8; REG Node = 'simplecom_ro1:DC_inst\|inpoutp:inst7\|output\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { clk simplecom_ro1:DC_inst|inpoutp:inst7|output[0] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1139 35 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 69.58 % ) " "Info: Total cell delay = 2.180 ns ( 69.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.953 ns ( 30.42 % ) " "Info: Total interconnect delay = 0.953 ns ( 30.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.133 ns" { clk simplecom_ro1:DC_inst|inpoutp:inst7|output[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.133 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|inpoutp:inst7|output[0] {} } { 0.000ns 0.000ns 0.953ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.083 ns" { outr_ld simplecom_ro1:DC_inst|inpoutp:inst7|process4~0 simplecom_ro1:DC_inst|inpoutp:inst7|output[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "11.083 ns" { outr_ld {} outr_ld~out0 {} simplecom_ro1:DC_inst|inpoutp:inst7|process4~0 {} simplecom_ro1:DC_inst|inpoutp:inst7|output[0] {} } { 0.000ns 0.000ns 6.964ns 1.335ns } { 0.000ns 1.475ns 0.442ns 0.867ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.133 ns" { clk simplecom_ro1:DC_inst|inpoutp:inst7|output[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.133 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|inpoutp:inst7|output[0] {} } { 0.000ns 0.000ns 0.953ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk selected_reg\[10\] simplecom_ro1:DC_inst\|regOut:inst10\|reg_select\[1\] 33.352 ns register " "Info: tco from clock \"clk\" to destination pin \"selected_reg\[10\]\" through register \"simplecom_ro1:DC_inst\|regOut:inst10\|reg_select\[1\]\" is 33.352 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.606 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 12.606 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J4 87 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 87; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.935 ns) 3.388 ns simplecom_ro1:DC_inst\|scounter:inst3\|clk20000 2 REG LC_X21_Y8_N2 20 " "Info: 2: + IC(0.984 ns) + CELL(0.935 ns) = 3.388 ns; Loc. = LC_X21_Y8_N2; Fanout = 20; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|clk20000'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.919 ns" { clk simplecom_ro1:DC_inst|scounter:inst3|clk20000 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 259 32 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.536 ns) + CELL(0.935 ns) 7.859 ns simplecom_ro1:DC_inst\|regOut:inst10\|select_node 3 REG LC_X22_Y11_N3 3 " "Info: 3: + IC(3.536 ns) + CELL(0.935 ns) = 7.859 ns; Loc. = LC_X22_Y11_N3; Fanout = 3; REG Node = 'simplecom_ro1:DC_inst\|regOut:inst10\|select_node'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.471 ns" { simplecom_ro1:DC_inst|scounter:inst3|clk20000 simplecom_ro1:DC_inst|regOut:inst10|select_node } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 236 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.036 ns) + CELL(0.711 ns) 12.606 ns simplecom_ro1:DC_inst\|regOut:inst10\|reg_select\[1\] 4 REG LC_X2_Y16_N6 42 " "Info: 4: + IC(4.036 ns) + CELL(0.711 ns) = 12.606 ns; Loc. = LC_X2_Y16_N6; Fanout = 42; REG Node = 'simplecom_ro1:DC_inst\|regOut:inst10\|reg_select\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.747 ns" { simplecom_ro1:DC_inst|regOut:inst10|select_node simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1134 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.050 ns ( 32.13 % ) " "Info: Total cell delay = 4.050 ns ( 32.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.556 ns ( 67.87 % ) " "Info: Total interconnect delay = 8.556 ns ( 67.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.606 ns" { clk simplecom_ro1:DC_inst|scounter:inst3|clk20000 simplecom_ro1:DC_inst|regOut:inst10|select_node simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.606 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|scounter:inst3|clk20000 {} simplecom_ro1:DC_inst|regOut:inst10|select_node {} simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] {} } { 0.000ns 0.000ns 0.984ns 3.536ns 4.036ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1134 39 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.522 ns + Longest register pin " "Info: + Longest register to pin delay is 20.522 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns simplecom_ro1:DC_inst\|regOut:inst10\|reg_select\[1\] 1 REG LC_X2_Y16_N6 42 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y16_N6; Fanout = 42; REG Node = 'simplecom_ro1:DC_inst\|regOut:inst10\|reg_select\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1134 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.811 ns) + CELL(0.292 ns) 6.103 ns simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[4\]~1639 2 COMB LC_X26_Y6_N1 1 " "Info: 2: + IC(5.811 ns) + CELL(0.292 ns) = 6.103 ns; Loc. = LC_X26_Y6_N1; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[4\]~1639'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.103 ns" { simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] simplecom_ro1:DC_inst|regOut:inst10|reg_node[4]~1639 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1076 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.210 ns) + CELL(0.292 ns) 9.605 ns simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[4\]~1640 3 COMB LC_X26_Y6_N5 1 " "Info: 3: + IC(3.210 ns) + CELL(0.292 ns) = 9.605 ns; Loc. = LC_X26_Y6_N5; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[4\]~1640'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.502 ns" { simplecom_ro1:DC_inst|regOut:inst10|reg_node[4]~1639 simplecom_ro1:DC_inst|regOut:inst10|reg_node[4]~1640 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1077 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.292 ns) 10.992 ns simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[4\]~1643 4 COMB LC_X26_Y7_N0 1 " "Info: 4: + IC(1.095 ns) + CELL(0.292 ns) = 10.992 ns; Loc. = LC_X26_Y7_N0; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[4\]~1643'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.387 ns" { simplecom_ro1:DC_inst|regOut:inst10|reg_node[4]~1640 simplecom_ro1:DC_inst|regOut:inst10|reg_node[4]~1643 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1078 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.114 ns) 11.532 ns simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[4\]~1644 5 COMB LC_X26_Y7_N2 1 " "Info: 5: + IC(0.426 ns) + CELL(0.114 ns) = 11.532 ns; Loc. = LC_X26_Y7_N2; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[4\]~1644'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { simplecom_ro1:DC_inst|regOut:inst10|reg_node[4]~1643 simplecom_ro1:DC_inst|regOut:inst10|reg_node[4]~1644 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1079 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.114 ns) 14.146 ns simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[4\]~1678 6 COMB LC_X8_Y7_N6 7 " "Info: 6: + IC(2.500 ns) + CELL(0.114 ns) = 14.146 ns; Loc. = LC_X8_Y7_N6; Fanout = 7; COMB Node = 'simplecom_ro1:DC_inst\|regOut:inst10\|reg_node\[4\]~1678'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.614 ns" { simplecom_ro1:DC_inst|regOut:inst10|reg_node[4]~1644 simplecom_ro1:DC_inst|regOut:inst10|reg_node[4]~1678 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1080 39 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.114 ns) 15.508 ns simplecom_ro1:DC_inst\|regOut:inst10\|Mux43~23 7 COMB LC_X6_Y7_N3 1 " "Info: 7: + IC(1.248 ns) + CELL(0.114 ns) = 15.508 ns; Loc. = LC_X6_Y7_N3; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|regOut:inst10\|Mux43~23'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { simplecom_ro1:DC_inst|regOut:inst10|reg_node[4]~1678 simplecom_ro1:DC_inst|regOut:inst10|Mux43~23 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1098 31 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.890 ns) + CELL(2.124 ns) 20.522 ns selected_reg\[10\] 8 PIN PIN_E2 0 " "Info: 8: + IC(2.890 ns) + CELL(2.124 ns) = 20.522 ns; Loc. = PIN_E2; Fanout = 0; PIN Node = 'selected_reg\[10\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.014 ns" { simplecom_ro1:DC_inst|regOut:inst10|Mux43~23 selected_reg[10] } "NODE_NAME" } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.342 ns ( 16.28 % ) " "Info: Total cell delay = 3.342 ns ( 16.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "17.180 ns ( 83.72 % ) " "Info: Total interconnect delay = 17.180 ns ( 83.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "20.522 ns" { simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] simplecom_ro1:DC_inst|regOut:inst10|reg_node[4]~1639 simplecom_ro1:DC_inst|regOut:inst10|reg_node[4]~1640 simplecom_ro1:DC_inst|regOut:inst10|reg_node[4]~1643 simplecom_ro1:DC_inst|regOut:inst10|reg_node[4]~1644 simplecom_ro1:DC_inst|regOut:inst10|reg_node[4]~1678 simplecom_ro1:DC_inst|regOut:inst10|Mux43~23 selected_reg[10] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "20.522 ns" { simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] {} simplecom_ro1:DC_inst|regOut:inst10|reg_node[4]~1639 {} simplecom_ro1:DC_inst|regOut:inst10|reg_node[4]~1640 {} simplecom_ro1:DC_inst|regOut:inst10|reg_node[4]~1643 {} simplecom_ro1:DC_inst|regOut:inst10|reg_node[4]~1644 {} simplecom_ro1:DC_inst|regOut:inst10|reg_node[4]~1678 {} simplecom_ro1:DC_inst|regOut:inst10|Mux43~23 {} selected_reg[10] {} } { 0.000ns 5.811ns 3.210ns 1.095ns 0.426ns 2.500ns 1.248ns 2.890ns } { 0.000ns 0.292ns 0.292ns 0.292ns 0.114ns 0.114ns 0.114ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "12.606 ns" { clk simplecom_ro1:DC_inst|scounter:inst3|clk20000 simplecom_ro1:DC_inst|regOut:inst10|select_node simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "12.606 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|scounter:inst3|clk20000 {} simplecom_ro1:DC_inst|regOut:inst10|select_node {} simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] {} } { 0.000ns 0.000ns 0.984ns 3.536ns 4.036ns } { 0.000ns 1.469ns 0.935ns 0.935ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "20.522 ns" { simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] simplecom_ro1:DC_inst|regOut:inst10|reg_node[4]~1639 simplecom_ro1:DC_inst|regOut:inst10|reg_node[4]~1640 simplecom_ro1:DC_inst|regOut:inst10|reg_node[4]~1643 simplecom_ro1:DC_inst|regOut:inst10|reg_node[4]~1644 simplecom_ro1:DC_inst|regOut:inst10|reg_node[4]~1678 simplecom_ro1:DC_inst|regOut:inst10|Mux43~23 selected_reg[10] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "20.522 ns" { simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] {} simplecom_ro1:DC_inst|regOut:inst10|reg_node[4]~1639 {} simplecom_ro1:DC_inst|regOut:inst10|reg_node[4]~1640 {} simplecom_ro1:DC_inst|regOut:inst10|reg_node[4]~1643 {} simplecom_ro1:DC_inst|regOut:inst10|reg_node[4]~1644 {} simplecom_ro1:DC_inst|regOut:inst10|reg_node[4]~1678 {} simplecom_ro1:DC_inst|regOut:inst10|Mux43~23 {} selected_reg[10] {} } { 0.000ns 5.811ns 3.210ns 1.095ns 0.426ns 2.500ns 1.248ns 2.890ns } { 0.000ns 0.292ns 0.292ns 0.292ns 0.114ns 0.114ns 0.114ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "x\[5\] cb\[10\] 20.619 ns Longest " "Info: Longest tpd from source pin \"x\[5\]\" to destination pin \"cb\[10\]\" is 20.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns x\[5\] 1 PIN PIN_B14 36 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_B14; Fanout = 36; PIN Node = 'x\[5\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[5] } "NODE_NAME" } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.403 ns) + CELL(0.590 ns) 9.468 ns simplecom_ro1:DC_inst\|reg:inst5\|Mux3~405 2 COMB LC_X27_Y4_N9 26 " "Info: 2: + IC(7.403 ns) + CELL(0.590 ns) = 9.468 ns; Loc. = LC_X27_Y4_N9; Fanout = 26; COMB Node = 'simplecom_ro1:DC_inst\|reg:inst5\|Mux3~405'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.993 ns" { x[5] simplecom_ro1:DC_inst|reg:inst5|Mux3~405 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 375 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.778 ns) + CELL(0.292 ns) 12.538 ns simplecom_ro1:DC_inst\|reg:inst5\|Mux13~414 3 COMB LC_X27_Y11_N7 12 " "Info: 3: + IC(2.778 ns) + CELL(0.292 ns) = 12.538 ns; Loc. = LC_X27_Y11_N7; Fanout = 12; COMB Node = 'simplecom_ro1:DC_inst\|reg:inst5\|Mux13~414'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.070 ns" { simplecom_ro1:DC_inst|reg:inst5|Mux3~405 simplecom_ro1:DC_inst|reg:inst5|Mux13~414 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 376 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.163 ns) + CELL(0.292 ns) 15.993 ns simplecom_ro1:DC_inst\|reg:inst5\|Mux5 4 COMB LC_X24_Y7_N1 4 " "Info: 4: + IC(3.163 ns) + CELL(0.292 ns) = 15.993 ns; Loc. = LC_X24_Y7_N1; Fanout = 4; COMB Node = 'simplecom_ro1:DC_inst\|reg:inst5\|Mux5'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.455 ns" { simplecom_ro1:DC_inst|reg:inst5|Mux13~414 simplecom_ro1:DC_inst|reg:inst5|Mux5 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 694 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.502 ns) + CELL(2.124 ns) 20.619 ns cb\[10\] 5 PIN PIN_H17 0 " "Info: 5: + IC(2.502 ns) + CELL(2.124 ns) = 20.619 ns; Loc. = PIN_H17; Fanout = 0; PIN Node = 'cb\[10\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.626 ns" { simplecom_ro1:DC_inst|reg:inst5|Mux5 cb[10] } "NODE_NAME" } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.773 ns ( 23.15 % ) " "Info: Total cell delay = 4.773 ns ( 23.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.846 ns ( 76.85 % ) " "Info: Total interconnect delay = 15.846 ns ( 76.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "20.619 ns" { x[5] simplecom_ro1:DC_inst|reg:inst5|Mux3~405 simplecom_ro1:DC_inst|reg:inst5|Mux13~414 simplecom_ro1:DC_inst|reg:inst5|Mux5 cb[10] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "20.619 ns" { x[5] {} x[5]~out0 {} simplecom_ro1:DC_inst|reg:inst5|Mux3~405 {} simplecom_ro1:DC_inst|reg:inst5|Mux13~414 {} simplecom_ro1:DC_inst|reg:inst5|Mux5 {} cb[10] {} } { 0.000ns 0.000ns 7.403ns 2.778ns 3.163ns 2.502ns } { 0.000ns 1.475ns 0.590ns 0.292ns 0.292ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "simplecom_ro1:DC_inst\|reg:inst5\|ir\[0\] ir_ld clk 8.232 ns register " "Info: th for register \"simplecom_ro1:DC_inst\|reg:inst5\|ir\[0\]\" (data pin = \"ir_ld\", clock pin = \"clk\") is 8.232 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 13.427 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 13.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_J4 87 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 87; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.935 ns) 3.375 ns simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff 2 REG LC_X9_Y8_N2 2 " "Info: 2: + IC(0.971 ns) + CELL(0.935 ns) = 3.375 ns; Loc. = LC_X9_Y8_N2; Fanout = 2; REG Node = 'simplecom_ro1:DC_inst\|stepClkGen:inst8\|clkOnOff'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.906 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 905 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.556 ns) + CELL(0.292 ns) 4.223 ns simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut 3 COMB LC_X9_Y8_N5 1 " "Info: 3: + IC(0.556 ns) + CELL(0.292 ns) = 4.223 ns; Loc. = LC_X9_Y8_N5; Fanout = 1; COMB Node = 'simplecom_ro1:DC_inst\|stepClkGen:inst8\|stepClkOut'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 906 36 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 4.519 ns simplecom_ro1:DC_inst\|scounter:inst3\|clk 4 COMB LC_X9_Y8_N6 9 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 4.519 ns; Loc. = LC_X9_Y8_N6; Fanout = 9; COMB Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut simplecom_ro1:DC_inst|scounter:inst3|clk } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 907 27 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.788 ns) + CELL(0.935 ns) 9.242 ns simplecom_ro1:DC_inst\|scounter:inst3\|clk2 5 REG LC_X8_Y8_N2 128 " "Info: 5: + IC(3.788 ns) + CELL(0.935 ns) = 9.242 ns; Loc. = LC_X8_Y8_N2; Fanout = 128; REG Node = 'simplecom_ro1:DC_inst\|scounter:inst3\|clk2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.723 ns" { simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 882 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.474 ns) + CELL(0.711 ns) 13.427 ns simplecom_ro1:DC_inst\|reg:inst5\|ir\[0\] 6 REG LC_X26_Y6_N9 3 " "Info: 6: + IC(3.474 ns) + CELL(0.711 ns) = 13.427 ns; Loc. = LC_X26_Y6_N9; Fanout = 3; REG Node = 'simplecom_ro1:DC_inst\|reg:inst5\|ir\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.185 ns" { simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|reg:inst5|ir[0] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1145 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.456 ns ( 33.19 % ) " "Info: Total cell delay = 4.456 ns ( 33.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.971 ns ( 66.81 % ) " "Info: Total interconnect delay = 8.971 ns ( 66.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.427 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|reg:inst5|ir[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.427 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|clk2 {} simplecom_ro1:DC_inst|reg:inst5|ir[0] {} } { 0.000ns 0.000ns 0.971ns 0.556ns 0.182ns 3.788ns 3.474ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.114ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1145 28 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.210 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.210 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns ir_ld 1 PIN PIN_J3 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J3; Fanout = 16; PIN Node = 'ir_ld'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_ld } "NODE_NAME" } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.867 ns) 5.210 ns simplecom_ro1:DC_inst\|reg:inst5\|ir\[0\] 2 REG LC_X26_Y6_N9 3 " "Info: 2: + IC(2.874 ns) + CELL(0.867 ns) = 5.210 ns; Loc. = LC_X26_Y6_N9; Fanout = 3; REG Node = 'simplecom_ro1:DC_inst\|reg:inst5\|ir\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.741 ns" { ir_ld simplecom_ro1:DC_inst|reg:inst5|ir[0] } "NODE_NAME" } } { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 1145 28 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.336 ns ( 44.84 % ) " "Info: Total cell delay = 2.336 ns ( 44.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.874 ns ( 55.16 % ) " "Info: Total interconnect delay = 2.874 ns ( 55.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.210 ns" { ir_ld simplecom_ro1:DC_inst|reg:inst5|ir[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "5.210 ns" { ir_ld {} ir_ld~out0 {} simplecom_ro1:DC_inst|reg:inst5|ir[0] {} } { 0.000ns 0.000ns 2.874ns } { 0.000ns 1.469ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.427 ns" { clk simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut simplecom_ro1:DC_inst|scounter:inst3|clk simplecom_ro1:DC_inst|scounter:inst3|clk2 simplecom_ro1:DC_inst|reg:inst5|ir[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "13.427 ns" { clk {} clk~out0 {} simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff {} simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut {} simplecom_ro1:DC_inst|scounter:inst3|clk {} simplecom_ro1:DC_inst|scounter:inst3|clk2 {} simplecom_ro1:DC_inst|reg:inst5|ir[0] {} } { 0.000ns 0.000ns 0.971ns 0.556ns 0.182ns 3.788ns 3.474ns } { 0.000ns 1.469ns 0.935ns 0.292ns 0.114ns 0.935ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.210 ns" { ir_ld simplecom_ro1:DC_inst|reg:inst5|ir[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "5.210 ns" { ir_ld {} ir_ld~out0 {} simplecom_ro1:DC_inst|reg:inst5|ir[0] {} } { 0.000ns 0.000ns 2.874ns } { 0.000ns 1.469ns 0.867ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "129 " "Info: Peak virtual memory: 129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 25 10:44:50 2008 " "Info: Processing ended: Sat Oct 25 10:44:50 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
