vendor_name = ModelSim
source_file = 1, D:/Code/CircuitDesign/lab3/lab03/lab3_1/main.v
source_file = 1, D:/Code/CircuitDesign/lab3/lab03/lab3_1/Waveform.vwf
source_file = 1, D:/Code/CircuitDesign/lab3/lab03/lab3_1/db/main.cbx.xml
design_name = main
instance = comp, \A~output , A~output, main, 1
instance = comp, \C~input , C~input, main, 1
instance = comp, \W~input , W~input, main, 1
instance = comp, \G~input , G~input, main, 1
instance = comp, \WideAnd0~0 , WideAnd0~0, main, 1
