INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Dev/FPGAs/project_333/project_333.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Dev/FPGAs/project_333/project_333.srcs/sources_1/new/quotient.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quotient
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Dev/FPGAs/project_333/project_333.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Dev/FPGAs/project_333/project_333.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Dev/FPGAs/project_333/project_333.srcs/sources_1/new/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Dev/FPGAs/project_333/project_333.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Dev/FPGAs/project_333/project_333.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
