static void __init armlex4210_sdhci_init(void)\r\n{\r\ns3c_sdhci0_set_platdata(&armlex4210_hsmmc0_pdata);\r\ns3c_sdhci2_set_platdata(&armlex4210_hsmmc2_pdata);\r\ns3c_sdhci3_set_platdata(&armlex4210_hsmmc3_pdata);\r\n}\r\nstatic void __init armlex4210_wlan_init(void)\r\n{\r\ns3c_gpio_cfgpin(EXYNOS4_GPX2(0), S3C_GPIO_SFN(0xf));\r\ns3c_gpio_setpull(EXYNOS4_GPX2(0), S3C_GPIO_PULL_UP);\r\ns3c_gpio_cfgpin(EXYNOS4_GPX1(6), S3C_GPIO_SFN(0xf));\r\ns3c_gpio_setpull(EXYNOS4_GPX1(6), S3C_GPIO_PULL_UP);\r\ns3c_gpio_cfgpin(EXYNOS4_GPX1(5), S3C_GPIO_SFN(0xf));\r\ns3c_gpio_setpull(EXYNOS4_GPX1(5), S3C_GPIO_PULL_UP);\r\n}\r\nstatic void __init armlex4210_smsc911x_init(void)\r\n{\r\nu32 cs1;\r\ncs1 = __raw_readl(S5P_SROM_BW) &\r\n~(S5P_SROM_BW__CS_MASK << S5P_SROM_BW__NCS1__SHIFT);\r\ncs1 |= ((1 << S5P_SROM_BW__DATAWIDTH__SHIFT) |\r\n(0 << S5P_SROM_BW__WAITENABLE__SHIFT) |\r\n(1 << S5P_SROM_BW__ADDRMODE__SHIFT) |\r\n(1 << S5P_SROM_BW__BYTEENABLE__SHIFT)) <<\r\nS5P_SROM_BW__NCS1__SHIFT;\r\n__raw_writel(cs1, S5P_SROM_BW);\r\n__raw_writel((0x1 << S5P_SROM_BCX__PMC__SHIFT) |\r\n(0x9 << S5P_SROM_BCX__TACP__SHIFT) |\r\n(0xc << S5P_SROM_BCX__TCAH__SHIFT) |\r\n(0x1 << S5P_SROM_BCX__TCOH__SHIFT) |\r\n(0x6 << S5P_SROM_BCX__TACC__SHIFT) |\r\n(0x1 << S5P_SROM_BCX__TCOS__SHIFT) |\r\n(0x1 << S5P_SROM_BCX__TACS__SHIFT), S5P_SROM_BC1);\r\n}\r\nstatic void __init armlex4210_map_io(void)\r\n{\r\ns5p_init_io(NULL, 0, S5P_VA_CHIPID);\r\ns3c24xx_init_clocks(24000000);\r\ns3c24xx_init_uarts(armlex4210_uartcfgs,\r\nARRAY_SIZE(armlex4210_uartcfgs));\r\n}\r\nstatic void __init armlex4210_machine_init(void)\r\n{\r\narmlex4210_smsc911x_init();\r\narmlex4210_sdhci_init();\r\narmlex4210_wlan_init();\r\nplatform_add_devices(armlex4210_devices,\r\nARRAY_SIZE(armlex4210_devices));\r\n}
