{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 15:40:34 2016 " "Info: Processing started: Tue Dec 06 15:40:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off finalPoject -c finalPoject --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off finalPoject -c finalPoject --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|final_mux_sel\[1\] " "Warning: Node \"controller:inst2\|final_mux_sel\[1\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|final_mux_sel\[0\] " "Warning: Node \"controller:inst2\|final_mux_sel\[0\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|final_mux_sel\[2\] " "Warning: Node \"controller:inst2\|final_mux_sel\[2\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|final_mux_sel\[3\] " "Warning: Node \"controller:inst2\|final_mux_sel\[3\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|MAC_Reset1 " "Warning: Node \"controller:inst2\|MAC_Reset1\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|MAC_Reset2 " "Warning: Node \"controller:inst2\|MAC_Reset2\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 7 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demux16bit_sel1\[1\] " "Warning: Node \"controller:inst2\|demux16bit_sel1\[1\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demux16bit_sel1\[0\] " "Warning: Node \"controller:inst2\|demux16bit_sel1\[0\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demux16bit_sel1\[2\] " "Warning: Node \"controller:inst2\|demux16bit_sel1\[2\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demux16bit_sel2\[0\] " "Warning: Node \"controller:inst2\|demux16bit_sel2\[0\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demux16bit_sel2\[2\] " "Warning: Node \"controller:inst2\|demux16bit_sel2\[2\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demux16bit_sel2\[1\] " "Warning: Node \"controller:inst2\|demux16bit_sel2\[1\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select1\[2\] " "Warning: Node \"controller:inst2\|mux_select1\[2\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select1\[3\] " "Warning: Node \"controller:inst2\|mux_select1\[3\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select2\[3\] " "Warning: Node \"controller:inst2\|mux_select2\[3\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select2\[2\] " "Warning: Node \"controller:inst2\|mux_select2\[2\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select3\[3\] " "Warning: Node \"controller:inst2\|mux_select3\[3\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select3\[2\] " "Warning: Node \"controller:inst2\|mux_select3\[2\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select1\[1\] " "Warning: Node \"controller:inst2\|mux_select1\[1\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select3\[0\] " "Warning: Node \"controller:inst2\|mux_select3\[0\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select3\[1\] " "Warning: Node \"controller:inst2\|mux_select3\[1\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demuxto12_sel\[2\] " "Warning: Node \"controller:inst2\|demuxto12_sel\[2\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demuxto12_sel\[1\] " "Warning: Node \"controller:inst2\|demuxto12_sel\[1\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demuxto12_sel\[0\] " "Warning: Node \"controller:inst2\|demuxto12_sel\[0\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|demuxto12_sel\[3\] " "Warning: Node \"controller:inst2\|demuxto12_sel\[3\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select2\[1\] " "Warning: Node \"controller:inst2\|mux_select2\[1\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select2\[0\] " "Warning: Node \"controller:inst2\|mux_select2\[0\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controller:inst2\|mux_select1\[0\] " "Warning: Node \"controller:inst2\|mux_select1\[0\]\" is a latch" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/matrix_mult/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "51 " "Warning: Found 51 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr9 " "Info: Detected gated clock \"controller:inst2\|WideOr9\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr1~0 " "Info: Detected gated clock \"controller:inst2\|WideOr1~0\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr4~1 " "Info: Detected gated clock \"controller:inst2\|WideOr4~1\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr4~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr39~1 " "Info: Detected gated clock \"controller:inst2\|WideOr39~1\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr39~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr4~0 " "Info: Detected gated clock \"controller:inst2\|WideOr4~0\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S16 " "Info: Detected ripple clock \"controller:inst2\|pstate.S16\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S19 " "Info: Detected ripple clock \"controller:inst2\|pstate.S19\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S19" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr64~0 " "Info: Detected gated clock \"controller:inst2\|WideOr64~0\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr64~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S22 " "Info: Detected ripple clock \"controller:inst2\|pstate.S22\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S22" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr41~1 " "Info: Detected gated clock \"controller:inst2\|WideOr41~1\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr41~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S18 " "Info: Detected ripple clock \"controller:inst2\|pstate.S18\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S18" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S17 " "Info: Detected ripple clock \"controller:inst2\|pstate.S17\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S15 " "Info: Detected ripple clock \"controller:inst2\|pstate.S15\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S13 " "Info: Detected ripple clock \"controller:inst2\|pstate.S13\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S21 " "Info: Detected ripple clock \"controller:inst2\|pstate.S21\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S21" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S25 " "Info: Detected ripple clock \"controller:inst2\|pstate.S25\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S25" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr25~0 " "Info: Detected gated clock \"controller:inst2\|WideOr25~0\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr25~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr50~1 " "Info: Detected gated clock \"controller:inst2\|WideOr50~1\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr50~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S26 " "Info: Detected ripple clock \"controller:inst2\|pstate.S26\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S26" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr50~0 " "Info: Detected gated clock \"controller:inst2\|WideOr50~0\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr50~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr50~2 " "Info: Detected gated clock \"controller:inst2\|WideOr50~2\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr50~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr4~2 " "Info: Detected gated clock \"controller:inst2\|WideOr4~2\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr4~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S27 " "Info: Detected ripple clock \"controller:inst2\|pstate.S27\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S27" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S14 " "Info: Detected ripple clock \"controller:inst2\|pstate.S14\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S24 " "Info: Detected ripple clock \"controller:inst2\|pstate.S24\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S24" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr43~1 " "Info: Detected gated clock \"controller:inst2\|WideOr43~1\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr43~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr44~2 " "Info: Detected gated clock \"controller:inst2\|WideOr44~2\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr44~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr43~0 " "Info: Detected gated clock \"controller:inst2\|WideOr43~0\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr43~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr48~0 " "Info: Detected gated clock \"controller:inst2\|WideOr48~0\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr48~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr43~2 " "Info: Detected gated clock \"controller:inst2\|WideOr43~2\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr43~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr1~1 " "Info: Detected gated clock \"controller:inst2\|WideOr1~1\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S28 " "Info: Detected ripple clock \"controller:inst2\|pstate.S28\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S28" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S29 " "Info: Detected ripple clock \"controller:inst2\|pstate.S29\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S29" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S5 " "Info: Detected ripple clock \"controller:inst2\|pstate.S5\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S7 " "Info: Detected ripple clock \"controller:inst2\|pstate.S7\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S6 " "Info: Detected ripple clock \"controller:inst2\|pstate.S6\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S3 " "Info: Detected ripple clock \"controller:inst2\|pstate.S3\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S2 " "Info: Detected ripple clock \"controller:inst2\|pstate.S2\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S4 " "Info: Detected ripple clock \"controller:inst2\|pstate.S4\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr34~0 " "Info: Detected gated clock \"controller:inst2\|WideOr34~0\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr34~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S1 " "Info: Detected ripple clock \"controller:inst2\|pstate.S1\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S12 " "Info: Detected ripple clock \"controller:inst2\|pstate.S12\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr57~2 " "Info: Detected gated clock \"controller:inst2\|WideOr57~2\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr57~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S8 " "Info: Detected ripple clock \"controller:inst2\|pstate.S8\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S9 " "Info: Detected ripple clock \"controller:inst2\|pstate.S9\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S30 " "Info: Detected ripple clock \"controller:inst2\|pstate.S30\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S30" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S11 " "Info: Detected ripple clock \"controller:inst2\|pstate.S11\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S10 " "Info: Detected ripple clock \"controller:inst2\|pstate.S10\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr57 " "Info: Detected gated clock \"controller:inst2\|WideOr57\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "controller:inst2\|pstate.S0 " "Info: Detected ripple clock \"controller:inst2\|pstate.S0\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|pstate.S0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controller:inst2\|WideOr57~3 " "Info: Detected gated clock \"controller:inst2\|WideOr57~3\" as buffer" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "controller:inst2\|WideOr57~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register controller:inst2\|mux_select1\[0\] register MAC:inst4\|MAC_Checker:inst1\|feedback\[13\] 24.13 MHz 41.448 ns Internal " "Info: Clock \"clk\" has Internal fmax of 24.13 MHz between source register \"controller:inst2\|mux_select1\[0\]\" and destination register \"MAC:inst4\|MAC_Checker:inst1\|feedback\[13\]\" (period= 41.448 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.040 ns + Longest register register " "Info: + Longest register to register delay is 16.040 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:inst2\|mux_select1\[0\] 1 REG LC_X19_Y10_N6 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y10_N6; Fanout = 36; REG Node = 'controller:inst2\|mux_select1\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst2|mux_select1[0] } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.442 ns) 1.606 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[0\]~45 2 COMB LC_X21_Y10_N8 1 " "Info: 2: + IC(1.164 ns) + CELL(0.442 ns) = 1.606 ns; Loc. = LC_X21_Y10_N8; Fanout = 1; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[0\]~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { controller:inst2|mux_select1[0] lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~45 } "NODE_NAME" } } { "db/mux_ugc.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mux_ugc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.114 ns) 2.441 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[0\]~46 3 COMB LC_X20_Y10_N8 1 " "Info: 3: + IC(0.721 ns) + CELL(0.114 ns) = 2.441 ns; Loc. = LC_X20_Y10_N8; Fanout = 1; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[0\]~46'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~45 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~46 } "NODE_NAME" } } { "db/mux_ugc.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mux_ugc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.292 ns) 3.182 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[0\]~47 4 COMB LC_X20_Y10_N4 4 " "Info: 4: + IC(0.449 ns) + CELL(0.292 ns) = 3.182 ns; Loc. = LC_X20_Y10_N4; Fanout = 4; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[0\]~47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~46 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~47 } "NODE_NAME" } } { "db/mux_ugc.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mux_ugc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.292 ns) 3.924 ns lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[0\]~27 5 COMB LC_X20_Y10_N1 6 " "Info: 5: + IC(0.450 ns) + CELL(0.292 ns) = 3.924 ns; Loc. = LC_X20_Y10_N1; Fanout = 6; COMB Node = 'lpm_mux0:inst7\|lpm_mux:lpm_mux_component\|mux_ugc:auto_generated\|result_node\[0\]~27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~47 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~27 } "NODE_NAME" } } { "db/mux_ugc.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mux_ugc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.242 ns) + CELL(0.590 ns) 5.756 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|cs3a\[0\] 6 COMB LC_X19_Y8_N1 9 " "Info: 6: + IC(1.242 ns) + CELL(0.590 ns) = 5.756 ns; Loc. = LC_X19_Y8_N1; Fanout = 9; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|cs3a\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~27 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|cs3a[0] } "NODE_NAME" } } { "db/mult_lpm.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mult_lpm.tdf" 40 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.302 ns) + CELL(0.114 ns) 7.172 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|le5a\[6\] 7 COMB LC_X20_Y9_N0 4 " "Info: 7: + IC(1.302 ns) + CELL(0.114 ns) = 7.172 ns; Loc. = LC_X20_Y9_N0; Fanout = 4; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|le5a\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.416 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|cs3a[0] MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|le5a[6] } "NODE_NAME" } } { "db/mult_lpm.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mult_lpm.tdf" 43 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.442 ns) 8.055 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|op_3~2 8 COMB LC_X20_Y9_N3 2 " "Info: 8: + IC(0.441 ns) + CELL(0.442 ns) = 8.055 ns; Loc. = LC_X20_Y9_N3; Fanout = 2; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|op_3~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|le5a[6] MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|op_3~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.838 ns) 10.130 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|add12_result\[5\]~15 9 COMB LC_X21_Y8_N9 6 " "Info: 9: + IC(1.237 ns) + CELL(0.838 ns) = 10.130 ns; Loc. = LC_X21_Y8_N9; Fanout = 6; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|add12_result\[5\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.075 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|op_3~2 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|add12_result[5]~15 } "NODE_NAME" } } { "db/mult_lpm.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mult_lpm.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 10.809 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|add12_result\[7\]~10 10 COMB LC_X21_Y7_N1 3 " "Info: 10: + IC(0.000 ns) + CELL(0.679 ns) = 10.809 ns; Loc. = LC_X21_Y7_N1; Fanout = 3; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|add12_result\[7\]~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|add12_result[5]~15 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|add12_result[7]~10 } "NODE_NAME" } } { "db/mult_lpm.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mult_lpm.tdf" 35 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.575 ns) 12.092 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|add8_result\[9\]~13COUT1_60 11 COMB LC_X22_Y7_N1 2 " "Info: 11: + IC(0.708 ns) + CELL(0.575 ns) = 12.092 ns; Loc. = LC_X22_Y7_N1; Fanout = 2; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|add8_result\[9\]~13COUT1_60'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|add12_result[7]~10 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|add8_result[9]~13COUT1_60 } "NODE_NAME" } } { "db/mult_lpm.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mult_lpm.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.172 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|add8_result\[10\]~11COUT1_62 12 COMB LC_X22_Y7_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 12.172 ns; Loc. = LC_X22_Y7_N2; Fanout = 2; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|add8_result\[10\]~11COUT1_62'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|add8_result[9]~13COUT1_60 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|add8_result[10]~11COUT1_62 } "NODE_NAME" } } { "db/mult_lpm.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mult_lpm.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 12.780 ns MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|add8_result\[11\]~8 13 COMB LC_X22_Y7_N3 4 " "Info: 13: + IC(0.000 ns) + CELL(0.608 ns) = 12.780 ns; Loc. = LC_X22_Y7_N3; Fanout = 4; COMB Node = 'MAC:inst4\|lpm_mult0:inst\|lpm_mult:lpm_mult_component\|mult_lpm:auto_generated\|add8_result\[11\]~8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|add8_result[10]~11COUT1_62 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|add8_result[11]~8 } "NODE_NAME" } } { "db/mult_lpm.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mult_lpm.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.564 ns) 14.055 ns MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~9 14 COMB LC_X23_Y7_N3 3 " "Info: 14: + IC(0.711 ns) + CELL(0.564 ns) = 14.055 ns; Loc. = LC_X23_Y7_N3; Fanout = 3; COMB Node = 'MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|add8_result[11]~8 MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~9 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 14.233 ns MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~7 15 COMB LC_X23_Y7_N4 6 " "Info: 15: + IC(0.000 ns) + CELL(0.178 ns) = 14.233 ns; Loc. = LC_X23_Y7_N4; Fanout = 6; COMB Node = 'MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~9 MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~7 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 14.854 ns MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~4 16 COMB LC_X23_Y7_N5 1 " "Info: 16: + IC(0.000 ns) + CELL(0.621 ns) = 14.854 ns; Loc. = LC_X23_Y7_N5; Fanout = 1; COMB Node = 'MAC:inst4\|lpm_add_sub0:inst6\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~7 MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~4 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.478 ns) 16.040 ns MAC:inst4\|MAC_Checker:inst1\|feedback\[13\] 17 REG LC_X24_Y7_N6 4 " "Info: 17: + IC(0.708 ns) + CELL(0.478 ns) = 16.040 ns; Loc. = LC_X24_Y7_N6; Fanout = 4; REG Node = 'MAC:inst4\|MAC_Checker:inst1\|feedback\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.186 ns" { MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~4 MAC:inst4|MAC_Checker:inst1|feedback[13] } "NODE_NAME" } } { "MAC_Checker.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/MAC_Checker.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.907 ns ( 43.06 % ) " "Info: Total cell delay = 6.907 ns ( 43.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.133 ns ( 56.94 % ) " "Info: Total interconnect delay = 9.133 ns ( 56.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.040 ns" { controller:inst2|mux_select1[0] lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~45 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~46 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~47 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~27 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|cs3a[0] MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|le5a[6] MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|op_3~2 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|add12_result[5]~15 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|add12_result[7]~10 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|add8_result[9]~13COUT1_60 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|add8_result[10]~11COUT1_62 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|add8_result[11]~8 MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~9 MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~7 MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~4 MAC:inst4|MAC_Checker:inst1|feedback[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.040 ns" { controller:inst2|mux_select1[0] {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~45 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~46 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~47 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~27 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|cs3a[0] {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|le5a[6] {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|op_3~2 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|add12_result[5]~15 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|add12_result[7]~10 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|add8_result[9]~13COUT1_60 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|add8_result[10]~11COUT1_62 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|add8_result[11]~8 {} MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~9 {} MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~7 {} MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~4 {} MAC:inst4|MAC_Checker:inst1|feedback[13] {} } { 0.000ns 1.164ns 0.721ns 0.449ns 0.450ns 1.242ns 1.302ns 0.441ns 1.237ns 0.000ns 0.708ns 0.000ns 0.000ns 0.711ns 0.000ns 0.000ns 0.708ns } { 0.000ns 0.442ns 0.114ns 0.292ns 0.292ns 0.590ns 0.114ns 0.442ns 0.838ns 0.679ns 0.575ns 0.080ns 0.608ns 0.564ns 0.178ns 0.621ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.647 ns - Smallest " "Info: - Smallest clock skew is -4.647 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.668 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 402 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 402; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/matrix_mult/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.488 ns) + CELL(0.711 ns) 7.668 ns MAC:inst4\|MAC_Checker:inst1\|feedback\[13\] 2 REG LC_X24_Y7_N6 4 " "Info: 2: + IC(5.488 ns) + CELL(0.711 ns) = 7.668 ns; Loc. = LC_X24_Y7_N6; Fanout = 4; REG Node = 'MAC:inst4\|MAC_Checker:inst1\|feedback\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.199 ns" { clk MAC:inst4|MAC_Checker:inst1|feedback[13] } "NODE_NAME" } } { "MAC_Checker.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/MAC_Checker.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 28.43 % ) " "Info: Total cell delay = 2.180 ns ( 28.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.488 ns ( 71.57 % ) " "Info: Total interconnect delay = 5.488 ns ( 71.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.668 ns" { clk MAC:inst4|MAC_Checker:inst1|feedback[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.668 ns" { clk {} clk~out0 {} MAC:inst4|MAC_Checker:inst1|feedback[13] {} } { 0.000ns 0.000ns 5.488ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 12.315 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 12.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 402 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 402; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/matrix_mult/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.446 ns) + CELL(0.935 ns) 7.850 ns controller:inst2\|pstate.S1 2 REG LC_X8_Y6_N1 10 " "Info: 2: + IC(5.446 ns) + CELL(0.935 ns) = 7.850 ns; Loc. = LC_X8_Y6_N1; Fanout = 10; REG Node = 'controller:inst2\|pstate.S1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.381 ns" { clk controller:inst2|pstate.S1 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.173 ns) + CELL(0.292 ns) 12.315 ns controller:inst2\|mux_select1\[0\] 3 REG LC_X19_Y10_N6 36 " "Info: 3: + IC(4.173 ns) + CELL(0.292 ns) = 12.315 ns; Loc. = LC_X19_Y10_N6; Fanout = 36; REG Node = 'controller:inst2\|mux_select1\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.465 ns" { controller:inst2|pstate.S1 controller:inst2|mux_select1[0] } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.696 ns ( 21.89 % ) " "Info: Total cell delay = 2.696 ns ( 21.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.619 ns ( 78.11 % ) " "Info: Total interconnect delay = 9.619 ns ( 78.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.315 ns" { clk controller:inst2|pstate.S1 controller:inst2|mux_select1[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.315 ns" { clk {} clk~out0 {} controller:inst2|pstate.S1 {} controller:inst2|mux_select1[0] {} } { 0.000ns 0.000ns 5.446ns 4.173ns } { 0.000ns 1.469ns 0.935ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.668 ns" { clk MAC:inst4|MAC_Checker:inst1|feedback[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.668 ns" { clk {} clk~out0 {} MAC:inst4|MAC_Checker:inst1|feedback[13] {} } { 0.000ns 0.000ns 5.488ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.315 ns" { clk controller:inst2|pstate.S1 controller:inst2|mux_select1[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.315 ns" { clk {} clk~out0 {} controller:inst2|pstate.S1 {} controller:inst2|mux_select1[0] {} } { 0.000ns 0.000ns 5.446ns 4.173ns } { 0.000ns 1.469ns 0.935ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "MAC_Checker.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/MAC_Checker.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 35 -1 0 } } { "MAC_Checker.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/MAC_Checker.v" 9 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.040 ns" { controller:inst2|mux_select1[0] lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~45 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~46 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~47 lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~27 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|cs3a[0] MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|le5a[6] MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|op_3~2 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|add12_result[5]~15 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|add12_result[7]~10 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|add8_result[9]~13COUT1_60 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|add8_result[10]~11COUT1_62 MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|add8_result[11]~8 MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~9 MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~7 MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~4 MAC:inst4|MAC_Checker:inst1|feedback[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.040 ns" { controller:inst2|mux_select1[0] {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~45 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~46 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~47 {} lpm_mux0:inst7|lpm_mux:lpm_mux_component|mux_ugc:auto_generated|result_node[0]~27 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|cs3a[0] {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|le5a[6] {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|op_3~2 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|add12_result[5]~15 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|add12_result[7]~10 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|add8_result[9]~13COUT1_60 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|add8_result[10]~11COUT1_62 {} MAC:inst4|lpm_mult0:inst|lpm_mult:lpm_mult_component|mult_lpm:auto_generated|add8_result[11]~8 {} MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~9 {} MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~7 {} MAC:inst4|lpm_add_sub0:inst6|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~4 {} MAC:inst4|MAC_Checker:inst1|feedback[13] {} } { 0.000ns 1.164ns 0.721ns 0.449ns 0.450ns 1.242ns 1.302ns 0.441ns 1.237ns 0.000ns 0.708ns 0.000ns 0.000ns 0.711ns 0.000ns 0.000ns 0.708ns } { 0.000ns 0.442ns 0.114ns 0.292ns 0.292ns 0.590ns 0.114ns 0.442ns 0.838ns 0.679ns 0.575ns 0.080ns 0.608ns 0.564ns 0.178ns 0.621ns 0.478ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.668 ns" { clk MAC:inst4|MAC_Checker:inst1|feedback[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.668 ns" { clk {} clk~out0 {} MAC:inst4|MAC_Checker:inst1|feedback[13] {} } { 0.000ns 0.000ns 5.488ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.315 ns" { clk controller:inst2|pstate.S1 controller:inst2|mux_select1[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.315 ns" { clk {} clk~out0 {} controller:inst2|pstate.S1 {} controller:inst2|mux_select1[0] {} } { 0.000ns 0.000ns 5.446ns 4.173ns } { 0.000ns 1.469ns 0.935ns 0.292ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "controller:inst2\|pstate.S27 controller:inst2\|final_mux_sel\[3\] clk 8.039 ns " "Info: Found hold time violation between source  pin or register \"controller:inst2\|pstate.S27\" and destination pin or register \"controller:inst2\|final_mux_sel\[3\]\" for clock \"clk\" (Hold time is 8.039 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.675 ns + Largest " "Info: + Largest clock skew is 10.675 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 18.301 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 18.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 402 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 402; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/matrix_mult/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.446 ns) + CELL(0.935 ns) 7.850 ns controller:inst2\|pstate.S1 2 REG LC_X8_Y6_N1 10 " "Info: 2: + IC(5.446 ns) + CELL(0.935 ns) = 7.850 ns; Loc. = LC_X8_Y6_N1; Fanout = 10; REG Node = 'controller:inst2\|pstate.S1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.381 ns" { clk controller:inst2|pstate.S1 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.336 ns) + CELL(0.114 ns) 9.300 ns controller:inst2\|WideOr34~0 3 COMB LC_X8_Y7_N4 5 " "Info: 3: + IC(1.336 ns) + CELL(0.114 ns) = 9.300 ns; Loc. = LC_X8_Y7_N4; Fanout = 5; COMB Node = 'controller:inst2\|WideOr34~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.450 ns" { controller:inst2|pstate.S1 controller:inst2|WideOr34~0 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.442 ns) 10.428 ns controller:inst2\|WideOr57~2 4 COMB LC_X9_Y7_N2 2 " "Info: 4: + IC(0.686 ns) + CELL(0.442 ns) = 10.428 ns; Loc. = LC_X9_Y7_N2; Fanout = 2; COMB Node = 'controller:inst2\|WideOr57~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.128 ns" { controller:inst2|WideOr34~0 controller:inst2|WideOr57~2 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.292 ns) 12.001 ns controller:inst2\|WideOr57~3 5 COMB LC_X9_Y6_N5 2 " "Info: 5: + IC(1.281 ns) + CELL(0.292 ns) = 12.001 ns; Loc. = LC_X9_Y6_N5; Fanout = 2; COMB Node = 'controller:inst2\|WideOr57~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { controller:inst2|WideOr57~2 controller:inst2|WideOr57~3 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 12.297 ns controller:inst2\|WideOr57 6 COMB LC_X9_Y6_N6 4 " "Info: 6: + IC(0.182 ns) + CELL(0.114 ns) = 12.297 ns; Loc. = LC_X9_Y6_N6; Fanout = 4; COMB Node = 'controller:inst2\|WideOr57'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { controller:inst2|WideOr57~3 controller:inst2|WideOr57 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.890 ns) + CELL(0.114 ns) 18.301 ns controller:inst2\|final_mux_sel\[3\] 7 REG LC_X10_Y6_N6 1 " "Info: 7: + IC(5.890 ns) + CELL(0.114 ns) = 18.301 ns; Loc. = LC_X10_Y6_N6; Fanout = 1; REG Node = 'controller:inst2\|final_mux_sel\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.004 ns" { controller:inst2|WideOr57 controller:inst2|final_mux_sel[3] } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.480 ns ( 19.02 % ) " "Info: Total cell delay = 3.480 ns ( 19.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.821 ns ( 80.98 % ) " "Info: Total interconnect delay = 14.821 ns ( 80.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.301 ns" { clk controller:inst2|pstate.S1 controller:inst2|WideOr34~0 controller:inst2|WideOr57~2 controller:inst2|WideOr57~3 controller:inst2|WideOr57 controller:inst2|final_mux_sel[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.301 ns" { clk {} clk~out0 {} controller:inst2|pstate.S1 {} controller:inst2|WideOr34~0 {} controller:inst2|WideOr57~2 {} controller:inst2|WideOr57~3 {} controller:inst2|WideOr57 {} controller:inst2|final_mux_sel[3] {} } { 0.000ns 0.000ns 5.446ns 1.336ns 0.686ns 1.281ns 0.182ns 5.890ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.442ns 0.292ns 0.114ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.626 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 7.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 402 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 402; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/matrix_mult/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.446 ns) + CELL(0.711 ns) 7.626 ns controller:inst2\|pstate.S27 2 REG LC_X10_Y6_N0 9 " "Info: 2: + IC(5.446 ns) + CELL(0.711 ns) = 7.626 ns; Loc. = LC_X10_Y6_N0; Fanout = 9; REG Node = 'controller:inst2\|pstate.S27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.157 ns" { clk controller:inst2|pstate.S27 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 28.59 % ) " "Info: Total cell delay = 2.180 ns ( 28.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.446 ns ( 71.41 % ) " "Info: Total interconnect delay = 5.446 ns ( 71.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.626 ns" { clk controller:inst2|pstate.S27 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.626 ns" { clk {} clk~out0 {} controller:inst2|pstate.S27 {} } { 0.000ns 0.000ns 5.446ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.301 ns" { clk controller:inst2|pstate.S1 controller:inst2|WideOr34~0 controller:inst2|WideOr57~2 controller:inst2|WideOr57~3 controller:inst2|WideOr57 controller:inst2|final_mux_sel[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.301 ns" { clk {} clk~out0 {} controller:inst2|pstate.S1 {} controller:inst2|WideOr34~0 {} controller:inst2|WideOr57~2 {} controller:inst2|WideOr57~3 {} controller:inst2|WideOr57 {} controller:inst2|final_mux_sel[3] {} } { 0.000ns 0.000ns 5.446ns 1.336ns 0.686ns 1.281ns 0.182ns 5.890ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.442ns 0.292ns 0.114ns 0.114ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.626 ns" { clk controller:inst2|pstate.S27 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.626 ns" { clk {} clk~out0 {} controller:inst2|pstate.S27 {} } { 0.000ns 0.000ns 5.446ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.412 ns - Shortest register register " "Info: - Shortest register to register delay is 2.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:inst2\|pstate.S27 1 REG LC_X10_Y6_N0 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y6_N0; Fanout = 9; REG Node = 'controller:inst2\|pstate.S27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:inst2|pstate.S27 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.378 ns) 0.378 ns controller:inst2\|WideOr64~2 2 COMB LC_X10_Y6_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.378 ns) = 0.378 ns; Loc. = LC_X10_Y6_N0; Fanout = 1; COMB Node = 'controller:inst2\|WideOr64~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { controller:inst2|pstate.S27 controller:inst2|WideOr64~2 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.114 ns) 1.674 ns controller:inst2\|WideOr58 3 COMB LC_X10_Y6_N8 1 " "Info: 3: + IC(1.182 ns) + CELL(0.114 ns) = 1.674 ns; Loc. = LC_X10_Y6_N8; Fanout = 1; COMB Node = 'controller:inst2\|WideOr58'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.296 ns" { controller:inst2|WideOr64~2 controller:inst2|WideOr58 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.292 ns) 2.412 ns controller:inst2\|final_mux_sel\[3\] 4 REG LC_X10_Y6_N6 1 " "Info: 4: + IC(0.446 ns) + CELL(0.292 ns) = 2.412 ns; Loc. = LC_X10_Y6_N6; Fanout = 1; REG Node = 'controller:inst2\|final_mux_sel\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { controller:inst2|WideOr58 controller:inst2|final_mux_sel[3] } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.784 ns ( 32.50 % ) " "Info: Total cell delay = 0.784 ns ( 32.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.628 ns ( 67.50 % ) " "Info: Total interconnect delay = 1.628 ns ( 67.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.412 ns" { controller:inst2|pstate.S27 controller:inst2|WideOr64~2 controller:inst2|WideOr58 controller:inst2|final_mux_sel[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.412 ns" { controller:inst2|pstate.S27 {} controller:inst2|WideOr64~2 {} controller:inst2|WideOr58 {} controller:inst2|final_mux_sel[3] {} } { 0.000ns 0.000ns 1.182ns 0.446ns } { 0.000ns 0.378ns 0.114ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 35 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.301 ns" { clk controller:inst2|pstate.S1 controller:inst2|WideOr34~0 controller:inst2|WideOr57~2 controller:inst2|WideOr57~3 controller:inst2|WideOr57 controller:inst2|final_mux_sel[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.301 ns" { clk {} clk~out0 {} controller:inst2|pstate.S1 {} controller:inst2|WideOr34~0 {} controller:inst2|WideOr57~2 {} controller:inst2|WideOr57~3 {} controller:inst2|WideOr57 {} controller:inst2|final_mux_sel[3] {} } { 0.000ns 0.000ns 5.446ns 1.336ns 0.686ns 1.281ns 0.182ns 5.890ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.442ns 0.292ns 0.114ns 0.114ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.626 ns" { clk controller:inst2|pstate.S27 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.626 ns" { clk {} clk~out0 {} controller:inst2|pstate.S27 {} } { 0.000ns 0.000ns 5.446ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.412 ns" { controller:inst2|pstate.S27 controller:inst2|WideOr64~2 controller:inst2|WideOr58 controller:inst2|final_mux_sel[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.412 ns" { controller:inst2|pstate.S27 {} controller:inst2|WideOr64~2 {} controller:inst2|WideOr58 {} controller:inst2|final_mux_sel[3] {} } { 0.000ns 0.000ns 1.182ns 0.446ns } { 0.000ns 0.378ns 0.114ns 0.292ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "demux1to12:inst\|Data_out3\[2\] din\[2\] clk 1.124 ns register " "Info: tsu for register \"demux1to12:inst\|Data_out3\[2\]\" (data pin = \"din\[2\]\", clock pin = \"clk\") is 1.124 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.755 ns + Longest pin register " "Info: + Longest pin to register delay is 8.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns din\[2\] 1 PIN PIN_40 12 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_40; Fanout = 12; PIN Node = 'din\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[2] } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/matrix_mult/transmult.bdf" { { -200 -432 -264 -184 "din\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.165 ns) + CELL(0.115 ns) 8.755 ns demux1to12:inst\|Data_out3\[2\] 2 REG LC_X18_Y11_N4 3 " "Info: 2: + IC(7.165 ns) + CELL(0.115 ns) = 8.755 ns; Loc. = LC_X18_Y11_N4; Fanout = 3; REG Node = 'demux1to12:inst\|Data_out3\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.280 ns" { din[2] demux1to12:inst|Data_out3[2] } "NODE_NAME" } } { "demux1to12.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/demux1to12.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 18.16 % ) " "Info: Total cell delay = 1.590 ns ( 18.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.165 ns ( 81.84 % ) " "Info: Total interconnect delay = 7.165 ns ( 81.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.755 ns" { din[2] demux1to12:inst|Data_out3[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.755 ns" { din[2] {} din[2]~out0 {} demux1to12:inst|Data_out3[2] {} } { 0.000ns 0.000ns 7.165ns } { 0.000ns 1.475ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "demux1to12.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/demux1to12.v" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.668 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 402 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 402; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/matrix_mult/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.488 ns) + CELL(0.711 ns) 7.668 ns demux1to12:inst\|Data_out3\[2\] 2 REG LC_X18_Y11_N4 3 " "Info: 2: + IC(5.488 ns) + CELL(0.711 ns) = 7.668 ns; Loc. = LC_X18_Y11_N4; Fanout = 3; REG Node = 'demux1to12:inst\|Data_out3\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.199 ns" { clk demux1to12:inst|Data_out3[2] } "NODE_NAME" } } { "demux1to12.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/demux1to12.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 28.43 % ) " "Info: Total cell delay = 2.180 ns ( 28.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.488 ns ( 71.57 % ) " "Info: Total interconnect delay = 5.488 ns ( 71.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.668 ns" { clk demux1to12:inst|Data_out3[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.668 ns" { clk {} clk~out0 {} demux1to12:inst|Data_out3[2] {} } { 0.000ns 0.000ns 5.488ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.755 ns" { din[2] demux1to12:inst|Data_out3[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.755 ns" { din[2] {} din[2]~out0 {} demux1to12:inst|Data_out3[2] {} } { 0.000ns 0.000ns 7.165ns } { 0.000ns 1.475ns 0.115ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.668 ns" { clk demux1to12:inst|Data_out3[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.668 ns" { clk {} clk~out0 {} demux1to12:inst|Data_out3[2] {} } { 0.000ns 0.000ns 5.488ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk dout\[9\] lpm_mux1:inst13\|lpm_mux:lpm_mux_component\|mux_5ge:auto_generated\|dffe1a\[2\] 18.831 ns register " "Info: tco from clock \"clk\" to destination pin \"dout\[9\]\" through register \"lpm_mux1:inst13\|lpm_mux:lpm_mux_component\|mux_5ge:auto_generated\|dffe1a\[2\]\" is 18.831 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.626 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 402 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 402; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/matrix_mult/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.446 ns) + CELL(0.711 ns) 7.626 ns lpm_mux1:inst13\|lpm_mux:lpm_mux_component\|mux_5ge:auto_generated\|dffe1a\[2\] 2 REG LC_X10_Y7_N9 17 " "Info: 2: + IC(5.446 ns) + CELL(0.711 ns) = 7.626 ns; Loc. = LC_X10_Y7_N9; Fanout = 17; REG Node = 'lpm_mux1:inst13\|lpm_mux:lpm_mux_component\|mux_5ge:auto_generated\|dffe1a\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.157 ns" { clk lpm_mux1:inst13|lpm_mux:lpm_mux_component|mux_5ge:auto_generated|dffe1a[2] } "NODE_NAME" } } { "db/mux_5ge.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mux_5ge.tdf" 40 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 28.59 % ) " "Info: Total cell delay = 2.180 ns ( 28.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.446 ns ( 71.41 % ) " "Info: Total interconnect delay = 5.446 ns ( 71.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.626 ns" { clk lpm_mux1:inst13|lpm_mux:lpm_mux_component|mux_5ge:auto_generated|dffe1a[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.626 ns" { clk {} clk~out0 {} lpm_mux1:inst13|lpm_mux:lpm_mux_component|mux_5ge:auto_generated|dffe1a[2] {} } { 0.000ns 0.000ns 5.446ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "db/mux_5ge.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mux_5ge.tdf" 40 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.981 ns + Longest register pin " "Info: + Longest register to pin delay is 10.981 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_mux1:inst13\|lpm_mux:lpm_mux_component\|mux_5ge:auto_generated\|dffe1a\[2\] 1 REG LC_X10_Y7_N9 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y7_N9; Fanout = 17; REG Node = 'lpm_mux1:inst13\|lpm_mux:lpm_mux_component\|mux_5ge:auto_generated\|dffe1a\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_mux1:inst13|lpm_mux:lpm_mux_component|mux_5ge:auto_generated|dffe1a[2] } "NODE_NAME" } } { "db/mux_5ge.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mux_5ge.tdf" 40 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.942 ns) + CELL(0.442 ns) 3.384 ns lpm_mux3:inst12\|lpm_mux:lpm_mux_component\|mux_pgc:auto_generated\|result_node\[15\]~33 2 COMB LC_X21_Y5_N7 16 " "Info: 2: + IC(2.942 ns) + CELL(0.442 ns) = 3.384 ns; Loc. = LC_X21_Y5_N7; Fanout = 16; COMB Node = 'lpm_mux3:inst12\|lpm_mux:lpm_mux_component\|mux_pgc:auto_generated\|result_node\[15\]~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.384 ns" { lpm_mux1:inst13|lpm_mux:lpm_mux_component|mux_5ge:auto_generated|dffe1a[2] lpm_mux3:inst12|lpm_mux:lpm_mux_component|mux_pgc:auto_generated|result_node[15]~33 } "NODE_NAME" } } { "db/mux_pgc.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mux_pgc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.550 ns) + CELL(0.590 ns) 6.524 ns lpm_mux3:inst12\|lpm_mux:lpm_mux_component\|mux_pgc:auto_generated\|result_node\[9\]~46 3 COMB LC_X12_Y8_N4 1 " "Info: 3: + IC(2.550 ns) + CELL(0.590 ns) = 6.524 ns; Loc. = LC_X12_Y8_N4; Fanout = 1; COMB Node = 'lpm_mux3:inst12\|lpm_mux:lpm_mux_component\|mux_pgc:auto_generated\|result_node\[9\]~46'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.140 ns" { lpm_mux3:inst12|lpm_mux:lpm_mux_component|mux_pgc:auto_generated|result_node[15]~33 lpm_mux3:inst12|lpm_mux:lpm_mux_component|mux_pgc:auto_generated|result_node[9]~46 } "NODE_NAME" } } { "db/mux_pgc.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mux_pgc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.349 ns) + CELL(2.108 ns) 10.981 ns dout\[9\] 4 PIN PIN_38 0 " "Info: 4: + IC(2.349 ns) + CELL(2.108 ns) = 10.981 ns; Loc. = PIN_38; Fanout = 0; PIN Node = 'dout\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.457 ns" { lpm_mux3:inst12|lpm_mux:lpm_mux_component|mux_pgc:auto_generated|result_node[9]~46 dout[9] } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/matrix_mult/transmult.bdf" { { -160 2072 2248 -144 "dout\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.140 ns ( 28.59 % ) " "Info: Total cell delay = 3.140 ns ( 28.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.841 ns ( 71.41 % ) " "Info: Total interconnect delay = 7.841 ns ( 71.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.981 ns" { lpm_mux1:inst13|lpm_mux:lpm_mux_component|mux_5ge:auto_generated|dffe1a[2] lpm_mux3:inst12|lpm_mux:lpm_mux_component|mux_pgc:auto_generated|result_node[15]~33 lpm_mux3:inst12|lpm_mux:lpm_mux_component|mux_pgc:auto_generated|result_node[9]~46 dout[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.981 ns" { lpm_mux1:inst13|lpm_mux:lpm_mux_component|mux_5ge:auto_generated|dffe1a[2] {} lpm_mux3:inst12|lpm_mux:lpm_mux_component|mux_pgc:auto_generated|result_node[15]~33 {} lpm_mux3:inst12|lpm_mux:lpm_mux_component|mux_pgc:auto_generated|result_node[9]~46 {} dout[9] {} } { 0.000ns 2.942ns 2.550ns 2.349ns } { 0.000ns 0.442ns 0.590ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.626 ns" { clk lpm_mux1:inst13|lpm_mux:lpm_mux_component|mux_5ge:auto_generated|dffe1a[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.626 ns" { clk {} clk~out0 {} lpm_mux1:inst13|lpm_mux:lpm_mux_component|mux_5ge:auto_generated|dffe1a[2] {} } { 0.000ns 0.000ns 5.446ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.981 ns" { lpm_mux1:inst13|lpm_mux:lpm_mux_component|mux_5ge:auto_generated|dffe1a[2] lpm_mux3:inst12|lpm_mux:lpm_mux_component|mux_pgc:auto_generated|result_node[15]~33 lpm_mux3:inst12|lpm_mux:lpm_mux_component|mux_pgc:auto_generated|result_node[9]~46 dout[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.981 ns" { lpm_mux1:inst13|lpm_mux:lpm_mux_component|mux_5ge:auto_generated|dffe1a[2] {} lpm_mux3:inst12|lpm_mux:lpm_mux_component|mux_pgc:auto_generated|result_node[15]~33 {} lpm_mux3:inst12|lpm_mux:lpm_mux_component|mux_pgc:auto_generated|result_node[9]~46 {} dout[9] {} } { 0.000ns 2.942ns 2.550ns 2.349ns } { 0.000ns 0.442ns 0.590ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset dout\[10\] 14.372 ns Longest " "Info: Longest tpd from source pin \"reset\" to destination pin \"dout\[10\]\" is 14.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns reset 1 PIN PIN_48 48 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_48; Fanout = 48; PIN Node = 'reset'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/matrix_mult/transmult.bdf" { { 432 -216 -48 448 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.198 ns) + CELL(0.590 ns) 10.263 ns lpm_mux3:inst12\|lpm_mux:lpm_mux_component\|mux_pgc:auto_generated\|result_node\[10\]~44 2 COMB LC_X11_Y9_N2 1 " "Info: 2: + IC(8.198 ns) + CELL(0.590 ns) = 10.263 ns; Loc. = LC_X11_Y9_N2; Fanout = 1; COMB Node = 'lpm_mux3:inst12\|lpm_mux:lpm_mux_component\|mux_pgc:auto_generated\|result_node\[10\]~44'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.788 ns" { reset lpm_mux3:inst12|lpm_mux:lpm_mux_component|mux_pgc:auto_generated|result_node[10]~44 } "NODE_NAME" } } { "db/mux_pgc.tdf" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/db/mux_pgc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.001 ns) + CELL(2.108 ns) 14.372 ns dout\[10\] 3 PIN PIN_92 0 " "Info: 3: + IC(2.001 ns) + CELL(2.108 ns) = 14.372 ns; Loc. = PIN_92; Fanout = 0; PIN Node = 'dout\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.109 ns" { lpm_mux3:inst12|lpm_mux:lpm_mux_component|mux_pgc:auto_generated|result_node[10]~44 dout[10] } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/matrix_mult/transmult.bdf" { { -160 2072 2248 -144 "dout\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.173 ns ( 29.04 % ) " "Info: Total cell delay = 4.173 ns ( 29.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.199 ns ( 70.96 % ) " "Info: Total interconnect delay = 10.199 ns ( 70.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.372 ns" { reset lpm_mux3:inst12|lpm_mux:lpm_mux_component|mux_pgc:auto_generated|result_node[10]~44 dout[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.372 ns" { reset {} reset~out0 {} lpm_mux3:inst12|lpm_mux:lpm_mux_component|mux_pgc:auto_generated|result_node[10]~44 {} dout[10] {} } { 0.000ns 0.000ns 8.198ns 2.001ns } { 0.000ns 1.475ns 0.590ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "controller:inst2\|MAC_Reset2 cf_load clk 5.916 ns register " "Info: th for register \"controller:inst2\|MAC_Reset2\" (data pin = \"cf_load\", clock pin = \"clk\") is 5.916 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 16.305 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 16.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_10 402 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 402; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/matrix_mult/transmult.bdf" { { 408 -216 -48 424 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.446 ns) + CELL(0.935 ns) 7.850 ns controller:inst2\|pstate.S6 2 REG LC_X9_Y7_N7 5 " "Info: 2: + IC(5.446 ns) + CELL(0.935 ns) = 7.850 ns; Loc. = LC_X9_Y7_N7; Fanout = 5; REG Node = 'controller:inst2\|pstate.S6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.381 ns" { clk controller:inst2|pstate.S6 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.442 ns) 9.556 ns controller:inst2\|WideOr43~0 3 COMB LC_X9_Y8_N9 3 " "Info: 3: + IC(1.264 ns) + CELL(0.442 ns) = 9.556 ns; Loc. = LC_X9_Y8_N9; Fanout = 3; COMB Node = 'controller:inst2\|WideOr43~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { controller:inst2|pstate.S6 controller:inst2|WideOr43~0 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.963 ns) + CELL(0.114 ns) 14.633 ns controller:inst2\|WideOr4~2 4 COMB LC_X9_Y7_N9 1 " "Info: 4: + IC(4.963 ns) + CELL(0.114 ns) = 14.633 ns; Loc. = LC_X9_Y7_N9; Fanout = 1; COMB Node = 'controller:inst2\|WideOr4~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.077 ns" { controller:inst2|WideOr43~0 controller:inst2|WideOr4~2 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.590 ns) 16.305 ns controller:inst2\|MAC_Reset2 5 REG LC_X9_Y7_N1 32 " "Info: 5: + IC(1.082 ns) + CELL(0.590 ns) = 16.305 ns; Loc. = LC_X9_Y7_N1; Fanout = 32; REG Node = 'controller:inst2\|MAC_Reset2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { controller:inst2|WideOr4~2 controller:inst2|MAC_Reset2 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.550 ns ( 21.77 % ) " "Info: Total cell delay = 3.550 ns ( 21.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.755 ns ( 78.23 % ) " "Info: Total interconnect delay = 12.755 ns ( 78.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.305 ns" { clk controller:inst2|pstate.S6 controller:inst2|WideOr43~0 controller:inst2|WideOr4~2 controller:inst2|MAC_Reset2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.305 ns" { clk {} clk~out0 {} controller:inst2|pstate.S6 {} controller:inst2|WideOr43~0 {} controller:inst2|WideOr4~2 {} controller:inst2|MAC_Reset2 {} } { 0.000ns 0.000ns 5.446ns 1.264ns 4.963ns 1.082ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.590ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 7 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.389 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.389 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns cf_load 1 PIN PIN_34 3 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_34; Fanout = 3; PIN Node = 'cf_load'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cf_load } "NODE_NAME" } } { "transmult.bdf" "" { Schematic "C:/Users/Alex Saladna/Desktop/matrix_mult/transmult.bdf" { { 472 -224 -56 488 "cf_load" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.512 ns) + CELL(0.442 ns) 7.429 ns controller:inst2\|nstate.S0~0 2 COMB LC_X8_Y8_N1 2 " "Info: 2: + IC(5.512 ns) + CELL(0.442 ns) = 7.429 ns; Loc. = LC_X8_Y8_N1; Fanout = 2; COMB Node = 'controller:inst2\|nstate.S0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.954 ns" { cf_load controller:inst2|nstate.S0~0 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.292 ns) 8.846 ns controller:inst2\|Selector56~1 3 COMB LC_X8_Y8_N7 1 " "Info: 3: + IC(1.125 ns) + CELL(0.292 ns) = 8.846 ns; Loc. = LC_X8_Y8_N7; Fanout = 1; COMB Node = 'controller:inst2\|Selector56~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.417 ns" { controller:inst2|nstate.S0~0 controller:inst2|Selector56~1 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.251 ns) + CELL(0.292 ns) 10.389 ns controller:inst2\|MAC_Reset2 4 REG LC_X9_Y7_N1 32 " "Info: 4: + IC(1.251 ns) + CELL(0.292 ns) = 10.389 ns; Loc. = LC_X9_Y7_N1; Fanout = 32; REG Node = 'controller:inst2\|MAC_Reset2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { controller:inst2|Selector56~1 controller:inst2|MAC_Reset2 } "NODE_NAME" } } { "controller.v" "" { Text "C:/Users/Alex Saladna/Desktop/matrix_mult/controller.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.501 ns ( 24.07 % ) " "Info: Total cell delay = 2.501 ns ( 24.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.888 ns ( 75.93 % ) " "Info: Total interconnect delay = 7.888 ns ( 75.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.389 ns" { cf_load controller:inst2|nstate.S0~0 controller:inst2|Selector56~1 controller:inst2|MAC_Reset2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.389 ns" { cf_load {} cf_load~out0 {} controller:inst2|nstate.S0~0 {} controller:inst2|Selector56~1 {} controller:inst2|MAC_Reset2 {} } { 0.000ns 0.000ns 5.512ns 1.125ns 1.251ns } { 0.000ns 1.475ns 0.442ns 0.292ns 0.292ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.305 ns" { clk controller:inst2|pstate.S6 controller:inst2|WideOr43~0 controller:inst2|WideOr4~2 controller:inst2|MAC_Reset2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.305 ns" { clk {} clk~out0 {} controller:inst2|pstate.S6 {} controller:inst2|WideOr43~0 {} controller:inst2|WideOr4~2 {} controller:inst2|MAC_Reset2 {} } { 0.000ns 0.000ns 5.446ns 1.264ns 4.963ns 1.082ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.590ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.389 ns" { cf_load controller:inst2|nstate.S0~0 controller:inst2|Selector56~1 controller:inst2|MAC_Reset2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.389 ns" { cf_load {} cf_load~out0 {} controller:inst2|nstate.S0~0 {} controller:inst2|Selector56~1 {} controller:inst2|MAC_Reset2 {} } { 0.000ns 0.000ns 5.512ns 1.125ns 1.251ns } { 0.000ns 1.475ns 0.442ns 0.292ns 0.292ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 32 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 15:40:34 2016 " "Info: Processing ended: Tue Dec 06 15:40:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
