{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1375083408265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1375083408266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 29 09:36:48 2013 " "Processing started: Mon Jul 29 09:36:48 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1375083408266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1375083408266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1375083408266 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1375083409176 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1375083409548 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1375083409665 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1375083409666 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1375083409666 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_PLL_ACTUAL_BANDWIDTH_NOT_IN_TYPE_RANGE" "Medium between 0.500 Mhz and 2.000 Mhz 0.45 MHz to 0.56 MHz " "Can't achieve requested Medium bandwidth type; current PLL requires a bandwidth value of between 0.500 Mhz and 2.000 Mhz -- achieved bandwidth of 0.45 MHz to 0.56 MHz" {  } { { "db/pllpantalla_altpll.v" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/pllpantalla_altpll.v" 77 -1 0 } }  } 0 15567 "Can't achieve requested %1!s! bandwidth type; current PLL requires a bandwidth value of %2!s! -- achieved bandwidth of %3!s!" 0 0 "" 0 -1 1375083410866 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|wire_pll1_clk\[0\] 54 25 0 0 " "Implementing clock multiplication of 54, clock division of 25, and phase shift of 0 degrees (0 ps) for Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pllpantalla_altpll.v" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/pllpantalla_altpll.v" 43 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1375083410866 ""}  } { { "db/pllpantalla_altpll.v" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/pllpantalla_altpll.v" 77 -1 0 } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "" 0 -1 1375083410866 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Sound:SOUN\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|pll Cyclone IV E PLL " "Implemented PLL \"Sound:SOUN\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sound:SOUN\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|_clk0 14 31 0 0 " "Implementing clock multiplication of 14, clock division of 31, and phase shift of 0 degrees (0 ps) for Sound:SOUN\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1375083410867 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1375083410867 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 5000 0 0 " "Implementing clock multiplication of 1, clock division of 5000, and phase shift of 0 degrees (0 ps) for Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pllsound_altpll1.v" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/pllsound_altpll1.v" 43 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1375083410869 ""}  } { { "db/pllsound_altpll1.v" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/pllsound_altpll1.v" 77 -1 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1375083410869 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\|altsyncram_9o32:auto_generated\|ram_block1a2 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\|altsyncram_9o32:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDias:ROMA2|altsyncram:altsyncram_component|altsyncram_9o32:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a2 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PA1:ROMA1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\|altsyncram_hl32:auto_generated\|ram_block1a2 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\|altsyncram_hl32:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexEarly:ROMA9|altsyncram:altsyncram_component|altsyncram_hl32:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a2 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDuctoArterioso:ROMA10|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\|altsyncram_ee32:auto_generated\|ram_block1a2 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\|altsyncram_ee32:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexMid:ROMA7|altsyncram:altsyncram_component|altsyncram_ee32:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\|altsyncram_qh32:auto_generated\|ram_block1a2 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\|altsyncram_qh32:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexLate:ROMA8|altsyncram:altsyncram_component|altsyncram_qh32:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\|altsyncram_l332:auto_generated\|ram_block1a2 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\|altsyncram_l332:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexNormal:ROMA6|altsyncram:altsyncram_component|altsyncram_l332:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a2 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSys:ROMA3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\|altsyncram_8342:auto_generated\|ram_block1a2 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\|altsyncram_8342:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSysDias:ROMA4|altsyncram:altsyncram_component|altsyncram_8342:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\|altsyncram_3l32:auto_generated\|ram_block1a2 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\|altsyncram_3l32:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexHolo:ROMA5|altsyncram:altsyncram_component|altsyncram_3l32:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\|altsyncram_9o32:auto_generated\|ram_block1a1 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\|altsyncram_9o32:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDias:ROMA2|altsyncram:altsyncram_component|altsyncram_9o32:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a1 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PA1:ROMA1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\|altsyncram_hl32:auto_generated\|ram_block1a1 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\|altsyncram_hl32:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexEarly:ROMA9|altsyncram:altsyncram_component|altsyncram_hl32:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a1 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDuctoArterioso:ROMA10|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\|altsyncram_qh32:auto_generated\|ram_block1a1 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\|altsyncram_qh32:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexLate:ROMA8|altsyncram:altsyncram_component|altsyncram_qh32:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\|altsyncram_ee32:auto_generated\|ram_block1a1 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\|altsyncram_ee32:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexMid:ROMA7|altsyncram:altsyncram_component|altsyncram_ee32:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\|altsyncram_3l32:auto_generated\|ram_block1a1 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\|altsyncram_3l32:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexHolo:ROMA5|altsyncram:altsyncram_component|altsyncram_3l32:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\|altsyncram_l332:auto_generated\|ram_block1a1 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\|altsyncram_l332:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexNormal:ROMA6|altsyncram:altsyncram_component|altsyncram_l332:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a1 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSys:ROMA3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\|altsyncram_8342:auto_generated\|ram_block1a1 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\|altsyncram_8342:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSysDias:ROMA4|altsyncram:altsyncram_component|altsyncram_8342:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\|altsyncram_9o32:auto_generated\|ram_block1a3 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\|altsyncram_9o32:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDias:ROMA2|altsyncram:altsyncram_component|altsyncram_9o32:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a3 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PA1:ROMA1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\|altsyncram_hl32:auto_generated\|ram_block1a3 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\|altsyncram_hl32:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexEarly:ROMA9|altsyncram:altsyncram_component|altsyncram_hl32:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a3 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDuctoArterioso:ROMA10|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\|altsyncram_qh32:auto_generated\|ram_block1a3 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\|altsyncram_qh32:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexLate:ROMA8|altsyncram:altsyncram_component|altsyncram_qh32:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\|altsyncram_ee32:auto_generated\|ram_block1a3 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\|altsyncram_ee32:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexMid:ROMA7|altsyncram:altsyncram_component|altsyncram_ee32:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\|altsyncram_3l32:auto_generated\|ram_block1a3 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\|altsyncram_3l32:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexHolo:ROMA5|altsyncram:altsyncram_component|altsyncram_3l32:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\|altsyncram_l332:auto_generated\|ram_block1a3 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\|altsyncram_l332:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexNormal:ROMA6|altsyncram:altsyncram_component|altsyncram_l332:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a3 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSys:ROMA3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\|altsyncram_8342:auto_generated\|ram_block1a3 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\|altsyncram_8342:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSysDias:ROMA4|altsyncram:altsyncram_component|altsyncram_8342:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\|altsyncram_9o32:auto_generated\|ram_block1a4 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\|altsyncram_9o32:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDias:ROMA2|altsyncram:altsyncram_component|altsyncram_9o32:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a4 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PA1:ROMA1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\|altsyncram_hl32:auto_generated\|ram_block1a4 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\|altsyncram_hl32:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexEarly:ROMA9|altsyncram:altsyncram_component|altsyncram_hl32:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a4 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDuctoArterioso:ROMA10|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\|altsyncram_ee32:auto_generated\|ram_block1a4 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\|altsyncram_ee32:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexMid:ROMA7|altsyncram:altsyncram_component|altsyncram_ee32:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\|altsyncram_qh32:auto_generated\|ram_block1a4 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\|altsyncram_qh32:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexLate:ROMA8|altsyncram:altsyncram_component|altsyncram_qh32:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\|altsyncram_3l32:auto_generated\|ram_block1a4 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\|altsyncram_3l32:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexHolo:ROMA5|altsyncram:altsyncram_component|altsyncram_3l32:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\|altsyncram_l332:auto_generated\|ram_block1a4 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\|altsyncram_l332:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexNormal:ROMA6|altsyncram:altsyncram_component|altsyncram_l332:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a4 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSys:ROMA3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\|altsyncram_8342:auto_generated\|ram_block1a4 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\|altsyncram_8342:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSysDias:ROMA4|altsyncram:altsyncram_component|altsyncram_8342:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\|altsyncram_9o32:auto_generated\|ram_block1a6 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\|altsyncram_9o32:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDias:ROMA2|altsyncram:altsyncram_component|altsyncram_9o32:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a6 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PA1:ROMA1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\|altsyncram_hl32:auto_generated\|ram_block1a6 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\|altsyncram_hl32:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexEarly:ROMA9|altsyncram:altsyncram_component|altsyncram_hl32:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a6 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDuctoArterioso:ROMA10|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\|altsyncram_ee32:auto_generated\|ram_block1a6 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\|altsyncram_ee32:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexMid:ROMA7|altsyncram:altsyncram_component|altsyncram_ee32:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\|altsyncram_qh32:auto_generated\|ram_block1a6 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\|altsyncram_qh32:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexLate:ROMA8|altsyncram:altsyncram_component|altsyncram_qh32:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\|altsyncram_3l32:auto_generated\|ram_block1a6 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\|altsyncram_3l32:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexHolo:ROMA5|altsyncram:altsyncram_component|altsyncram_3l32:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a6 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSys:ROMA3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\|altsyncram_8342:auto_generated\|ram_block1a6 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\|altsyncram_8342:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSysDias:ROMA4|altsyncram:altsyncram_component|altsyncram_8342:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\|altsyncram_l332:auto_generated\|ram_block1a6 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\|altsyncram_l332:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexNormal:ROMA6|altsyncram:altsyncram_component|altsyncram_l332:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\|altsyncram_9o32:auto_generated\|ram_block1a5 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\|altsyncram_9o32:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDias:ROMA2|altsyncram:altsyncram_component|altsyncram_9o32:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a5 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PA1:ROMA1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a5 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDuctoArterioso:ROMA10|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\|altsyncram_ee32:auto_generated\|ram_block1a5 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\|altsyncram_ee32:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexMid:ROMA7|altsyncram:altsyncram_component|altsyncram_ee32:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\|altsyncram_qh32:auto_generated\|ram_block1a5 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\|altsyncram_qh32:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexLate:ROMA8|altsyncram:altsyncram_component|altsyncram_qh32:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\|altsyncram_hl32:auto_generated\|ram_block1a5 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\|altsyncram_hl32:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexEarly:ROMA9|altsyncram:altsyncram_component|altsyncram_hl32:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\|altsyncram_3l32:auto_generated\|ram_block1a5 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\|altsyncram_3l32:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexHolo:ROMA5|altsyncram:altsyncram_component|altsyncram_3l32:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\|altsyncram_l332:auto_generated\|ram_block1a5 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\|altsyncram_l332:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexNormal:ROMA6|altsyncram:altsyncram_component|altsyncram_l332:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a5 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSys:ROMA3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\|altsyncram_8342:auto_generated\|ram_block1a5 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\|altsyncram_8342:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSysDias:ROMA4|altsyncram:altsyncram_component|altsyncram_8342:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\|altsyncram_9o32:auto_generated\|ram_block1a7 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\|altsyncram_9o32:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDias:ROMA2|altsyncram:altsyncram_component|altsyncram_9o32:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a7 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PA1:ROMA1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a7 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDuctoArterioso:ROMA10|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\|altsyncram_qh32:auto_generated\|ram_block1a7 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\|altsyncram_qh32:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexLate:ROMA8|altsyncram:altsyncram_component|altsyncram_qh32:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\|altsyncram_ee32:auto_generated\|ram_block1a7 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\|altsyncram_ee32:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexMid:ROMA7|altsyncram:altsyncram_component|altsyncram_ee32:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\|altsyncram_hl32:auto_generated\|ram_block1a7 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\|altsyncram_hl32:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexEarly:ROMA9|altsyncram:altsyncram_component|altsyncram_hl32:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\|altsyncram_l332:auto_generated\|ram_block1a7 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\|altsyncram_l332:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexNormal:ROMA6|altsyncram:altsyncram_component|altsyncram_l332:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\|altsyncram_3l32:auto_generated\|ram_block1a7 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\|altsyncram_3l32:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexHolo:ROMA5|altsyncram:altsyncram_component|altsyncram_3l32:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\|altsyncram_8342:auto_generated\|ram_block1a7 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\|altsyncram_8342:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSysDias:ROMA4|altsyncram:altsyncram_component|altsyncram_8342:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a7 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSys:ROMA3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\|altsyncram_9o32:auto_generated\|ram_block1a0 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDias:ROMA2\|altsyncram:altsyncram_component\|altsyncram_9o32:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDias:ROMA2|altsyncram:altsyncram_component|altsyncram_9o32:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a0 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PA1:ROMA1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PA1:ROMA1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\|altsyncram_hl32:auto_generated\|ram_block1a0 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexEarly:ROMA9\|altsyncram:altsyncram_component\|altsyncram_hl32:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexEarly:ROMA9|altsyncram:altsyncram_component|altsyncram_hl32:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a0 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PDuctoArterioso:ROMA10\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PDuctoArterioso:ROMA10|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\|altsyncram_ee32:auto_generated\|ram_block1a0 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexMid:ROMA7\|altsyncram:altsyncram_component\|altsyncram_ee32:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexMid:ROMA7|altsyncram:altsyncram_component|altsyncram_ee32:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\|altsyncram_qh32:auto_generated\|ram_block1a0 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexLate:ROMA8\|altsyncram:altsyncram_component\|altsyncram_qh32:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexLate:ROMA8|altsyncram:altsyncram_component|altsyncram_qh32:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\|altsyncram_3l32:auto_generated\|ram_block1a0 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexHolo:ROMA5\|altsyncram:altsyncram_component\|altsyncram_3l32:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexHolo:ROMA5|altsyncram:altsyncram_component|altsyncram_3l32:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\|altsyncram_l332:auto_generated\|ram_block1a0 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PApexNormal:ROMA6\|altsyncram:altsyncram_component\|altsyncram_l332:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PApexNormal:ROMA6|altsyncram:altsyncram_component|altsyncram_l332:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a0 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSys:ROMA3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSys:ROMA3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\|altsyncram_8342:auto_generated\|ram_block1a0 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|RomSignal2PSysDias:ROMA4\|altsyncram:altsyncram_component\|altsyncram_8342:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|RomSignal2PSysDias:ROMA4|altsyncram:altsyncram_component|altsyncram_8342:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PSys:ROM3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a2 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PSys:ROM3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PSys:ROM3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PA1:ROM1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a2 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PA1:ROM1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PA1:ROM1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PDuctoArterioso:ROM2\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a2 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PDuctoArterioso:ROM2\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PDuctoArterioso:ROM2|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PSys:ROM3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a1 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PSys:ROM3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PSys:ROM3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PA1:ROM1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a1 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PA1:ROM1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PA1:ROM1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PDuctoArterioso:ROM2\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a1 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PDuctoArterioso:ROM2\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PDuctoArterioso:ROM2|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PSys:ROM3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a3 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PSys:ROM3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PSys:ROM3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PA1:ROM1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a3 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PA1:ROM1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PA1:ROM1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PDuctoArterioso:ROM2\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a3 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PDuctoArterioso:ROM2\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PDuctoArterioso:ROM2|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PSys:ROM3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a4 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PSys:ROM3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PSys:ROM3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PA1:ROM1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a4 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PA1:ROM1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PA1:ROM1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PDuctoArterioso:ROM2\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a4 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PDuctoArterioso:ROM2\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PDuctoArterioso:ROM2|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PSys:ROM3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a6 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PSys:ROM3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PSys:ROM3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PA1:ROM1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a6 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PA1:ROM1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PA1:ROM1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PDuctoArterioso:ROM2\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a6 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PDuctoArterioso:ROM2\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PDuctoArterioso:ROM2|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PSys:ROM3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a5 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PSys:ROM3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PSys:ROM3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PA1:ROM1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a5 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PA1:ROM1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PA1:ROM1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PDuctoArterioso:ROM2\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a5 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PDuctoArterioso:ROM2\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PDuctoArterioso:ROM2|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PSys:ROM3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a7 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PSys:ROM3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PSys:ROM3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PA1:ROM1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a7 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PA1:ROM1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PA1:ROM1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PDuctoArterioso:ROM2\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a7 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PDuctoArterioso:ROM2\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PDuctoArterioso:ROM2|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PSys:ROM3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a0 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PSys:ROM3\|altsyncram:altsyncram_component\|altsyncram_7m32:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PSys:ROM3|altsyncram:altsyncram_component|altsyncram_7m32:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PA1:ROM1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a0 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PA1:ROM1\|altsyncram:altsyncram_component\|altsyncram_9a32:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PA1:ROM1|altsyncram:altsyncram_component|altsyncram_9a32:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PDuctoArterioso:ROM2\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a0 " "Atom \"Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeAutomaticSelect:MAU\|RomSignal2PDuctoArterioso:ROM2\|altsyncram:altsyncram_component\|altsyncram_bn42:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 "|Project|Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeAutomaticSelect:MAU|RomSignal2PDuctoArterioso:ROM2|altsyncram:altsyncram_component|altsyncram_bn42:auto_generated|ram_block1a0"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1 1375083410881 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1375083414268 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1375083414299 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1375083415769 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1375083415769 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1375083415769 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1375083415769 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1375083415769 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1375083415769 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1375083415769 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1375083415769 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1375083415769 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1375083415769 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 42849 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1375083415925 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 42851 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1375083415925 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 42853 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1375083415925 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 42855 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1375083415925 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 42857 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1375083415925 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1375083415925 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1375083415933 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1375083416859 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 " "The parameters of the PLL Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 and the PLL Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 and PLL Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 54 " "The value of the parameter \"M\" for the PLL atom Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 is 54" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1 1375083420992 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1 1375083420992 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "" 0 -1 1375083420992 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 and PLL Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 5 " "The value of the parameter \"N\" for the PLL atom Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 is 5" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1 1375083420992 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1 1375083420992 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "" 0 -1 1375083420992 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 and PLL Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 10000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 is 10000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1 1375083420992 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1 1375083420992 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "" 0 -1 1375083420992 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 and PLL Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 16610 " "The value of the parameter \"Min Lock Period\" for the PLL atom Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 is 16610" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1 1375083420992 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1 1375083420992 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "" 0 -1 1375083420992 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 and PLL Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 35714 " "The value of the parameter \"Max Lock Period\" for the PLL atom Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 is 35714" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1 1375083420992 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "" 0 -1 1375083420992 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "" 0 -1 1375083420992 ""}  } { { "db/pllsound_altpll1.v" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/pllsound_altpll1.v" 77 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display:DISP|Main:PICT|Picture:PICT|PLLSound:PLL|altpll:altpll_component|PLLSound_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 1678 6720 7625 0} { 0 { 0 ""} 0 11887 6720 7625 0}  }  } } { "db/pllpantalla_altpll.v" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/pllpantalla_altpll.v" 77 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display:DISP|PLLpantalla:PLLS|altpll:altpll_component|PLLpantalla_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "" 0 -1 1375083420992 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1 0 Pin_Y2 " "PLL \"Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "Project.vhd" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 57 0 0 } } { "db/pllsound_altpll1.v" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/pllsound_altpll1.v" 77 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display:DISP|Main:PICT|Picture:PICT|PLLSound:PLL|altpll:altpll_component|PLLSound_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 1678 6720 7625 0}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "" 0 -1 1375083421255 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1375083426830 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project.sdc " "Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1375083426906 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1375083426907 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1375083426998 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1375083427541 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1375083427543 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1375083427551 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1375083430065 ""}  } { { "Project.vhd" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 8 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 42830 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1375083430065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_3) " "Automatically promoted node Display:DISP\|Main:PICT\|Picture:PICT\|PLLSound:PLL\|altpll:altpll_component\|PLLSound_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1375083430065 ""}  } { { "db/pllsound_altpll1.v" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/pllsound_altpll1.v" 77 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display:DISP|Main:PICT|Picture:PICT|PLLSound:PLL|altpll:altpll_component|PLLSound_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 1678 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1375083430065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1375083430065 ""}  } { { "db/pllpantalla_altpll.v" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/pllpantalla_altpll.v" 77 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display:DISP|PLLpantalla:PLLS|altpll:altpll_component|PLLpantalla_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 11887 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1375083430065 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sound:SOUN\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|_clk0 (placed in counter C0 of PLL_4) " "Automatically promoted node Sound:SOUN\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|_clk0 (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1375083430066 ""}  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sound:SOUN|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 12347 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1375083430066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT  " "Automatically promoted node Display:DISP\|Main:PICT\|Picture:PICT\|PLLCLK1:PLL1\|CLKOUT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1375083430066 ""}  } { { "PLLCLK1.vhd" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PLLCLK1.vhd" 12 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display:DISP|Main:PICT|Picture:PICT|PLLCLK1:PLL1|CLKOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 1676 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1375083430066 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|Q~0  " "Automatically promoted node Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY4\|Q~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1375083430066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector17~2 " "Destination node Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector17~2" {  } { { "ModeDataBase.vhd" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeDataBase.vhd" 172 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|Selector17~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 28046 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1375083430066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector16~2 " "Destination node Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector16~2" {  } { { "ModeDataBase.vhd" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeDataBase.vhd" 172 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|Selector16~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 28085 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1375083430066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector25~2 " "Destination node Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector25~2" {  } { { "ModeDataBase.vhd" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeDataBase.vhd" 172 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|Selector25~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 28086 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1375083430066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector24~2 " "Destination node Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector24~2" {  } { { "ModeDataBase.vhd" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeDataBase.vhd" 172 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|Selector24~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 28087 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1375083430066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector23~2 " "Destination node Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector23~2" {  } { { "ModeDataBase.vhd" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeDataBase.vhd" 172 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|Selector23~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 28088 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1375083430066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector22~2 " "Destination node Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector22~2" {  } { { "ModeDataBase.vhd" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeDataBase.vhd" 172 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|Selector22~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 28089 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1375083430066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector21~2 " "Destination node Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector21~2" {  } { { "ModeDataBase.vhd" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeDataBase.vhd" 172 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|Selector21~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 28090 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1375083430066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector19~2 " "Destination node Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector19~2" {  } { { "ModeDataBase.vhd" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeDataBase.vhd" 172 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|Selector19~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 28091 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1375083430066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector18~2 " "Destination node Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector18~2" {  } { { "ModeDataBase.vhd" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeDataBase.vhd" 172 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|Selector18~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 28092 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1375083430066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector20~2 " "Destination node Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|ModeDataBase:MDB\|Selector20~2" {  } { { "ModeDataBase.vhd" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/ModeDataBase.vhd" 172 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|ModeDataBase:MDB|Selector20~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 28093 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1375083430066 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1375083430066 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1375083430066 ""}  } { { "Sync.vhd" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sync.vhd" 9 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display:DISP|Main:PICT|Picture:PICT|CheckSignalDown:CSD|Sync:SY4|Q~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 28045 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1375083430066 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1375083441784 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1375083441837 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1375083441842 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1 1375083441906 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1 1375083442004 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1 1375083442072 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1 1375083444306 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 EC " "Packed 24 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1375083450689 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1375083450689 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1 clk\[0\] VGA_CLK~output " "PLL \"Display:DISP\|PLLpantalla:PLLS\|altpll:altpll_component\|PLLpantalla_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pllpantalla_altpll.v" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/db/pllpantalla_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLLpantalla.vhd" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/PLLpantalla.vhd" 133 0 0 } } { "Display.vhd" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Display.vhd" 48 0 0 } } { "Project.vhd" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 57 0 0 } } { "Project.vhd" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 13 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1375083451057 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "Sound:SOUN\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|pll compensate_clock 0 " "PLL \"Sound:SOUN\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|pll\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "clock_generator.v" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/clock_generator.v" 134 0 0 } } { "Sound.vhd" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sound.vhd" 102 0 0 } } { "Project.vhd" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 56 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "" 0 -1 1375083451063 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Sound:SOUN\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|pll clk\[0\] AUD_XCK~output " "PLL \"Sound:SOUN\|clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|pll\" output port clk\[0\] feeds output pin \"AUD_XCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "clock_generator.v" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/clock_generator.v" 134 0 0 } } { "Sound.vhd" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Sound.vhd" 102 0 0 } } { "Project.vhd" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 56 0 0 } } { "Project.vhd" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 19 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1375083451064 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1 1375083452301 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1375083460174 ""}
{ "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_INFO" "" "Automatic asynchronous signal pipelining - Evaluation Phase" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|Project\|Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY3\|Q~0 " "Asynchronous signal \|Project\|Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY3\|Q~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1375083460965 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1375083460965 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|Project\|KEY\[0\]~input " "Asynchronous signal \|Project\|KEY\[0\]~input" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1375083460965 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1375083460965 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|Project\|Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY1\|Q~0 " "Asynchronous signal \|Project\|Display:DISP\|Main:PICT\|Picture:PICT\|CheckSignalDown:CSD\|Sync:SY1\|Q~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1375083460965 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1375083460965 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_FOUND_SIGNALS" "3 0 " "Found 3 asynchronous signals of which 0 will be pipelined" {  } {  } 0 128018 "Found %1!d! asynchronous signals of which %2!d! will be pipelined" 0 0 "" 0 -1 1375083460965 ""}  } {  } 0 128016 "Automatic asynchronous signal pipelining - Evaluation Phase" 0 0 "" 0 -1 1375083460965 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1 1375083461011 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:08 " "Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:08" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1 1375083461080 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[0\] " "Ignored I/O standard assignment to node \"HEX0\[0\]\"" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1375083461866 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[1\] " "Ignored I/O standard assignment to node \"HEX0\[1\]\"" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1375083461866 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[2\] " "Ignored I/O standard assignment to node \"HEX0\[2\]\"" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1375083461866 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[3\] " "Ignored I/O standard assignment to node \"HEX0\[3\]\"" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1375083461866 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[4\] " "Ignored I/O standard assignment to node \"HEX0\[4\]\"" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1375083461866 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[5\] " "Ignored I/O standard assignment to node \"HEX0\[5\]\"" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1375083461866 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX0\[6\] " "Ignored I/O standard assignment to node \"HEX0\[6\]\"" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1375083461866 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[0\] " "Ignored I/O standard assignment to node \"HEX1\[0\]\"" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1375083461866 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[1\] " "Ignored I/O standard assignment to node \"HEX1\[1\]\"" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1375083461866 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[2\] " "Ignored I/O standard assignment to node \"HEX1\[2\]\"" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1375083461866 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[3\] " "Ignored I/O standard assignment to node \"HEX1\[3\]\"" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1375083461866 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[4\] " "Ignored I/O standard assignment to node \"HEX1\[4\]\"" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1375083461866 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[5\] " "Ignored I/O standard assignment to node \"HEX1\[5\]\"" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1375083461866 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX1\[6\] " "Ignored I/O standard assignment to node \"HEX1\[6\]\"" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1375083461866 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[0\] " "Ignored I/O standard assignment to node \"HEX2\[0\]\"" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1375083461866 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[1\] " "Ignored I/O standard assignment to node \"HEX2\[1\]\"" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1375083461866 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[2\] " "Ignored I/O standard assignment to node \"HEX2\[2\]\"" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1375083461866 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[3\] " "Ignored I/O standard assignment to node \"HEX2\[3\]\"" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1375083461866 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[4\] " "Ignored I/O standard assignment to node \"HEX2\[4\]\"" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1375083461866 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[5\] " "Ignored I/O standard assignment to node \"HEX2\[5\]\"" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1375083461866 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX2\[6\] " "Ignored I/O standard assignment to node \"HEX2\[6\]\"" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1375083461866 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[0\] " "Ignored I/O standard assignment to node \"HEX3\[0\]\"" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1375083461866 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[1\] " "Ignored I/O standard assignment to node \"HEX3\[1\]\"" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1375083461866 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[2\] " "Ignored I/O standard assignment to node \"HEX3\[2\]\"" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1375083461866 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[3\] " "Ignored I/O standard assignment to node \"HEX3\[3\]\"" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1375083461866 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[4\] " "Ignored I/O standard assignment to node \"HEX3\[4\]\"" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1375083461866 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[5\] " "Ignored I/O standard assignment to node \"HEX3\[5\]\"" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1375083461866 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "HEX3\[6\] " "Ignored I/O standard assignment to node \"HEX3\[6\]\"" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1375083461866 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_BLANK_N " "Ignored I/O standard assignment to node \"VGA_BLANK_N\"" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1375083461866 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_SYNC_N " "Ignored I/O standard assignment to node \"VGA_SYNC_N\"" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "" 0 -1 1375083461866 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "" 0 -1 1375083461866 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1375083461868 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1375083461868 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1375083461868 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1375083461868 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1375083461868 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1375083461868 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1375083461868 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1375083461868 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1375083461868 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1375083461868 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1375083461868 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1375083461868 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1375083461868 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1375083461868 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1375083461868 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1375083461868 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1375083461868 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1375083461868 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1375083461868 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1375083461868 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1375083461868 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1375083461868 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1375083461868 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1375083461868 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1375083461868 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1375083461868 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1375083461868 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1375083461868 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1375083461868 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1375083461868 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1375083461868 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:46 " "Fitter preparation operations ending: elapsed time is 00:00:46" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1375083461869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1375083476475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:37 " "Fitter placement preparation operations ending: elapsed time is 00:00:37" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1375083503919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1375083504216 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1375083661045 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:03:34 " "Fitter placement operations ending: elapsed time is 00:03:34" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1375083661045 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1 1375083661076 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1375083666409 ""}
{ "Info" "ICSYN_FSYN_LATE_FSYN_ASYNC_PIPELINING_INFO" "" "Automatic asynchronous signal pipelining - Execution Phase" {  } {  } 0 128027 "Automatic asynchronous signal pipelining - Execution Phase" 0 0 "" 0 -1 1375083666965 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1 1375083666967 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1375083666967 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1375083765901 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1375083765927 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 283 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 283 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1375083836649 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Starting physical synthesis algorithm logic and register replication" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1375083836651 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 13599 " "Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 13599 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1375084083943 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:07:04 " "Physical synthesis optimizations for speed complete: elapsed CPU time is 00:07:04" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1 1375084089770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1375084098399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "43 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 1 { 0 "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1375084170091 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1375084170091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:05:51 " "Fitter routing operations ending: elapsed time is 00:05:51" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1375084360807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1375084360827 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1375084360827 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1375084362703 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1375084375453 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1375084375643 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1375084386384 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1375084403728 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "7 Cyclone IV E " "7 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "Project.vhd" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 18 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 258 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1375084404425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "Project.vhd" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 8 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 247 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1375084404425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { CLOCK2_50 } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "Project.vhd" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 8 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK2_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 248 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1375084404425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL E3 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "Project.vhd" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 17 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 254 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1375084404425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "Project.vhd" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 17 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 256 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1375084404425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL C2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "Project.vhd" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 17 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 255 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1375084404425 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL D2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "Project.vhd" "" { Text "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/Project.vhd" 17 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David/Dropbox/PFC IT/Proyecto VHDL/Definitivo/Proyecto/" { { 0 { 0 ""} 0 257 6720 7625 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1375084404425 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1375084404425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 76 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "801 " "Peak virtual memory: 801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1375084427077 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 29 09:53:47 2013 " "Processing ended: Mon Jul 29 09:53:47 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1375084427077 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:16:59 " "Elapsed time: 00:16:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1375084427077 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:16:34 " "Total CPU time (on all processors): 00:16:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1375084427077 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1375084427077 ""}
