TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES += $(SPINALROOT)/TestBench_APB_1.v

TOPLEVEL=TestBench_APB_1
MODULE=TestBench_APB_1

include ../../common/Makefile.sim
