

================================================================
== Vitis HLS Report for 'increment_counter'
================================================================
* Date:           Mon Jun  3 00:12:50 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        counter1-12
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.459 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       36|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       34|    -|
|Register             |        -|     -|        5|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        5|       70|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_81_p2   |         +|   0|  0|  12|           4|           1|
    |grp_fu_65_p2        |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln10_fu_75_p2  |      icmp|   0|  0|  12|           4|           4|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  36|          12|           9|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_p_0_0_0_phi_fu_56_p6  |  20|          4|    4|         16|
    |count                            |  14|          3|    4|         12|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  34|          7|    8|         28|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  1|   0|    1|          0|
    |count      |  4|   0|    4|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  5|   0|    5|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------+-----+-----+------------+-------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  increment_counter|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  increment_counter|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  increment_counter|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  increment_counter|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  increment_counter|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  increment_counter|  return value|
|reset         |   in|    1|     ap_none|              reset|       pointer|
|out_r         |  out|    4|      ap_vld|              out_r|       pointer|
|out_r_ap_vld  |  out|    1|      ap_vld|              out_r|       pointer|
|max_value     |   in|    4|     ap_none|          max_value|        scalar|
+--------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [counter.cpp:3]   --->   Operation 2 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %reset"   --->   Operation 3 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %reset, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_r"   --->   Operation 5 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %max_value"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %max_value, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%max_value_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %max_value" [counter.cpp:3]   --->   Operation 9 'read' 'max_value_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%reset_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %reset" [counter.cpp:7]   --->   Operation 10 'read' 'reset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %reset_read, void %if.else, void %if.then" [counter.cpp:7]   --->   Operation 11 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%count_load = load i4 %count" [counter.cpp:10]   --->   Operation 12 'load' 'count_load' <Predicate = (!reset_read)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.80ns)   --->   "%icmp_ln10 = icmp_eq  i4 %count_load, i4 %max_value_read" [counter.cpp:10]   --->   Operation 13 'icmp' 'icmp_ln10' <Predicate = (!reset_read)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %if.else8, void %if.then4" [counter.cpp:10]   --->   Operation 14 'br' 'br_ln10' <Predicate = (!reset_read)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.80ns)   --->   "%add_ln13 = add i4 %count_load, i4 1" [counter.cpp:13]   --->   Operation 15 'add' 'add_ln13' <Predicate = (!reset_read & !icmp_ln10)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.50ns)   --->   "%store_ln13 = store i4 %add_ln13, i4 %count" [counter.cpp:13]   --->   Operation 16 'store' 'store_ln13' <Predicate = (!reset_read & !icmp_ln10)> <Delay = 0.50>
ST_1 : Operation 17 [1/1] (0.50ns)   --->   "%br_ln0 = br void %if.end9"   --->   Operation 17 'br' 'br_ln0' <Predicate = (!reset_read & !icmp_ln10)> <Delay = 0.50>
ST_1 : Operation 18 [1/1] (0.80ns)   --->   "%icmp_ln11 = icmp_eq  i4 %max_value_read, i4 12" [counter.cpp:11]   --->   Operation 18 'icmp' 'icmp_ln11' <Predicate = (!reset_read & icmp_ln10)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i1 %icmp_ln11" [counter.cpp:11]   --->   Operation 19 'zext' 'zext_ln11' <Predicate = (!reset_read & icmp_ln10)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.50ns)   --->   "%store_ln11 = store i4 %zext_ln11, i4 %count" [counter.cpp:11]   --->   Operation 20 'store' 'store_ln11' <Predicate = (!reset_read & icmp_ln10)> <Delay = 0.50>
ST_1 : Operation 21 [1/1] (0.50ns)   --->   "%br_ln12 = br void %if.end9" [counter.cpp:12]   --->   Operation 21 'br' 'br_ln12' <Predicate = (!reset_read & icmp_ln10)> <Delay = 0.50>
ST_1 : Operation 22 [1/1] (0.80ns)   --->   "%icmp_ln8 = icmp_eq  i4 %max_value_read, i4 12" [counter.cpp:8]   --->   Operation 22 'icmp' 'icmp_ln8' <Predicate = (reset_read)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i1 %icmp_ln8" [counter.cpp:8]   --->   Operation 23 'zext' 'zext_ln8' <Predicate = (reset_read)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.50ns)   --->   "%store_ln8 = store i4 %zext_ln8, i4 %count" [counter.cpp:8]   --->   Operation 24 'store' 'store_ln8' <Predicate = (reset_read)> <Delay = 0.50>
ST_1 : Operation 25 [1/1] (0.50ns)   --->   "%br_ln9 = br void %if.end9" [counter.cpp:9]   --->   Operation 25 'br' 'br_ln9' <Predicate = (reset_read)> <Delay = 0.50>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_0_0_0 = phi i4 %zext_ln8, void %if.then, i4 %add_ln13, void %if.else8, i4 %zext_ln11, void %if.then4" [counter.cpp:8]   --->   Operation 26 'phi' 'p_0_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %out_r, i4 %p_0_0_0" [counter.cpp:18]   --->   Operation 27 'write' 'write_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln19 = ret" [counter.cpp:19]   --->   Operation 28 'ret' 'ret_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ max_value]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ count]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln3 (spectopmodule) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
max_value_read    (read         ) [ 00]
reset_read        (read         ) [ 01]
br_ln7            (br           ) [ 00]
count_load        (load         ) [ 00]
icmp_ln10         (icmp         ) [ 01]
br_ln10           (br           ) [ 00]
add_ln13          (add          ) [ 00]
store_ln13        (store        ) [ 00]
br_ln0            (br           ) [ 00]
icmp_ln11         (icmp         ) [ 00]
zext_ln11         (zext         ) [ 00]
store_ln11        (store        ) [ 00]
br_ln12           (br           ) [ 00]
icmp_ln8          (icmp         ) [ 00]
zext_ln8          (zext         ) [ 00]
store_ln8         (store        ) [ 00]
br_ln9            (br           ) [ 00]
p_0_0_0           (phi          ) [ 00]
write_ln18        (write        ) [ 00]
ret_ln19          (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reset">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max_value">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_value"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="count">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="count"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i4P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="max_value_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="4" slack="0"/>
<pin id="36" dir="0" index="1" bw="4" slack="0"/>
<pin id="37" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_value_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="reset_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="reset_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="write_ln18_write_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="0" slack="0"/>
<pin id="48" dir="0" index="1" bw="4" slack="0"/>
<pin id="49" dir="0" index="2" bw="4" slack="0"/>
<pin id="50" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln18/1 "/>
</bind>
</comp>

<comp id="53" class="1005" name="p_0_0_0_reg_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="55" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_0_0 (phireg) "/>
</bind>
</comp>

<comp id="56" class="1004" name="p_0_0_0_phi_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="59" dir="0" index="2" bw="4" slack="0"/>
<pin id="60" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="61" dir="0" index="4" bw="1" slack="0"/>
<pin id="62" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="6" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_0_0/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="4" slack="0"/>
<pin id="67" dir="0" index="1" bw="4" slack="0"/>
<pin id="68" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/1 icmp_ln8/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="count_load_load_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="4" slack="0"/>
<pin id="73" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="icmp_ln10_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="4" slack="0"/>
<pin id="77" dir="0" index="1" bw="4" slack="0"/>
<pin id="78" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="add_ln13_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln13_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="4" slack="0"/>
<pin id="90" dir="0" index="1" bw="4" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="zext_ln11_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln11_store_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="4" slack="0"/>
<pin id="102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="zext_ln8_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln8_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="4" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="24" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="4" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="26" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="32" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="64"><net_src comp="56" pin="6"/><net_sink comp="46" pin=2"/></net>

<net id="69"><net_src comp="34" pin="2"/><net_sink comp="65" pin=0"/></net>

<net id="70"><net_src comp="30" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="79"><net_src comp="71" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="80"><net_src comp="34" pin="2"/><net_sink comp="75" pin=1"/></net>

<net id="85"><net_src comp="71" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="28" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="87"><net_src comp="81" pin="2"/><net_sink comp="56" pin=2"/></net>

<net id="92"><net_src comp="81" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="65" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="98"><net_src comp="94" pin="1"/><net_sink comp="56" pin=4"/></net>

<net id="103"><net_src comp="94" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="108"><net_src comp="65" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="114"><net_src comp="105" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {1 }
	Port: count | {1 }
 - Input state : 
	Port: increment_counter : reset | {1 }
	Port: increment_counter : max_value | {1 }
	Port: increment_counter : count | {1 }
  - Chain level:
	State 1
		icmp_ln10 : 1
		br_ln10 : 2
		add_ln13 : 1
		store_ln13 : 2
		zext_ln11 : 1
		store_ln11 : 2
		zext_ln8 : 1
		store_ln8 : 2
		p_0_0_0 : 2
		write_ln18 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|   icmp   |         grp_fu_65         |    0    |    12   |
|          |      icmp_ln10_fu_75      |    0    |    12   |
|----------|---------------------------|---------|---------|
|    add   |       add_ln13_fu_81      |    0    |    12   |
|----------|---------------------------|---------|---------|
|   read   | max_value_read_read_fu_34 |    0    |    0    |
|          |   reset_read_read_fu_40   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln18_write_fu_46  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      zext_ln11_fu_94      |    0    |    0    |
|          |      zext_ln8_fu_105      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    36   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
|p_0_0_0_reg_53|    4   |
+--------------+--------+
|     Total    |    4   |
+--------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   36   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    4   |    -   |
+-----------+--------+--------+
|   Total   |    4   |   36   |
+-----------+--------+--------+
