Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jun 21 22:25:38 2023
| Host         : LAPTOP-1QF2NU10 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Turbocode_top_control_sets_placed.rpt
| Design       : Turbocode_top
| Device       : xc7z010
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    67 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |           10 |
| Yes          | No                    | No                     |              50 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             140 |           39 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+-------------------------------------------------+-----------------------------------------+------------------+----------------+
|            Clock Signal            |                  Enable Signal                  |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+------------------------------------+-------------------------------------------------+-----------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                     |                                                 | TD/deinterleaver/data_out_reg[0]_0      |                1 |              1 |
|  clk_IBUF_BUFG                     |                                                 | TD/deinterleaver/data_out_reg[0]_1      |                1 |              1 |
|  clk_IBUF_BUFG                     |                                                 | TD/deinterleaver/data_out_reg[0]_2      |                1 |              1 |
|  clk_IBUF_BUFG                     |                                                 | reset_BTN_IBUF                          |                1 |              1 |
|  TD/disassembler/E[0]              |                                                 |                                         |                1 |              3 |
|  TD/disassembler/state_reg[1]_0[0] |                                                 |                                         |                1 |              3 |
|  clk_IBUF_BUFG                     |                                                 | TD/disassembler/data_disassembled_reg_0 |                2 |              4 |
|  clk_IBUF_BUFG                     |                                                 | TE/interleaver/ready_out_reg_0          |                2 |              6 |
|  clk_IBUF_BUFG                     |                                                 | TD/decoder_2/SR[0]                      |                2 |              8 |
|  clk_IBUF_BUFG                     | TE/RSC1/data_out[14]_i_1_n_0                    |                                         |                3 |              8 |
|  clk_IBUF_BUFG                     | TD/decoder_1/data_out[7]_i_1_n_0                |                                         |                2 |              8 |
|  clk_IBUF_BUFG                     | TD/decoder_2/data_out[7]_i_1__0_n_0             |                                         |                1 |              8 |
|  clk_IBUF_BUFG                     | TE/RSC2/data_out[14]_i_1__0_n_0                 |                                         |                2 |              8 |
|  clk_IBUF_BUFG                     |                                                 |                                         |                4 |             11 |
|  clk_IBUF_BUFG                     | TE/RSC1/E[0]                                    | reset_BTN_IBUF                          |                7 |             18 |
|  clk_IBUF_BUFG                     | TD/disassembler/interleaver/E[0]                |                                         |                8 |             18 |
|  clk_IBUF_BUFG                     | TE/RSC1/state0_inferred__0/i__carry__2_n_0      | TE/interleaver/ready_out_reg_1          |                8 |             29 |
|  clk_IBUF_BUFG                     | TE/RSC2/state0_inferred__0/i__carry__2_n_0      | TE/interleaver/ready_out_reg_1          |                8 |             29 |
|  clk_IBUF_BUFG                     | TD/decoder_1/state0_inferred__0/i__carry__2_n_0 | TD/disassembler/data_disassembled_reg_1 |                8 |             32 |
|  clk_IBUF_BUFG                     | TD/decoder_2/state0_inferred__0/i__carry__2_n_0 | TD/disassembler/data_disassembled_reg_1 |                8 |             32 |
+------------------------------------+-------------------------------------------------+-----------------------------------------+------------------+----------------+


