ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f30x_rcu.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.rcu_deinit,"ax",%progbits
  18              		.align	1
  19              		.global	rcu_deinit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	rcu_deinit:
  26              	.LFB116:
  27              		.file 1 "C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_F
   1:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
   2:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \file  gd32f30x_rcu.c
   3:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief RCU driver
   4:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
   5:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \version 2017-02-10, V1.0.0, firmware for GD32F30x
   6:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \version 2018-10-10, V1.1.0, firmware for GD32F30x
   7:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \version 2018-12-25, V2.0.0, firmware for GD32F30x
   8:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
   9:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
  10:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*
  11:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     Copyright (c) 2018, GigaDevice Semiconductor Inc.
  12:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
  13:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     All rights reserved.
  14:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
  15:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     Redistribution and use in source and binary forms, with or without modification, 
  16:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** are permitted provided that the following conditions are met:
  17:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
  18:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  19:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****        list of conditions and the following disclaimer.
  20:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  21:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****        this list of conditions and the following disclaimer in the documentation 
  22:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****        and/or other materials provided with the distribution.
  23:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  24:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****        may be used to endorse or promote products derived from this software without 
  25:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****        specific prior written permission.
  26:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
  27:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  28:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  29:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  30:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  31:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 2


  32:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  33:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  34:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  35:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  36:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** OF SUCH DAMAGE.
  37:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
  38:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
  39:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #include "gd32f30x_rcu.h"
  40:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
  41:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /* define clock source */
  42:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #define SEL_IRC8M                   ((uint16_t)0U)  /* IRC8M is selected as CK_SYS */
  43:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #define SEL_HXTAL                   ((uint16_t)1U)  /* HXTAL is selected as CK_SYS */
  44:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #define SEL_PLL                     ((uint16_t)2U)  /* PLL is selected as CK_SYS */
  45:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
  46:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /* define startup timeout count */
  47:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #define OSC_STARTUP_TIMEOUT         ((uint32_t)0x000FFFFFU)
  48:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #define LXTAL_STARTUP_TIMEOUT       ((uint32_t)0x03FFFFFFU)
  49:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
  50:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /* ADC clock prescaler offset */
  51:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #define RCU_ADC_PSC_OFFSET          ((uint32_t)14U)
  52:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
  53:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /* RCU IRC8M adjust value mask and offset*/
  54:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #define RCU_IRC8M_ADJUST_MASK       ((uint8_t)0x1FU)
  55:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #define RCU_IRC8M_ADJUST_OFFSET     ((uint32_t)3U)
  56:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
  57:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /* RCU PLL1 clock multiplication factor offset */
  58:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #define RCU_CFG1_PLL1MF_OFFSET      ((uint32_t)8U)
  59:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /* RCU PREDV1 division factor offset*/
  60:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #define RCU_CFG1_PREDV1_OFFSET      ((uint32_t)4U)
  61:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
  62:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
  63:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
  64:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      deinitialize the RCU
  65:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  none
  66:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
  67:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
  68:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
  69:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_deinit(void)
  70:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
  28              		.loc 1 70 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32 0000 80B5     		push	{r7, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 7, -8
  36              		.cfi_offset 14, -4
  37 0002 00AF     		add	r7, sp, #0
  38              	.LCFI1:
  39              		.cfi_def_cfa_register 7
  71:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* enable IRC8M */
  72:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_CTL |= RCU_CTL_IRC8MEN;
  40              		.loc 1 72 0
  41 0004 144B     		ldr	r3, .L2
  42 0006 1B68     		ldr	r3, [r3]
  43 0008 134A     		ldr	r2, .L2
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 3


  44 000a 43F00103 		orr	r3, r3, #1
  45 000e 1360     		str	r3, [r2]
  73:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     rcu_osci_stab_wait(RCU_IRC8M);
  46              		.loc 1 73 0
  47 0010 0020     		movs	r0, #0
  48 0012 FFF7FEFF 		bl	rcu_osci_stab_wait
  74:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
  75:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* reset CFG0 register */
  76:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
  77:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC |
  49              		.loc 1 77 0
  50 0016 114B     		ldr	r3, .L2+4
  51 0018 1A68     		ldr	r2, [r3]
  52 001a 1049     		ldr	r1, .L2+4
  53 001c 104B     		ldr	r3, .L2+8
  54 001e 1340     		ands	r3, r3, r2
  55 0020 0B60     		str	r3, [r1]
  78:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0 | RCU_CFG0_PLLMF |
  79:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                   RCU_CFG0_USBDPSC | RCU_CFG0_CKOUT0SEL | RCU_CFG0_PLLMF_4 | RCU_CFG0_ADCPSC_2 | RC
  80:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
  81:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC |
  82:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0_LSB | RCU_CFG0_PLLMF |
  83:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                   RCU_CFG0_USBFSPSC | RCU_CFG0_CKOUT0SEL | RCU_CFG0_ADCPSC_2 | RCU_CFG0_PLLMF_4 | R
  84:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #endif /* GD32F30X_HD and GD32F30X_XD */
  85:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* reset CTL register */
  86:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_CTL &= ~(RCU_CTL_HXTALEN | RCU_CTL_CKMEN | RCU_CTL_PLLEN);
  56              		.loc 1 86 0
  57 0022 0D4B     		ldr	r3, .L2
  58 0024 1B68     		ldr	r3, [r3]
  59 0026 0C4A     		ldr	r2, .L2
  60 0028 23F08473 		bic	r3, r3, #17301504
  61 002c 23F48033 		bic	r3, r3, #65536
  62 0030 1360     		str	r3, [r2]
  87:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_CTL &= ~RCU_CTL_HXTALBPS;
  63              		.loc 1 87 0
  64 0032 094B     		ldr	r3, .L2
  65 0034 1B68     		ldr	r3, [r3]
  66 0036 084A     		ldr	r2, .L2
  67 0038 23F48023 		bic	r3, r3, #262144
  68 003c 1360     		str	r3, [r2]
  88:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #ifdef GD32F30X_CL
  89:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_CTL &= ~(RCU_CTL_PLL1EN | RCU_CTL_PLL2EN);
  90:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #endif /* GD32F30X_CL */
  91:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
  92:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* reset INT and CFG1 register */
  93:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
  94:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_INT = 0x009f0000U;
  69              		.loc 1 94 0
  70 003e 094B     		ldr	r3, .L2+12
  71 0040 4FF41F02 		mov	r2, #10420224
  72 0044 1A60     		str	r2, [r3]
  95:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_ADCPSC_3 | RCU_CFG1_PLLPRESEL);
  73              		.loc 1 95 0
  74 0046 084B     		ldr	r3, .L2+16
  75 0048 1B68     		ldr	r3, [r3]
  76 004a 074A     		ldr	r2, .L2+16
  77 004c 23F0C043 		bic	r3, r3, #1610612736
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 4


  78 0050 1360     		str	r3, [r2]
  96:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
  97:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_INT = 0x00ff0000U;
  98:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_CFG1 &= ~(RCU_CFG1_PREDV0 | RCU_CFG1_PREDV1 | RCU_CFG1_PLL1MF | RCU_CFG1_PLL2MF |
  99:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                   RCU_CFG1_PREDV0SEL | RCU_CFG1_I2S1SEL | RCU_CFG1_I2S2SEL | RCU_CFG1_ADCPSC_3 |
 100:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                   RCU_CFG1_PLLPRESEL | RCU_CFG1_PLL2MF_4);
 101:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #endif /* GD32F30X_HD and GD32F30X_XD */
 102:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
  79              		.loc 1 102 0
  80 0052 00BF     		nop
  81 0054 80BD     		pop	{r7, pc}
  82              	.L3:
  83 0056 00BF     		.align	2
  84              	.L2:
  85 0058 00100240 		.word	1073876992
  86 005c 04100240 		.word	1073876996
  87 0060 0C000020 		.word	536870924
  88 0064 08100240 		.word	1073877000
  89 0068 2C100240 		.word	1073877036
  90              		.cfi_endproc
  91              	.LFE116:
  93              		.section	.text.rcu_periph_clock_enable,"ax",%progbits
  94              		.align	1
  95              		.global	rcu_periph_clock_enable
  96              		.syntax unified
  97              		.thumb
  98              		.thumb_func
  99              		.fpu fpv4-sp-d16
 101              	rcu_periph_clock_enable:
 102              	.LFB117:
 103:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 104:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
 105:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      enable the peripherals clock
 106:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
 107:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 108:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_GPIOx (x=A,B,C,D,E,F,G): GPIO ports clock
 109:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_AF : alternate function clock
 110:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CRC: CRC clock
 111:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_DMAx (x=0,1): DMA clock
 112:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_ENET: ENET clock(CL series available)
 113:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_ENETTX: ENETTX clock(CL series available)
 114:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_ENETRX: ENETRX clock(CL series available)
 115:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_USBD: USBD clock(HD,XD series available)
 116:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_USBFS: USBFS clock(CL series available)
 117:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_EXMC: EXMC clock
 118:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_TIMERx (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13,TIMER8..13 are not available for HD
 119:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
 120:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_SPIx (x=0,1,2): SPI clock
 121:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_USARTx (x=0,1,2): USART clock
 122:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_UARTx (x=3,4): UART clock
 123:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_I2Cx (x=0,1): I2C clock
 124:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CANx (x=0,1,CAN1 is only available for CL series): CAN clock
 125:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_PMU: PMU clock
 126:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_DAC: DAC clock
 127:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_RTC: RTC clock
 128:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_ADCx (x=0,1,2,ADC2 is not available for CL series): ADC clock
 129:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_SDIO: SDIO clock(not available for CL series)
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 5


 130:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CTC: CTC clock
 131:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_BKPI: BKP interface clock
 132:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
 133:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
 134:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
 135:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_periph_clock_enable(rcu_periph_enum periph)
 136:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 103              		.loc 1 136 0
 104              		.cfi_startproc
 105              		@ args = 0, pretend = 0, frame = 8
 106              		@ frame_needed = 1, uses_anonymous_args = 0
 107              		@ link register save eliminated.
 108 0000 80B4     		push	{r7}
 109              	.LCFI2:
 110              		.cfi_def_cfa_offset 4
 111              		.cfi_offset 7, -4
 112 0002 83B0     		sub	sp, sp, #12
 113              	.LCFI3:
 114              		.cfi_def_cfa_offset 16
 115 0004 00AF     		add	r7, sp, #0
 116              	.LCFI4:
 117              		.cfi_def_cfa_register 7
 118 0006 0346     		mov	r3, r0
 119 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 137:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 120              		.loc 1 137 0
 121 000a FB88     		ldrh	r3, [r7, #6]
 122 000c 9B09     		lsrs	r3, r3, #6
 123 000e 9BB2     		uxth	r3, r3
 124 0010 03F18043 		add	r3, r3, #1073741824
 125 0014 03F50433 		add	r3, r3, #135168
 126 0018 1968     		ldr	r1, [r3]
 127 001a FB88     		ldrh	r3, [r7, #6]
 128 001c 03F01F03 		and	r3, r3, #31
 129 0020 0122     		movs	r2, #1
 130 0022 9A40     		lsls	r2, r2, r3
 131 0024 FB88     		ldrh	r3, [r7, #6]
 132 0026 9B09     		lsrs	r3, r3, #6
 133 0028 9BB2     		uxth	r3, r3
 134 002a 03F18043 		add	r3, r3, #1073741824
 135 002e 03F50433 		add	r3, r3, #135168
 136 0032 1846     		mov	r0, r3
 137 0034 41EA0203 		orr	r3, r1, r2
 138 0038 0360     		str	r3, [r0]
 138:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 139              		.loc 1 138 0
 140 003a 00BF     		nop
 141 003c 0C37     		adds	r7, r7, #12
 142              	.LCFI5:
 143              		.cfi_def_cfa_offset 4
 144 003e BD46     		mov	sp, r7
 145              	.LCFI6:
 146              		.cfi_def_cfa_register 13
 147              		@ sp needed
 148 0040 5DF8047B 		ldr	r7, [sp], #4
 149              	.LCFI7:
 150              		.cfi_restore 7
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 6


 151              		.cfi_def_cfa_offset 0
 152 0044 7047     		bx	lr
 153              		.cfi_endproc
 154              	.LFE117:
 156              		.section	.text.rcu_periph_clock_disable,"ax",%progbits
 157              		.align	1
 158              		.global	rcu_periph_clock_disable
 159              		.syntax unified
 160              		.thumb
 161              		.thumb_func
 162              		.fpu fpv4-sp-d16
 164              	rcu_periph_clock_disable:
 165              	.LFB118:
 139:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 140:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
 141:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      disable the peripherals clock
 142:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
 143:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 144:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_GPIOx (x=A,B,C,D,E,F,G): GPIO ports clock
 145:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_AF: alternate function clock
 146:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CRC: CRC clock
 147:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_DMAx (x=0,1): DMA clock
 148:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_ENET: ENET clock(CL series available)
 149:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_ENETTX: ENETTX clock(CL series available)
 150:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_ENETRX: ENETRX clock(CL series available)
 151:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_USBD: USBD clock(HD,XD series available)
 152:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_USBFS: USBFS clock(CL series available)
 153:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_EXMC: EXMC clock
 154:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_TIMERx (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13,TIMER8..13 are not available for HD
 155:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
 156:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_SPIx (x=0,1,2): SPI clock
 157:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_USARTx (x=0,1,2): USART clock
 158:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_UARTx (x=3,4): UART clock
 159:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_I2Cx (x=0,1): I2C clock
 160:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CANx (x=0,1,CAN1 is only available for CL series): CAN clock
 161:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_PMU: PMU clock
 162:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_DAC: DAC clock
 163:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_RTC: RTC clock
 164:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_ADCx (x=0,1,2,ADC2 is not available for CL series): ADC clock
 165:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_SDIO: SDIO clock(not available for CL series)
 166:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CTC: CTC clock
 167:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_BKPI: BKP interface clock
 168:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
 169:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
 170:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
 171:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_periph_clock_disable(rcu_periph_enum periph)
 172:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 166              		.loc 1 172 0
 167              		.cfi_startproc
 168              		@ args = 0, pretend = 0, frame = 8
 169              		@ frame_needed = 1, uses_anonymous_args = 0
 170              		@ link register save eliminated.
 171 0000 80B4     		push	{r7}
 172              	.LCFI8:
 173              		.cfi_def_cfa_offset 4
 174              		.cfi_offset 7, -4
 175 0002 83B0     		sub	sp, sp, #12
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 7


 176              	.LCFI9:
 177              		.cfi_def_cfa_offset 16
 178 0004 00AF     		add	r7, sp, #0
 179              	.LCFI10:
 180              		.cfi_def_cfa_register 7
 181 0006 0346     		mov	r3, r0
 182 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 173:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
 183              		.loc 1 173 0
 184 000a FB88     		ldrh	r3, [r7, #6]
 185 000c 9B09     		lsrs	r3, r3, #6
 186 000e 9BB2     		uxth	r3, r3
 187 0010 03F18043 		add	r3, r3, #1073741824
 188 0014 03F50433 		add	r3, r3, #135168
 189 0018 1968     		ldr	r1, [r3]
 190 001a FB88     		ldrh	r3, [r7, #6]
 191 001c 03F01F03 		and	r3, r3, #31
 192 0020 0122     		movs	r2, #1
 193 0022 02FA03F3 		lsl	r3, r2, r3
 194 0026 DA43     		mvns	r2, r3
 195 0028 FB88     		ldrh	r3, [r7, #6]
 196 002a 9B09     		lsrs	r3, r3, #6
 197 002c 9BB2     		uxth	r3, r3
 198 002e 03F18043 		add	r3, r3, #1073741824
 199 0032 03F50433 		add	r3, r3, #135168
 200 0036 1846     		mov	r0, r3
 201 0038 01EA0203 		and	r3, r1, r2
 202 003c 0360     		str	r3, [r0]
 174:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 203              		.loc 1 174 0
 204 003e 00BF     		nop
 205 0040 0C37     		adds	r7, r7, #12
 206              	.LCFI11:
 207              		.cfi_def_cfa_offset 4
 208 0042 BD46     		mov	sp, r7
 209              	.LCFI12:
 210              		.cfi_def_cfa_register 13
 211              		@ sp needed
 212 0044 5DF8047B 		ldr	r7, [sp], #4
 213              	.LCFI13:
 214              		.cfi_restore 7
 215              		.cfi_def_cfa_offset 0
 216 0048 7047     		bx	lr
 217              		.cfi_endproc
 218              	.LFE118:
 220              		.section	.text.rcu_periph_clock_sleep_enable,"ax",%progbits
 221              		.align	1
 222              		.global	rcu_periph_clock_sleep_enable
 223              		.syntax unified
 224              		.thumb
 225              		.thumb_func
 226              		.fpu fpv4-sp-d16
 228              	rcu_periph_clock_sleep_enable:
 229              	.LFB119:
 175:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 176:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
 177:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      enable the peripherals clock when sleep mode
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 8


 178:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 179:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 180:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
 181:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_SRAM_SLP: SRAM clock
 182:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
 183:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
 184:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
 185:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_periph_clock_sleep_enable(rcu_periph_sleep_enum periph)
 186:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 230              		.loc 1 186 0
 231              		.cfi_startproc
 232              		@ args = 0, pretend = 0, frame = 8
 233              		@ frame_needed = 1, uses_anonymous_args = 0
 234              		@ link register save eliminated.
 235 0000 80B4     		push	{r7}
 236              	.LCFI14:
 237              		.cfi_def_cfa_offset 4
 238              		.cfi_offset 7, -4
 239 0002 83B0     		sub	sp, sp, #12
 240              	.LCFI15:
 241              		.cfi_def_cfa_offset 16
 242 0004 00AF     		add	r7, sp, #0
 243              	.LCFI16:
 244              		.cfi_def_cfa_register 7
 245 0006 0346     		mov	r3, r0
 246 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 187:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 247              		.loc 1 187 0
 248 000a FB88     		ldrh	r3, [r7, #6]
 249 000c 9B09     		lsrs	r3, r3, #6
 250 000e 9BB2     		uxth	r3, r3
 251 0010 03F18043 		add	r3, r3, #1073741824
 252 0014 03F50433 		add	r3, r3, #135168
 253 0018 1968     		ldr	r1, [r3]
 254 001a FB88     		ldrh	r3, [r7, #6]
 255 001c 03F01F03 		and	r3, r3, #31
 256 0020 0122     		movs	r2, #1
 257 0022 9A40     		lsls	r2, r2, r3
 258 0024 FB88     		ldrh	r3, [r7, #6]
 259 0026 9B09     		lsrs	r3, r3, #6
 260 0028 9BB2     		uxth	r3, r3
 261 002a 03F18043 		add	r3, r3, #1073741824
 262 002e 03F50433 		add	r3, r3, #135168
 263 0032 1846     		mov	r0, r3
 264 0034 41EA0203 		orr	r3, r1, r2
 265 0038 0360     		str	r3, [r0]
 188:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 266              		.loc 1 188 0
 267 003a 00BF     		nop
 268 003c 0C37     		adds	r7, r7, #12
 269              	.LCFI17:
 270              		.cfi_def_cfa_offset 4
 271 003e BD46     		mov	sp, r7
 272              	.LCFI18:
 273              		.cfi_def_cfa_register 13
 274              		@ sp needed
 275 0040 5DF8047B 		ldr	r7, [sp], #4
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 9


 276              	.LCFI19:
 277              		.cfi_restore 7
 278              		.cfi_def_cfa_offset 0
 279 0044 7047     		bx	lr
 280              		.cfi_endproc
 281              	.LFE119:
 283              		.section	.text.rcu_periph_clock_sleep_disable,"ax",%progbits
 284              		.align	1
 285              		.global	rcu_periph_clock_sleep_disable
 286              		.syntax unified
 287              		.thumb
 288              		.thumb_func
 289              		.fpu fpv4-sp-d16
 291              	rcu_periph_clock_sleep_disable:
 292              	.LFB120:
 189:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 190:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
 191:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      disable the peripherals clock when sleep mode
 192:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 193:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 194:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
 195:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_SRAM_SLP: SRAM clock
 196:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
 197:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
 198:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
 199:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_periph_clock_sleep_disable(rcu_periph_sleep_enum periph)
 200:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 293              		.loc 1 200 0
 294              		.cfi_startproc
 295              		@ args = 0, pretend = 0, frame = 8
 296              		@ frame_needed = 1, uses_anonymous_args = 0
 297              		@ link register save eliminated.
 298 0000 80B4     		push	{r7}
 299              	.LCFI20:
 300              		.cfi_def_cfa_offset 4
 301              		.cfi_offset 7, -4
 302 0002 83B0     		sub	sp, sp, #12
 303              	.LCFI21:
 304              		.cfi_def_cfa_offset 16
 305 0004 00AF     		add	r7, sp, #0
 306              	.LCFI22:
 307              		.cfi_def_cfa_register 7
 308 0006 0346     		mov	r3, r0
 309 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 201:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
 310              		.loc 1 201 0
 311 000a FB88     		ldrh	r3, [r7, #6]
 312 000c 9B09     		lsrs	r3, r3, #6
 313 000e 9BB2     		uxth	r3, r3
 314 0010 03F18043 		add	r3, r3, #1073741824
 315 0014 03F50433 		add	r3, r3, #135168
 316 0018 1968     		ldr	r1, [r3]
 317 001a FB88     		ldrh	r3, [r7, #6]
 318 001c 03F01F03 		and	r3, r3, #31
 319 0020 0122     		movs	r2, #1
 320 0022 02FA03F3 		lsl	r3, r2, r3
 321 0026 DA43     		mvns	r2, r3
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 10


 322 0028 FB88     		ldrh	r3, [r7, #6]
 323 002a 9B09     		lsrs	r3, r3, #6
 324 002c 9BB2     		uxth	r3, r3
 325 002e 03F18043 		add	r3, r3, #1073741824
 326 0032 03F50433 		add	r3, r3, #135168
 327 0036 1846     		mov	r0, r3
 328 0038 01EA0203 		and	r3, r1, r2
 329 003c 0360     		str	r3, [r0]
 202:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 330              		.loc 1 202 0
 331 003e 00BF     		nop
 332 0040 0C37     		adds	r7, r7, #12
 333              	.LCFI23:
 334              		.cfi_def_cfa_offset 4
 335 0042 BD46     		mov	sp, r7
 336              	.LCFI24:
 337              		.cfi_def_cfa_register 13
 338              		@ sp needed
 339 0044 5DF8047B 		ldr	r7, [sp], #4
 340              	.LCFI25:
 341              		.cfi_restore 7
 342              		.cfi_def_cfa_offset 0
 343 0048 7047     		bx	lr
 344              		.cfi_endproc
 345              	.LFE120:
 347              		.section	.text.rcu_periph_reset_enable,"ax",%progbits
 348              		.align	1
 349              		.global	rcu_periph_reset_enable
 350              		.syntax unified
 351              		.thumb
 352              		.thumb_func
 353              		.fpu fpv4-sp-d16
 355              	rcu_periph_reset_enable:
 356              	.LFB121:
 203:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 204:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
 205:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      reset the peripherals
 206:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 207:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 208:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_GPIOxRST (x=A,B,C,D,E,F,G): reset GPIO ports
 209:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_AFRST : reset alternate function clock
 210:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_ENETRST: reset ENET(CL series available)
 211:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_USBDRST: reset USBD(HD,XD series available)
 212:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_USBFSRST: reset USBFS(CL series available)
 213:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_TIMERxRST (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13,TIMER8..13 are not available for
 214:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 215:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_SPIxRST (x=0,1,2): reset SPI
 216:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_USARTxRST (x=0,1,2): reset USART
 217:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_UARTxRST (x=3,4): reset UART
 218:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_I2CxRST (x=0,1): reset I2C
 219:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CANxRST (x=0,1,CAN1 is only available for CL series): reset CAN
 220:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_PMURST: reset PMU
 221:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_DACRST: reset DAC
 222:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_ADCRST (x=0,1,2,ADC2 is not available for CL series): reset ADC
 223:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CTCRST: reset CTC
 224:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_BKPIRST: reset BKPI
 225:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 11


 226:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
 227:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
 228:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_periph_reset_enable(rcu_periph_reset_enum periph_reset)
 229:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 357              		.loc 1 229 0
 358              		.cfi_startproc
 359              		@ args = 0, pretend = 0, frame = 8
 360              		@ frame_needed = 1, uses_anonymous_args = 0
 361              		@ link register save eliminated.
 362 0000 80B4     		push	{r7}
 363              	.LCFI26:
 364              		.cfi_def_cfa_offset 4
 365              		.cfi_offset 7, -4
 366 0002 83B0     		sub	sp, sp, #12
 367              	.LCFI27:
 368              		.cfi_def_cfa_offset 16
 369 0004 00AF     		add	r7, sp, #0
 370              	.LCFI28:
 371              		.cfi_def_cfa_register 7
 372 0006 0346     		mov	r3, r0
 373 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 230:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_REG_VAL(periph_reset) |= BIT(RCU_BIT_POS(periph_reset));
 374              		.loc 1 230 0
 375 000a FB88     		ldrh	r3, [r7, #6]
 376 000c 9B09     		lsrs	r3, r3, #6
 377 000e 9BB2     		uxth	r3, r3
 378 0010 03F18043 		add	r3, r3, #1073741824
 379 0014 03F50433 		add	r3, r3, #135168
 380 0018 1968     		ldr	r1, [r3]
 381 001a FB88     		ldrh	r3, [r7, #6]
 382 001c 03F01F03 		and	r3, r3, #31
 383 0020 0122     		movs	r2, #1
 384 0022 9A40     		lsls	r2, r2, r3
 385 0024 FB88     		ldrh	r3, [r7, #6]
 386 0026 9B09     		lsrs	r3, r3, #6
 387 0028 9BB2     		uxth	r3, r3
 388 002a 03F18043 		add	r3, r3, #1073741824
 389 002e 03F50433 		add	r3, r3, #135168
 390 0032 1846     		mov	r0, r3
 391 0034 41EA0203 		orr	r3, r1, r2
 392 0038 0360     		str	r3, [r0]
 231:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 393              		.loc 1 231 0
 394 003a 00BF     		nop
 395 003c 0C37     		adds	r7, r7, #12
 396              	.LCFI29:
 397              		.cfi_def_cfa_offset 4
 398 003e BD46     		mov	sp, r7
 399              	.LCFI30:
 400              		.cfi_def_cfa_register 13
 401              		@ sp needed
 402 0040 5DF8047B 		ldr	r7, [sp], #4
 403              	.LCFI31:
 404              		.cfi_restore 7
 405              		.cfi_def_cfa_offset 0
 406 0044 7047     		bx	lr
 407              		.cfi_endproc
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 12


 408              	.LFE121:
 410              		.section	.text.rcu_periph_reset_disable,"ax",%progbits
 411              		.align	1
 412              		.global	rcu_periph_reset_disable
 413              		.syntax unified
 414              		.thumb
 415              		.thumb_func
 416              		.fpu fpv4-sp-d16
 418              	rcu_periph_reset_disable:
 419              	.LFB122:
 232:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 233:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
 234:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      disable reset the peripheral
 235:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 236:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 237:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_GPIOxRST (x=A,B,C,D,E,F,G): reset GPIO ports
 238:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_AFRST : reset alternate function clock
 239:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_ENETRST: reset ENET(CL series available)
 240:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_USBDRST: reset USBD(HD,XD series available)
 241:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_USBFSRST: reset USBFS(CL series available)
 242:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_TIMERxRST (x=0,1,2,3,4,5,6,7,8,9,10,11,12,13,TIMER8..13 are not available for
 243:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 244:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_SPIxRST (x=0,1,2): reset SPI
 245:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_USARTxRST (x=0,1,2): reset USART
 246:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_UARTxRST (x=3,4): reset UART
 247:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_I2CxRST (x=0,1): reset I2C
 248:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CANxRST (x=0,1,CAN1 is only available for CL series): reset CAN
 249:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_PMURST: reset PMU
 250:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_DACRST: reset DAC
 251:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_ADCRST (x=0,1,2,ADC2 is not available for CL series): reset ADC
 252:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CTCRST: reset CTC
 253:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_BKPIRST: reset BKPI
 254:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
 255:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
 256:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
 257:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_periph_reset_disable(rcu_periph_reset_enum periph_reset)
 258:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 420              		.loc 1 258 0
 421              		.cfi_startproc
 422              		@ args = 0, pretend = 0, frame = 8
 423              		@ frame_needed = 1, uses_anonymous_args = 0
 424              		@ link register save eliminated.
 425 0000 80B4     		push	{r7}
 426              	.LCFI32:
 427              		.cfi_def_cfa_offset 4
 428              		.cfi_offset 7, -4
 429 0002 83B0     		sub	sp, sp, #12
 430              	.LCFI33:
 431              		.cfi_def_cfa_offset 16
 432 0004 00AF     		add	r7, sp, #0
 433              	.LCFI34:
 434              		.cfi_def_cfa_register 7
 435 0006 0346     		mov	r3, r0
 436 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 259:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_REG_VAL(periph_reset) &= ~BIT(RCU_BIT_POS(periph_reset));
 437              		.loc 1 259 0
 438 000a FB88     		ldrh	r3, [r7, #6]
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 13


 439 000c 9B09     		lsrs	r3, r3, #6
 440 000e 9BB2     		uxth	r3, r3
 441 0010 03F18043 		add	r3, r3, #1073741824
 442 0014 03F50433 		add	r3, r3, #135168
 443 0018 1968     		ldr	r1, [r3]
 444 001a FB88     		ldrh	r3, [r7, #6]
 445 001c 03F01F03 		and	r3, r3, #31
 446 0020 0122     		movs	r2, #1
 447 0022 02FA03F3 		lsl	r3, r2, r3
 448 0026 DA43     		mvns	r2, r3
 449 0028 FB88     		ldrh	r3, [r7, #6]
 450 002a 9B09     		lsrs	r3, r3, #6
 451 002c 9BB2     		uxth	r3, r3
 452 002e 03F18043 		add	r3, r3, #1073741824
 453 0032 03F50433 		add	r3, r3, #135168
 454 0036 1846     		mov	r0, r3
 455 0038 01EA0203 		and	r3, r1, r2
 456 003c 0360     		str	r3, [r0]
 260:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 457              		.loc 1 260 0
 458 003e 00BF     		nop
 459 0040 0C37     		adds	r7, r7, #12
 460              	.LCFI35:
 461              		.cfi_def_cfa_offset 4
 462 0042 BD46     		mov	sp, r7
 463              	.LCFI36:
 464              		.cfi_def_cfa_register 13
 465              		@ sp needed
 466 0044 5DF8047B 		ldr	r7, [sp], #4
 467              	.LCFI37:
 468              		.cfi_restore 7
 469              		.cfi_def_cfa_offset 0
 470 0048 7047     		bx	lr
 471              		.cfi_endproc
 472              	.LFE122:
 474              		.section	.text.rcu_bkp_reset_enable,"ax",%progbits
 475              		.align	1
 476              		.global	rcu_bkp_reset_enable
 477              		.syntax unified
 478              		.thumb
 479              		.thumb_func
 480              		.fpu fpv4-sp-d16
 482              	rcu_bkp_reset_enable:
 483              	.LFB123:
 261:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 262:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
 263:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      reset the BKP domain
 264:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  none
 265:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
 266:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
 267:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
 268:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_bkp_reset_enable(void)
 269:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 484              		.loc 1 269 0
 485              		.cfi_startproc
 486              		@ args = 0, pretend = 0, frame = 0
 487              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 14


 488              		@ link register save eliminated.
 489 0000 80B4     		push	{r7}
 490              	.LCFI38:
 491              		.cfi_def_cfa_offset 4
 492              		.cfi_offset 7, -4
 493 0002 00AF     		add	r7, sp, #0
 494              	.LCFI39:
 495              		.cfi_def_cfa_register 7
 270:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_BDCTL |= RCU_BDCTL_BKPRST;
 496              		.loc 1 270 0
 497 0004 054B     		ldr	r3, .L11
 498 0006 1B68     		ldr	r3, [r3]
 499 0008 044A     		ldr	r2, .L11
 500 000a 43F48033 		orr	r3, r3, #65536
 501 000e 1360     		str	r3, [r2]
 271:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 502              		.loc 1 271 0
 503 0010 00BF     		nop
 504 0012 BD46     		mov	sp, r7
 505              	.LCFI40:
 506              		.cfi_def_cfa_register 13
 507              		@ sp needed
 508 0014 5DF8047B 		ldr	r7, [sp], #4
 509              	.LCFI41:
 510              		.cfi_restore 7
 511              		.cfi_def_cfa_offset 0
 512 0018 7047     		bx	lr
 513              	.L12:
 514 001a 00BF     		.align	2
 515              	.L11:
 516 001c 20100240 		.word	1073877024
 517              		.cfi_endproc
 518              	.LFE123:
 520              		.section	.text.rcu_bkp_reset_disable,"ax",%progbits
 521              		.align	1
 522              		.global	rcu_bkp_reset_disable
 523              		.syntax unified
 524              		.thumb
 525              		.thumb_func
 526              		.fpu fpv4-sp-d16
 528              	rcu_bkp_reset_disable:
 529              	.LFB124:
 272:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 273:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
 274:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      disable the BKP domain reset
 275:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  none
 276:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
 277:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
 278:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
 279:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_bkp_reset_disable(void)
 280:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 530              		.loc 1 280 0
 531              		.cfi_startproc
 532              		@ args = 0, pretend = 0, frame = 0
 533              		@ frame_needed = 1, uses_anonymous_args = 0
 534              		@ link register save eliminated.
 535 0000 80B4     		push	{r7}
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 15


 536              	.LCFI42:
 537              		.cfi_def_cfa_offset 4
 538              		.cfi_offset 7, -4
 539 0002 00AF     		add	r7, sp, #0
 540              	.LCFI43:
 541              		.cfi_def_cfa_register 7
 281:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_BDCTL &= ~RCU_BDCTL_BKPRST;
 542              		.loc 1 281 0
 543 0004 054B     		ldr	r3, .L14
 544 0006 1B68     		ldr	r3, [r3]
 545 0008 044A     		ldr	r2, .L14
 546 000a 23F48033 		bic	r3, r3, #65536
 547 000e 1360     		str	r3, [r2]
 282:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 548              		.loc 1 282 0
 549 0010 00BF     		nop
 550 0012 BD46     		mov	sp, r7
 551              	.LCFI44:
 552              		.cfi_def_cfa_register 13
 553              		@ sp needed
 554 0014 5DF8047B 		ldr	r7, [sp], #4
 555              	.LCFI45:
 556              		.cfi_restore 7
 557              		.cfi_def_cfa_offset 0
 558 0018 7047     		bx	lr
 559              	.L15:
 560 001a 00BF     		.align	2
 561              	.L14:
 562 001c 20100240 		.word	1073877024
 563              		.cfi_endproc
 564              	.LFE124:
 566              		.section	.text.rcu_system_clock_source_config,"ax",%progbits
 567              		.align	1
 568              		.global	rcu_system_clock_source_config
 569              		.syntax unified
 570              		.thumb
 571              		.thumb_func
 572              		.fpu fpv4-sp-d16
 574              	rcu_system_clock_source_config:
 575              	.LFB125:
 283:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 284:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
 285:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      configure the system clock source
 286:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  ck_sys: system clock source select
 287:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 288:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CKSYSSRC_IRC8M: select CK_IRC8M as the CK_SYS source
 289:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CKSYSSRC_HXTAL: select CK_HXTAL as the CK_SYS source
 290:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CKSYSSRC_PLL: select CK_PLL as the CK_SYS source
 291:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
 292:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
 293:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
 294:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_system_clock_source_config(uint32_t ck_sys)
 295:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 576              		.loc 1 295 0
 577              		.cfi_startproc
 578              		@ args = 0, pretend = 0, frame = 16
 579              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 16


 580              		@ link register save eliminated.
 581 0000 80B4     		push	{r7}
 582              	.LCFI46:
 583              		.cfi_def_cfa_offset 4
 584              		.cfi_offset 7, -4
 585 0002 85B0     		sub	sp, sp, #20
 586              	.LCFI47:
 587              		.cfi_def_cfa_offset 24
 588 0004 00AF     		add	r7, sp, #0
 589              	.LCFI48:
 590              		.cfi_def_cfa_register 7
 591 0006 7860     		str	r0, [r7, #4]
 296:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     uint32_t reg;
 297:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     
 298:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg = RCU_CFG0;
 592              		.loc 1 298 0
 593 0008 084B     		ldr	r3, .L17
 594 000a 1B68     		ldr	r3, [r3]
 595 000c FB60     		str	r3, [r7, #12]
 299:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* reset the SCS bits and set according to ck_sys */
 300:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_SCS;
 596              		.loc 1 300 0
 597 000e FB68     		ldr	r3, [r7, #12]
 598 0010 23F00303 		bic	r3, r3, #3
 599 0014 FB60     		str	r3, [r7, #12]
 301:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_CFG0 = (reg | ck_sys);
 600              		.loc 1 301 0
 601 0016 0549     		ldr	r1, .L17
 602 0018 FA68     		ldr	r2, [r7, #12]
 603 001a 7B68     		ldr	r3, [r7, #4]
 604 001c 1343     		orrs	r3, r3, r2
 605 001e 0B60     		str	r3, [r1]
 302:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 606              		.loc 1 302 0
 607 0020 00BF     		nop
 608 0022 1437     		adds	r7, r7, #20
 609              	.LCFI49:
 610              		.cfi_def_cfa_offset 4
 611 0024 BD46     		mov	sp, r7
 612              	.LCFI50:
 613              		.cfi_def_cfa_register 13
 614              		@ sp needed
 615 0026 5DF8047B 		ldr	r7, [sp], #4
 616              	.LCFI51:
 617              		.cfi_restore 7
 618              		.cfi_def_cfa_offset 0
 619 002a 7047     		bx	lr
 620              	.L18:
 621              		.align	2
 622              	.L17:
 623 002c 04100240 		.word	1073876996
 624              		.cfi_endproc
 625              	.LFE125:
 627              		.section	.text.rcu_system_clock_source_get,"ax",%progbits
 628              		.align	1
 629              		.global	rcu_system_clock_source_get
 630              		.syntax unified
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 17


 631              		.thumb
 632              		.thumb_func
 633              		.fpu fpv4-sp-d16
 635              	rcu_system_clock_source_get:
 636              	.LFB126:
 303:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 304:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
 305:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      get the system clock source
 306:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  none
 307:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
 308:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     which clock is selected as CK_SYS source
 309:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_SCSS_IRC8M: CK_IRC8M is selected as the CK_SYS source
 310:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_SCSS_HXTAL: CK_HXTAL is selected as the CK_SYS source
 311:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_SCSS_PLL: CK_PLL is selected as the CK_SYS source
 312:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
 313:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** uint32_t rcu_system_clock_source_get(void)
 314:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 637              		.loc 1 314 0
 638              		.cfi_startproc
 639              		@ args = 0, pretend = 0, frame = 0
 640              		@ frame_needed = 1, uses_anonymous_args = 0
 641              		@ link register save eliminated.
 642 0000 80B4     		push	{r7}
 643              	.LCFI52:
 644              		.cfi_def_cfa_offset 4
 645              		.cfi_offset 7, -4
 646 0002 00AF     		add	r7, sp, #0
 647              	.LCFI53:
 648              		.cfi_def_cfa_register 7
 315:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     return (RCU_CFG0 & RCU_CFG0_SCSS);
 649              		.loc 1 315 0
 650 0004 044B     		ldr	r3, .L21
 651 0006 1B68     		ldr	r3, [r3]
 652 0008 03F00C03 		and	r3, r3, #12
 316:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 653              		.loc 1 316 0
 654 000c 1846     		mov	r0, r3
 655 000e BD46     		mov	sp, r7
 656              	.LCFI54:
 657              		.cfi_def_cfa_register 13
 658              		@ sp needed
 659 0010 5DF8047B 		ldr	r7, [sp], #4
 660              	.LCFI55:
 661              		.cfi_restore 7
 662              		.cfi_def_cfa_offset 0
 663 0014 7047     		bx	lr
 664              	.L22:
 665 0016 00BF     		.align	2
 666              	.L21:
 667 0018 04100240 		.word	1073876996
 668              		.cfi_endproc
 669              	.LFE126:
 671              		.section	.text.rcu_ahb_clock_config,"ax",%progbits
 672              		.align	1
 673              		.global	rcu_ahb_clock_config
 674              		.syntax unified
 675              		.thumb
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 18


 676              		.thumb_func
 677              		.fpu fpv4-sp-d16
 679              	rcu_ahb_clock_config:
 680              	.LFB127:
 317:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 318:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
 319:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      configure the AHB clock prescaler selection
 320:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  ck_ahb: AHB clock prescaler selection
 321:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 322:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_AHB_CKSYS_DIVx, x=1, 2, 4, 8, 16, 64, 128, 256, 512
 323:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
 324:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
 325:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
 326:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_ahb_clock_config(uint32_t ck_ahb)
 327:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 681              		.loc 1 327 0
 682              		.cfi_startproc
 683              		@ args = 0, pretend = 0, frame = 16
 684              		@ frame_needed = 1, uses_anonymous_args = 0
 685              		@ link register save eliminated.
 686 0000 80B4     		push	{r7}
 687              	.LCFI56:
 688              		.cfi_def_cfa_offset 4
 689              		.cfi_offset 7, -4
 690 0002 85B0     		sub	sp, sp, #20
 691              	.LCFI57:
 692              		.cfi_def_cfa_offset 24
 693 0004 00AF     		add	r7, sp, #0
 694              	.LCFI58:
 695              		.cfi_def_cfa_register 7
 696 0006 7860     		str	r0, [r7, #4]
 328:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     uint32_t reg;
 329:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     
 330:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg = RCU_CFG0;
 697              		.loc 1 330 0
 698 0008 084B     		ldr	r3, .L24
 699 000a 1B68     		ldr	r3, [r3]
 700 000c FB60     		str	r3, [r7, #12]
 331:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 332:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* reset the AHBPSC bits and set according to ck_ahb */
 333:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_AHBPSC;
 701              		.loc 1 333 0
 702 000e FB68     		ldr	r3, [r7, #12]
 703 0010 23F0F003 		bic	r3, r3, #240
 704 0014 FB60     		str	r3, [r7, #12]
 334:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_CFG0 = (reg | ck_ahb);
 705              		.loc 1 334 0
 706 0016 0549     		ldr	r1, .L24
 707 0018 FA68     		ldr	r2, [r7, #12]
 708 001a 7B68     		ldr	r3, [r7, #4]
 709 001c 1343     		orrs	r3, r3, r2
 710 001e 0B60     		str	r3, [r1]
 335:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 711              		.loc 1 335 0
 712 0020 00BF     		nop
 713 0022 1437     		adds	r7, r7, #20
 714              	.LCFI59:
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 19


 715              		.cfi_def_cfa_offset 4
 716 0024 BD46     		mov	sp, r7
 717              	.LCFI60:
 718              		.cfi_def_cfa_register 13
 719              		@ sp needed
 720 0026 5DF8047B 		ldr	r7, [sp], #4
 721              	.LCFI61:
 722              		.cfi_restore 7
 723              		.cfi_def_cfa_offset 0
 724 002a 7047     		bx	lr
 725              	.L25:
 726              		.align	2
 727              	.L24:
 728 002c 04100240 		.word	1073876996
 729              		.cfi_endproc
 730              	.LFE127:
 732              		.section	.text.rcu_apb1_clock_config,"ax",%progbits
 733              		.align	1
 734              		.global	rcu_apb1_clock_config
 735              		.syntax unified
 736              		.thumb
 737              		.thumb_func
 738              		.fpu fpv4-sp-d16
 740              	rcu_apb1_clock_config:
 741              	.LFB128:
 336:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 337:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
 338:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      configure the APB1 clock prescaler selection
 339:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  ck_apb1: APB1 clock prescaler selection
 340:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 341:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV1: select CK_AHB as CK_APB1
 342:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV2: select CK_AHB/2 as CK_APB1
 343:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV4: select CK_AHB/4 as CK_APB1
 344:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV8: select CK_AHB/8 as CK_APB1
 345:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV16: select CK_AHB/16 as CK_APB1
 346:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
 347:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
 348:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
 349:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_apb1_clock_config(uint32_t ck_apb1)
 350:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 742              		.loc 1 350 0
 743              		.cfi_startproc
 744              		@ args = 0, pretend = 0, frame = 16
 745              		@ frame_needed = 1, uses_anonymous_args = 0
 746              		@ link register save eliminated.
 747 0000 80B4     		push	{r7}
 748              	.LCFI62:
 749              		.cfi_def_cfa_offset 4
 750              		.cfi_offset 7, -4
 751 0002 85B0     		sub	sp, sp, #20
 752              	.LCFI63:
 753              		.cfi_def_cfa_offset 24
 754 0004 00AF     		add	r7, sp, #0
 755              	.LCFI64:
 756              		.cfi_def_cfa_register 7
 757 0006 7860     		str	r0, [r7, #4]
 351:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     uint32_t reg;
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 20


 352:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     
 353:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg = RCU_CFG0;
 758              		.loc 1 353 0
 759 0008 084B     		ldr	r3, .L27
 760 000a 1B68     		ldr	r3, [r3]
 761 000c FB60     		str	r3, [r7, #12]
 354:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 355:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* reset the APB1PSC and set according to ck_apb1 */
 356:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_APB1PSC;
 762              		.loc 1 356 0
 763 000e FB68     		ldr	r3, [r7, #12]
 764 0010 23F4E063 		bic	r3, r3, #1792
 765 0014 FB60     		str	r3, [r7, #12]
 357:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_CFG0 = (reg | ck_apb1);
 766              		.loc 1 357 0
 767 0016 0549     		ldr	r1, .L27
 768 0018 FA68     		ldr	r2, [r7, #12]
 769 001a 7B68     		ldr	r3, [r7, #4]
 770 001c 1343     		orrs	r3, r3, r2
 771 001e 0B60     		str	r3, [r1]
 358:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 772              		.loc 1 358 0
 773 0020 00BF     		nop
 774 0022 1437     		adds	r7, r7, #20
 775              	.LCFI65:
 776              		.cfi_def_cfa_offset 4
 777 0024 BD46     		mov	sp, r7
 778              	.LCFI66:
 779              		.cfi_def_cfa_register 13
 780              		@ sp needed
 781 0026 5DF8047B 		ldr	r7, [sp], #4
 782              	.LCFI67:
 783              		.cfi_restore 7
 784              		.cfi_def_cfa_offset 0
 785 002a 7047     		bx	lr
 786              	.L28:
 787              		.align	2
 788              	.L27:
 789 002c 04100240 		.word	1073876996
 790              		.cfi_endproc
 791              	.LFE128:
 793              		.section	.text.rcu_apb2_clock_config,"ax",%progbits
 794              		.align	1
 795              		.global	rcu_apb2_clock_config
 796              		.syntax unified
 797              		.thumb
 798              		.thumb_func
 799              		.fpu fpv4-sp-d16
 801              	rcu_apb2_clock_config:
 802              	.LFB129:
 359:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 360:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
 361:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      configure the APB2 clock prescaler selection
 362:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  ck_apb2: APB2 clock prescaler selection
 363:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 364:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV1: select CK_AHB as CK_APB2
 365:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV2: select CK_AHB/2 as CK_APB2
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 21


 366:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV4: select CK_AHB/4 as CK_APB2
 367:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV8: select CK_AHB/8 as CK_APB2
 368:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV16: select CK_AHB/16 as CK_APB2
 369:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
 370:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
 371:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
 372:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_apb2_clock_config(uint32_t ck_apb2)
 373:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 803              		.loc 1 373 0
 804              		.cfi_startproc
 805              		@ args = 0, pretend = 0, frame = 16
 806              		@ frame_needed = 1, uses_anonymous_args = 0
 807              		@ link register save eliminated.
 808 0000 80B4     		push	{r7}
 809              	.LCFI68:
 810              		.cfi_def_cfa_offset 4
 811              		.cfi_offset 7, -4
 812 0002 85B0     		sub	sp, sp, #20
 813              	.LCFI69:
 814              		.cfi_def_cfa_offset 24
 815 0004 00AF     		add	r7, sp, #0
 816              	.LCFI70:
 817              		.cfi_def_cfa_register 7
 818 0006 7860     		str	r0, [r7, #4]
 374:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     uint32_t reg;
 375:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     
 376:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg = RCU_CFG0;
 819              		.loc 1 376 0
 820 0008 084B     		ldr	r3, .L30
 821 000a 1B68     		ldr	r3, [r3]
 822 000c FB60     		str	r3, [r7, #12]
 377:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 378:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* reset the APB2PSC and set according to ck_apb2 */
 379:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_APB2PSC;
 823              		.loc 1 379 0
 824 000e FB68     		ldr	r3, [r7, #12]
 825 0010 23F46053 		bic	r3, r3, #14336
 826 0014 FB60     		str	r3, [r7, #12]
 380:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_CFG0 = (reg | ck_apb2);
 827              		.loc 1 380 0
 828 0016 0549     		ldr	r1, .L30
 829 0018 FA68     		ldr	r2, [r7, #12]
 830 001a 7B68     		ldr	r3, [r7, #4]
 831 001c 1343     		orrs	r3, r3, r2
 832 001e 0B60     		str	r3, [r1]
 381:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 833              		.loc 1 381 0
 834 0020 00BF     		nop
 835 0022 1437     		adds	r7, r7, #20
 836              	.LCFI71:
 837              		.cfi_def_cfa_offset 4
 838 0024 BD46     		mov	sp, r7
 839              	.LCFI72:
 840              		.cfi_def_cfa_register 13
 841              		@ sp needed
 842 0026 5DF8047B 		ldr	r7, [sp], #4
 843              	.LCFI73:
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 22


 844              		.cfi_restore 7
 845              		.cfi_def_cfa_offset 0
 846 002a 7047     		bx	lr
 847              	.L31:
 848              		.align	2
 849              	.L30:
 850 002c 04100240 		.word	1073876996
 851              		.cfi_endproc
 852              	.LFE129:
 854              		.section	.text.rcu_ckout0_config,"ax",%progbits
 855              		.align	1
 856              		.global	rcu_ckout0_config
 857              		.syntax unified
 858              		.thumb
 859              		.thumb_func
 860              		.fpu fpv4-sp-d16
 862              	rcu_ckout0_config:
 863              	.LFB130:
 382:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 383:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
 384:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      configure the CK_OUT0 clock source
 385:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  ckout0_src: CK_OUT0 clock source selection
 386:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 387:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_NONE: no clock selected
 388:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKSYS: system clock selected
 389:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_IRC8M: high speed 8M internal oscillator clock selected
 390:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_HXTAL: HXTAL selected
 391:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL_DIV2: CK_PLL/2 selected
 392:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL1: CK_PLL1 selected
 393:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL2_DIV2: CK_PLL2/2 selected
 394:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_EXT1: EXT1 selected
 395:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL2: PLL selected
 396:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
 397:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
 398:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
 399:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_ckout0_config(uint32_t ckout0_src)
 400:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 864              		.loc 1 400 0
 865              		.cfi_startproc
 866              		@ args = 0, pretend = 0, frame = 16
 867              		@ frame_needed = 1, uses_anonymous_args = 0
 868              		@ link register save eliminated.
 869 0000 80B4     		push	{r7}
 870              	.LCFI74:
 871              		.cfi_def_cfa_offset 4
 872              		.cfi_offset 7, -4
 873 0002 85B0     		sub	sp, sp, #20
 874              	.LCFI75:
 875              		.cfi_def_cfa_offset 24
 876 0004 00AF     		add	r7, sp, #0
 877              	.LCFI76:
 878              		.cfi_def_cfa_register 7
 879 0006 7860     		str	r0, [r7, #4]
 401:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     uint32_t reg;
 402:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     
 403:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg = RCU_CFG0;
 880              		.loc 1 403 0
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 23


 881 0008 084B     		ldr	r3, .L33
 882 000a 1B68     		ldr	r3, [r3]
 883 000c FB60     		str	r3, [r7, #12]
 404:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 405:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* reset the CKOUT0SRC, set according to ckout0_src */
 406:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_CKOUT0SEL;
 884              		.loc 1 406 0
 885 000e FB68     		ldr	r3, [r7, #12]
 886 0010 23F0E063 		bic	r3, r3, #117440512
 887 0014 FB60     		str	r3, [r7, #12]
 407:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_CFG0 = (reg | ckout0_src);
 888              		.loc 1 407 0
 889 0016 0549     		ldr	r1, .L33
 890 0018 FA68     		ldr	r2, [r7, #12]
 891 001a 7B68     		ldr	r3, [r7, #4]
 892 001c 1343     		orrs	r3, r3, r2
 893 001e 0B60     		str	r3, [r1]
 408:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 894              		.loc 1 408 0
 895 0020 00BF     		nop
 896 0022 1437     		adds	r7, r7, #20
 897              	.LCFI77:
 898              		.cfi_def_cfa_offset 4
 899 0024 BD46     		mov	sp, r7
 900              	.LCFI78:
 901              		.cfi_def_cfa_register 13
 902              		@ sp needed
 903 0026 5DF8047B 		ldr	r7, [sp], #4
 904              	.LCFI79:
 905              		.cfi_restore 7
 906              		.cfi_def_cfa_offset 0
 907 002a 7047     		bx	lr
 908              	.L34:
 909              		.align	2
 910              	.L33:
 911 002c 04100240 		.word	1073876996
 912              		.cfi_endproc
 913              	.LFE130:
 915              		.section	.text.rcu_pll_config,"ax",%progbits
 916              		.align	1
 917              		.global	rcu_pll_config
 918              		.syntax unified
 919              		.thumb
 920              		.thumb_func
 921              		.fpu fpv4-sp-d16
 923              	rcu_pll_config:
 924              	.LFB131:
 409:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 410:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
 411:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      configure the main PLL clock 
 412:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  pll_src: PLL clock source selection
 413:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 414:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_PLLSRC_IRC8M_DIV2: IRC8M/2 clock selected as source clock of PLL
 415:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_PLLSRC_HXTAL_IRC48M: HXTAL or IRC48M selected as source clock of PLL
 416:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  pll_mul: PLL clock multiplication factor
 417:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 418:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_PLL_MULx (XD series x = 2..63, CL series x = 2..14, 16..63, 6.5)
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 24


 419:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
 420:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
 421:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
 422:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_pll_config(uint32_t pll_src, uint32_t pll_mul)
 423:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 925              		.loc 1 423 0
 926              		.cfi_startproc
 927              		@ args = 0, pretend = 0, frame = 16
 928              		@ frame_needed = 1, uses_anonymous_args = 0
 929              		@ link register save eliminated.
 930 0000 80B4     		push	{r7}
 931              	.LCFI80:
 932              		.cfi_def_cfa_offset 4
 933              		.cfi_offset 7, -4
 934 0002 85B0     		sub	sp, sp, #20
 935              	.LCFI81:
 936              		.cfi_def_cfa_offset 24
 937 0004 00AF     		add	r7, sp, #0
 938              	.LCFI82:
 939              		.cfi_def_cfa_register 7
 940 0006 7860     		str	r0, [r7, #4]
 941 0008 3960     		str	r1, [r7]
 424:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     uint32_t reg = 0U;
 942              		.loc 1 424 0
 943 000a 0023     		movs	r3, #0
 944 000c FB60     		str	r3, [r7, #12]
 425:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 426:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg = RCU_CFG0;
 945              		.loc 1 426 0
 946 000e 0C4B     		ldr	r3, .L36
 947 0010 1B68     		ldr	r3, [r3]
 948 0012 FB60     		str	r3, [r7, #12]
 427:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 428:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* PLL clock source and multiplication factor configuration */
 429:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4 | RCU_CFG0_PLLMF_5);
 949              		.loc 1 429 0
 950 0014 FB68     		ldr	r3, [r7, #12]
 951 0016 23F09043 		bic	r3, r3, #1207959552
 952 001a 23F47413 		bic	r3, r3, #3997696
 953 001e FB60     		str	r3, [r7, #12]
 430:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg |= (pll_src | pll_mul);
 954              		.loc 1 430 0
 955 0020 7A68     		ldr	r2, [r7, #4]
 956 0022 3B68     		ldr	r3, [r7]
 957 0024 1343     		orrs	r3, r3, r2
 958 0026 FA68     		ldr	r2, [r7, #12]
 959 0028 1343     		orrs	r3, r3, r2
 960 002a FB60     		str	r3, [r7, #12]
 431:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 432:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_CFG0 = reg;
 961              		.loc 1 432 0
 962 002c 044A     		ldr	r2, .L36
 963 002e FB68     		ldr	r3, [r7, #12]
 964 0030 1360     		str	r3, [r2]
 433:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 965              		.loc 1 433 0
 966 0032 00BF     		nop
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 25


 967 0034 1437     		adds	r7, r7, #20
 968              	.LCFI83:
 969              		.cfi_def_cfa_offset 4
 970 0036 BD46     		mov	sp, r7
 971              	.LCFI84:
 972              		.cfi_def_cfa_register 13
 973              		@ sp needed
 974 0038 5DF8047B 		ldr	r7, [sp], #4
 975              	.LCFI85:
 976              		.cfi_restore 7
 977              		.cfi_def_cfa_offset 0
 978 003c 7047     		bx	lr
 979              	.L37:
 980 003e 00BF     		.align	2
 981              	.L36:
 982 0040 04100240 		.word	1073876996
 983              		.cfi_endproc
 984              	.LFE131:
 986              		.section	.text.rcu_pllpresel_config,"ax",%progbits
 987              		.align	1
 988              		.global	rcu_pllpresel_config
 989              		.syntax unified
 990              		.thumb
 991              		.thumb_func
 992              		.fpu fpv4-sp-d16
 994              	rcu_pllpresel_config:
 995              	.LFB132:
 434:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 435:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
 436:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      configure the PLL clock source preselection
 437:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  pll_presel: PLL clock source preselection
 438:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 439:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_PLLPRESRC_HXTAL: HXTAL selected as PLL source clock
 440:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_PLLPRESRC_IRC48M: CK_PLL selected as PREDV0 input source clock
 441:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
 442:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
 443:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
 444:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_pllpresel_config(uint32_t pll_presel)
 445:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 996              		.loc 1 445 0
 997              		.cfi_startproc
 998              		@ args = 0, pretend = 0, frame = 16
 999              		@ frame_needed = 1, uses_anonymous_args = 0
 1000              		@ link register save eliminated.
 1001 0000 80B4     		push	{r7}
 1002              	.LCFI86:
 1003              		.cfi_def_cfa_offset 4
 1004              		.cfi_offset 7, -4
 1005 0002 85B0     		sub	sp, sp, #20
 1006              	.LCFI87:
 1007              		.cfi_def_cfa_offset 24
 1008 0004 00AF     		add	r7, sp, #0
 1009              	.LCFI88:
 1010              		.cfi_def_cfa_register 7
 1011 0006 7860     		str	r0, [r7, #4]
 446:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     uint32_t reg = 0U;
 1012              		.loc 1 446 0
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 26


 1013 0008 0023     		movs	r3, #0
 1014 000a FB60     		str	r3, [r7, #12]
 447:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 448:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg = RCU_CFG1;
 1015              		.loc 1 448 0
 1016 000c 094B     		ldr	r3, .L39
 1017 000e 1B68     		ldr	r3, [r3]
 1018 0010 FB60     		str	r3, [r7, #12]
 449:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 450:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* PLL clock source preselection */
 451:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg &= ~RCU_CFG1_PLLPRESEL;
 1019              		.loc 1 451 0
 1020 0012 FB68     		ldr	r3, [r7, #12]
 1021 0014 23F08043 		bic	r3, r3, #1073741824
 1022 0018 FB60     		str	r3, [r7, #12]
 452:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg |= pll_presel;
 1023              		.loc 1 452 0
 1024 001a FA68     		ldr	r2, [r7, #12]
 1025 001c 7B68     		ldr	r3, [r7, #4]
 1026 001e 1343     		orrs	r3, r3, r2
 1027 0020 FB60     		str	r3, [r7, #12]
 453:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 454:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_CFG1 = reg;
 1028              		.loc 1 454 0
 1029 0022 044A     		ldr	r2, .L39
 1030 0024 FB68     		ldr	r3, [r7, #12]
 1031 0026 1360     		str	r3, [r2]
 455:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 1032              		.loc 1 455 0
 1033 0028 00BF     		nop
 1034 002a 1437     		adds	r7, r7, #20
 1035              	.LCFI89:
 1036              		.cfi_def_cfa_offset 4
 1037 002c BD46     		mov	sp, r7
 1038              	.LCFI90:
 1039              		.cfi_def_cfa_register 13
 1040              		@ sp needed
 1041 002e 5DF8047B 		ldr	r7, [sp], #4
 1042              	.LCFI91:
 1043              		.cfi_restore 7
 1044              		.cfi_def_cfa_offset 0
 1045 0032 7047     		bx	lr
 1046              	.L40:
 1047              		.align	2
 1048              	.L39:
 1049 0034 2C100240 		.word	1073877036
 1050              		.cfi_endproc
 1051              	.LFE132:
 1053              		.section	.text.rcu_predv0_config,"ax",%progbits
 1054              		.align	1
 1055              		.global	rcu_predv0_config
 1056              		.syntax unified
 1057              		.thumb
 1058              		.thumb_func
 1059              		.fpu fpv4-sp-d16
 1061              	rcu_predv0_config:
 1062              	.LFB133:
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 27


 456:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 457:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
 458:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
 459:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      configure the PREDV0 division factor
 460:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  predv0_div: PREDV0 division factor
 461:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_PREDV0_DIVx, x = 1,2
 462:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
 463:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
 464:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
 465:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_predv0_config(uint32_t predv0_div)
 466:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 1063              		.loc 1 466 0
 1064              		.cfi_startproc
 1065              		@ args = 0, pretend = 0, frame = 16
 1066              		@ frame_needed = 1, uses_anonymous_args = 0
 1067              		@ link register save eliminated.
 1068 0000 80B4     		push	{r7}
 1069              	.LCFI92:
 1070              		.cfi_def_cfa_offset 4
 1071              		.cfi_offset 7, -4
 1072 0002 85B0     		sub	sp, sp, #20
 1073              	.LCFI93:
 1074              		.cfi_def_cfa_offset 24
 1075 0004 00AF     		add	r7, sp, #0
 1076              	.LCFI94:
 1077              		.cfi_def_cfa_register 7
 1078 0006 7860     		str	r0, [r7, #4]
 467:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     uint32_t reg = 0U;
 1079              		.loc 1 467 0
 1080 0008 0023     		movs	r3, #0
 1081 000a FB60     		str	r3, [r7, #12]
 468:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 469:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg = RCU_CFG0;
 1082              		.loc 1 469 0
 1083 000c 0B4B     		ldr	r3, .L43
 1084 000e 1B68     		ldr	r3, [r3]
 1085 0010 FB60     		str	r3, [r7, #12]
 470:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* reset PREDV0 bit */
 471:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_PREDV0;
 1086              		.loc 1 471 0
 1087 0012 FB68     		ldr	r3, [r7, #12]
 1088 0014 23F40033 		bic	r3, r3, #131072
 1089 0018 FB60     		str	r3, [r7, #12]
 472:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     if(RCU_PREDV0_DIV2 == predv0_div){
 1090              		.loc 1 472 0
 1091 001a 7B68     		ldr	r3, [r7, #4]
 1092 001c 012B     		cmp	r3, #1
 1093 001e 03D1     		bne	.L42
 473:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         /* set the PREDV0 bit */
 474:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         reg |= RCU_CFG0_PREDV0;
 1094              		.loc 1 474 0
 1095 0020 FB68     		ldr	r3, [r7, #12]
 1096 0022 43F40033 		orr	r3, r3, #131072
 1097 0026 FB60     		str	r3, [r7, #12]
 1098              	.L42:
 475:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     }
 476:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 28


 477:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_CFG0 = reg;
 1099              		.loc 1 477 0
 1100 0028 044A     		ldr	r2, .L43
 1101 002a FB68     		ldr	r3, [r7, #12]
 1102 002c 1360     		str	r3, [r2]
 478:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 1103              		.loc 1 478 0
 1104 002e 00BF     		nop
 1105 0030 1437     		adds	r7, r7, #20
 1106              	.LCFI95:
 1107              		.cfi_def_cfa_offset 4
 1108 0032 BD46     		mov	sp, r7
 1109              	.LCFI96:
 1110              		.cfi_def_cfa_register 13
 1111              		@ sp needed
 1112 0034 5DF8047B 		ldr	r7, [sp], #4
 1113              	.LCFI97:
 1114              		.cfi_restore 7
 1115              		.cfi_def_cfa_offset 0
 1116 0038 7047     		bx	lr
 1117              	.L44:
 1118 003a 00BF     		.align	2
 1119              	.L43:
 1120 003c 04100240 		.word	1073876996
 1121              		.cfi_endproc
 1122              	.LFE133:
 1124              		.section	.text.rcu_adc_clock_config,"ax",%progbits
 1125              		.align	1
 1126              		.global	rcu_adc_clock_config
 1127              		.syntax unified
 1128              		.thumb
 1129              		.thumb_func
 1130              		.fpu fpv4-sp-d16
 1132              	rcu_adc_clock_config:
 1133              	.LFB134:
 479:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
 480:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
 481:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      configure the PREDV0 division factor and clock source
 482:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  predv0_source: PREDV0 input clock source selection
 483:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 484:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_PREDV0SRC_HXTAL_IRC48M: HXTAL or IRC48M selected as PREDV0 input source clock
 485:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_PREDV0SRC_CKPLL1: CK_PLL1 selected as PREDV0 input source clock
 486:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  predv0_div: PREDV0 division factor
 487:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 488:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_PREDV0_DIVx, x = 1..16
 489:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
 490:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
 491:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
 492:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_predv0_config(uint32_t predv0_source, uint32_t predv0_div)
 493:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 494:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     uint32_t reg = 0U;
 495:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     
 496:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg = RCU_CFG1;
 497:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* reset PREDV0SEL and PREDV0 bits */
 498:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg &= ~(RCU_CFG1_PREDV0SEL | RCU_CFG1_PREDV0);
 499:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* set the PREDV0SEL and PREDV0 division factor */
 500:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg |= (predv0_source | predv0_div);
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 29


 501:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 502:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_CFG1 = reg;
 503:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 504:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 505:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
 506:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      configure the PREDV1 division factor
 507:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  predv1_div: PREDV1 division factor
 508:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 509:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_PREDV1_DIVx, x = 1..16
 510:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
 511:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
 512:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
 513:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_predv1_config(uint32_t predv1_div)
 514:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 515:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     uint32_t reg = 0U;
 516:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     
 517:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg = RCU_CFG1;
 518:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* reset the PREDV1 bits */
 519:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg &= ~RCU_CFG1_PREDV1;
 520:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* set the PREDV1 division factor */
 521:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg |= predv1_div;
 522:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 523:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_CFG1 = reg;
 524:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 525:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 526:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
 527:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      configure the PLL1 clock 
 528:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  pll_mul: PLL clock multiplication factor
 529:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 530:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_PLL1_MULx (x = 8..14,16,20)
 531:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
 532:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
 533:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
 534:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_pll1_config(uint32_t pll_mul)
 535:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 536:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_CFG1 &= ~RCU_CFG1_PLL1MF;
 537:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_CFG1 |= pll_mul;
 538:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 539:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 540:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
 541:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      configure the PLL2 clock 
 542:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  pll_mul: PLL clock multiplication factor
 543:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 544:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_PLL2_MULx (x = 8..14,16,20,18..32,40)
 545:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
 546:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
 547:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
 548:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_pll2_config(uint32_t pll_mul)
 549:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 550:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_CFG1 &= ~RCU_CFG1_PLL2MF;
 551:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_CFG1 |= pll_mul; 
 552:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 553:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #endif /* GD32F30X_HD and GD32F30X_XD */
 554:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 555:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
 556:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      configure the ADC prescaler factor
 557:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  adc_psc: ADC prescaler factor
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 30


 558:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 559:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV2: ADC prescaler select CK_APB2/2
 560:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV4: ADC prescaler select CK_APB2/4
 561:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV6: ADC prescaler select CK_APB2/6
 562:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV8: ADC prescaler select CK_APB2/8
 563:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV12: ADC prescaler select CK_APB2/12
 564:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAPB2_DIV16: ADC prescaler select CK_APB2/16
 565:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAHB_DIV5: ADC prescaler select CK_AHB/5
 566:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAHB_DIV6: ADC prescaler select CK_AHB/6
 567:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAHB_DIV10: ADC prescaler select CK_AHB/10
 568:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CKADC_CKAHB_DIV20: ADC prescaler select CK_AHB/20
 569:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
 570:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
 571:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
 572:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_adc_clock_config(uint32_t adc_psc)
 573:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 1134              		.loc 1 573 0
 1135              		.cfi_startproc
 1136              		@ args = 0, pretend = 0, frame = 16
 1137              		@ frame_needed = 1, uses_anonymous_args = 0
 1138              		@ link register save eliminated.
 1139 0000 80B4     		push	{r7}
 1140              	.LCFI98:
 1141              		.cfi_def_cfa_offset 4
 1142              		.cfi_offset 7, -4
 1143 0002 85B0     		sub	sp, sp, #20
 1144              	.LCFI99:
 1145              		.cfi_def_cfa_offset 24
 1146 0004 00AF     		add	r7, sp, #0
 1147              	.LCFI100:
 1148              		.cfi_def_cfa_register 7
 1149 0006 7860     		str	r0, [r7, #4]
 574:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     uint32_t reg0,reg1;
 575:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 576:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* reset the ADCPSC bits */
 577:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg0 = RCU_CFG0;
 1150              		.loc 1 577 0
 1151 0008 2D4B     		ldr	r3, .L53
 1152 000a 1B68     		ldr	r3, [r3]
 1153 000c FB60     		str	r3, [r7, #12]
 578:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg0 &= ~(RCU_CFG0_ADCPSC_2 | RCU_CFG0_ADCPSC);
 1154              		.loc 1 578 0
 1155 000e FB68     		ldr	r3, [r7, #12]
 1156 0010 23F08053 		bic	r3, r3, #268435456
 1157 0014 23F44043 		bic	r3, r3, #49152
 1158 0018 FB60     		str	r3, [r7, #12]
 579:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg1 = RCU_CFG1;
 1159              		.loc 1 579 0
 1160 001a 2A4B     		ldr	r3, .L53+4
 1161 001c 1B68     		ldr	r3, [r3]
 1162 001e BB60     		str	r3, [r7, #8]
 580:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg1 &= ~RCU_CFG1_ADCPSC_3;
 1163              		.loc 1 580 0
 1164 0020 BB68     		ldr	r3, [r7, #8]
 1165 0022 23F00053 		bic	r3, r3, #536870912
 1166 0026 BB60     		str	r3, [r7, #8]
 581:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 31


 582:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* set the ADC prescaler factor */
 583:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     switch(adc_psc){
 1167              		.loc 1 583 0
 1168 0028 7B68     		ldr	r3, [r7, #4]
 1169 002a 0B2B     		cmp	r3, #11
 1170 002c 3AD8     		bhi	.L52
 1171 002e 01A2     		adr	r2, .L48
 1172 0030 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 1173              		.p2align 2
 1174              	.L48:
 1175 0034 65000000 		.word	.L47+1
 1176 0038 65000000 		.word	.L47+1
 1177 003c 65000000 		.word	.L47+1
 1178 0040 65000000 		.word	.L47+1
 1179 0044 A5000000 		.word	.L52+1
 1180 0048 71000000 		.word	.L49+1
 1181 004c A5000000 		.word	.L52+1
 1182 0050 71000000 		.word	.L49+1
 1183 0054 89000000 		.word	.L50+1
 1184 0058 89000000 		.word	.L50+1
 1185 005c 89000000 		.word	.L50+1
 1186 0060 89000000 		.word	.L50+1
 1187              		.p2align 1
 1188              	.L47:
 584:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV2:
 585:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV4:
 586:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV6:
 587:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV8:
 588:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             reg0 |= (adc_psc << RCU_ADC_PSC_OFFSET);
 1189              		.loc 1 588 0
 1190 0064 7B68     		ldr	r3, [r7, #4]
 1191 0066 9B03     		lsls	r3, r3, #14
 1192 0068 FA68     		ldr	r2, [r7, #12]
 1193 006a 1343     		orrs	r3, r3, r2
 1194 006c FB60     		str	r3, [r7, #12]
 589:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             break;
 1195              		.loc 1 589 0
 1196 006e 1AE0     		b	.L51
 1197              	.L49:
 590:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 591:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV12:
 592:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         case RCU_CKADC_CKAPB2_DIV16:
 593:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             adc_psc &= ~BIT(2);
 1198              		.loc 1 593 0
 1199 0070 7B68     		ldr	r3, [r7, #4]
 1200 0072 23F00403 		bic	r3, r3, #4
 1201 0076 7B60     		str	r3, [r7, #4]
 594:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             reg0 |= ((adc_psc << RCU_ADC_PSC_OFFSET) | RCU_CFG0_ADCPSC_2);
 1202              		.loc 1 594 0
 1203 0078 7B68     		ldr	r3, [r7, #4]
 1204 007a 9A03     		lsls	r2, r3, #14
 1205 007c FB68     		ldr	r3, [r7, #12]
 1206 007e 1343     		orrs	r3, r3, r2
 1207 0080 43F08053 		orr	r3, r3, #268435456
 1208 0084 FB60     		str	r3, [r7, #12]
 595:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             break;
 1209              		.loc 1 595 0
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 32


 1210 0086 0EE0     		b	.L51
 1211              	.L50:
 596:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 597:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         case RCU_CKADC_CKAHB_DIV5:
 598:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         case RCU_CKADC_CKAHB_DIV6:
 599:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         case RCU_CKADC_CKAHB_DIV10:
 600:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         case RCU_CKADC_CKAHB_DIV20:
 601:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             adc_psc &= ~BITS(2,3);
 1212              		.loc 1 601 0
 1213 0088 7B68     		ldr	r3, [r7, #4]
 1214 008a 23F00C03 		bic	r3, r3, #12
 1215 008e 7B60     		str	r3, [r7, #4]
 602:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             reg0 |= (adc_psc << RCU_ADC_PSC_OFFSET);
 1216              		.loc 1 602 0
 1217 0090 7B68     		ldr	r3, [r7, #4]
 1218 0092 9B03     		lsls	r3, r3, #14
 1219 0094 FA68     		ldr	r2, [r7, #12]
 1220 0096 1343     		orrs	r3, r3, r2
 1221 0098 FB60     		str	r3, [r7, #12]
 603:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             reg1 |= RCU_CFG1_ADCPSC_3;
 1222              		.loc 1 603 0
 1223 009a BB68     		ldr	r3, [r7, #8]
 1224 009c 43F00053 		orr	r3, r3, #536870912
 1225 00a0 BB60     		str	r3, [r7, #8]
 604:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             break;
 1226              		.loc 1 604 0
 1227 00a2 00E0     		b	.L51
 1228              	.L52:
 605:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****          
 606:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         default:
 607:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             break;
 1229              		.loc 1 607 0
 1230 00a4 00BF     		nop
 1231              	.L51:
 608:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     }
 609:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 610:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* set the register */
 611:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_CFG0 = reg0;
 1232              		.loc 1 611 0
 1233 00a6 064A     		ldr	r2, .L53
 1234 00a8 FB68     		ldr	r3, [r7, #12]
 1235 00aa 1360     		str	r3, [r2]
 612:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_CFG1 = reg1;
 1236              		.loc 1 612 0
 1237 00ac 054A     		ldr	r2, .L53+4
 1238 00ae BB68     		ldr	r3, [r7, #8]
 1239 00b0 1360     		str	r3, [r2]
 613:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 1240              		.loc 1 613 0
 1241 00b2 00BF     		nop
 1242 00b4 1437     		adds	r7, r7, #20
 1243              	.LCFI101:
 1244              		.cfi_def_cfa_offset 4
 1245 00b6 BD46     		mov	sp, r7
 1246              	.LCFI102:
 1247              		.cfi_def_cfa_register 13
 1248              		@ sp needed
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 33


 1249 00b8 5DF8047B 		ldr	r7, [sp], #4
 1250              	.LCFI103:
 1251              		.cfi_restore 7
 1252              		.cfi_def_cfa_offset 0
 1253 00bc 7047     		bx	lr
 1254              	.L54:
 1255 00be 00BF     		.align	2
 1256              	.L53:
 1257 00c0 04100240 		.word	1073876996
 1258 00c4 2C100240 		.word	1073877036
 1259              		.cfi_endproc
 1260              	.LFE134:
 1262              		.section	.text.rcu_usb_clock_config,"ax",%progbits
 1263              		.align	1
 1264              		.global	rcu_usb_clock_config
 1265              		.syntax unified
 1266              		.thumb
 1267              		.thumb_func
 1268              		.fpu fpv4-sp-d16
 1270              	rcu_usb_clock_config:
 1271              	.LFB135:
 614:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 615:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
 616:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      configure the USBD/USBFS prescaler factor
 617:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  usb_psc: USB prescaler factor
 618:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 619:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV1_5: USBD/USBFS prescaler select CK_PLL/1.5
 620:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV1: USBD/USBFS prescaler select CK_PLL/1
 621:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV2_5: USBD/USBFS prescaler select CK_PLL/2.5
 622:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV2: USBD/USBFS prescaler select CK_PLL/2
 623:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV3: USBD/USBFS prescaler select CK_PLL/3
 624:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV3_5: USBD/USBFS prescaler select CK_PLL/3.5
 625:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CKUSB_CKPLL_DIV4: USBD/USBFS prescaler select CK_PLL/4
 626:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
 627:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
 628:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
 629:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_usb_clock_config(uint32_t usb_psc)
 630:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 1272              		.loc 1 630 0
 1273              		.cfi_startproc
 1274              		@ args = 0, pretend = 0, frame = 16
 1275              		@ frame_needed = 1, uses_anonymous_args = 0
 1276              		@ link register save eliminated.
 1277 0000 80B4     		push	{r7}
 1278              	.LCFI104:
 1279              		.cfi_def_cfa_offset 4
 1280              		.cfi_offset 7, -4
 1281 0002 85B0     		sub	sp, sp, #20
 1282              	.LCFI105:
 1283              		.cfi_def_cfa_offset 24
 1284 0004 00AF     		add	r7, sp, #0
 1285              	.LCFI106:
 1286              		.cfi_def_cfa_register 7
 1287 0006 7860     		str	r0, [r7, #4]
 631:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     uint32_t reg;
 632:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     
 633:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg = RCU_CFG0;
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 34


 1288              		.loc 1 633 0
 1289 0008 084B     		ldr	r3, .L56
 1290 000a 1B68     		ldr	r3, [r3]
 1291 000c FB60     		str	r3, [r7, #12]
 634:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 635:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* configure the USBD/USBFS prescaler factor */
 636:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
 637:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_USBDPSC;
 1292              		.loc 1 637 0
 1293 000e FB68     		ldr	r3, [r7, #12]
 1294 0010 23F44003 		bic	r3, r3, #12582912
 1295 0014 FB60     		str	r3, [r7, #12]
 638:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
 639:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg &= ~RCU_CFG0_USBFSPSC;
 640:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #endif /* GD32F30X_HD and GD32F30X_XD */
 641:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 642:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_CFG0 = (reg | usb_psc);
 1296              		.loc 1 642 0
 1297 0016 0549     		ldr	r1, .L56
 1298 0018 FA68     		ldr	r2, [r7, #12]
 1299 001a 7B68     		ldr	r3, [r7, #4]
 1300 001c 1343     		orrs	r3, r3, r2
 1301 001e 0B60     		str	r3, [r1]
 643:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 1302              		.loc 1 643 0
 1303 0020 00BF     		nop
 1304 0022 1437     		adds	r7, r7, #20
 1305              	.LCFI107:
 1306              		.cfi_def_cfa_offset 4
 1307 0024 BD46     		mov	sp, r7
 1308              	.LCFI108:
 1309              		.cfi_def_cfa_register 13
 1310              		@ sp needed
 1311 0026 5DF8047B 		ldr	r7, [sp], #4
 1312              	.LCFI109:
 1313              		.cfi_restore 7
 1314              		.cfi_def_cfa_offset 0
 1315 002a 7047     		bx	lr
 1316              	.L57:
 1317              		.align	2
 1318              	.L56:
 1319 002c 04100240 		.word	1073876996
 1320              		.cfi_endproc
 1321              	.LFE135:
 1323              		.section	.text.rcu_rtc_clock_config,"ax",%progbits
 1324              		.align	1
 1325              		.global	rcu_rtc_clock_config
 1326              		.syntax unified
 1327              		.thumb
 1328              		.thumb_func
 1329              		.fpu fpv4-sp-d16
 1331              	rcu_rtc_clock_config:
 1332              	.LFB136:
 644:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 645:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
 646:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      configure the RTC clock source selection
 647:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  rtc_clock_source: RTC clock source selection
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 35


 648:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 649:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_RTCSRC_NONE: no clock selected
 650:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_RTCSRC_LXTAL: CK_LXTAL selected as RTC source clock
 651:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_RTCSRC_IRC40K: CK_IRC40K selected as RTC source clock
 652:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_RTCSRC_HXTAL_DIV_128: CK_HXTAL/128 selected as RTC source clock
 653:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
 654:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
 655:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
 656:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_rtc_clock_config(uint32_t rtc_clock_source)
 657:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 1333              		.loc 1 657 0
 1334              		.cfi_startproc
 1335              		@ args = 0, pretend = 0, frame = 16
 1336              		@ frame_needed = 1, uses_anonymous_args = 0
 1337              		@ link register save eliminated.
 1338 0000 80B4     		push	{r7}
 1339              	.LCFI110:
 1340              		.cfi_def_cfa_offset 4
 1341              		.cfi_offset 7, -4
 1342 0002 85B0     		sub	sp, sp, #20
 1343              	.LCFI111:
 1344              		.cfi_def_cfa_offset 24
 1345 0004 00AF     		add	r7, sp, #0
 1346              	.LCFI112:
 1347              		.cfi_def_cfa_register 7
 1348 0006 7860     		str	r0, [r7, #4]
 658:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     uint32_t reg;
 659:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     
 660:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg = RCU_BDCTL; 
 1349              		.loc 1 660 0
 1350 0008 084B     		ldr	r3, .L59
 1351 000a 1B68     		ldr	r3, [r3]
 1352 000c FB60     		str	r3, [r7, #12]
 661:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* reset the RTCSRC bits and set according to rtc_clock_source */
 662:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg &= ~RCU_BDCTL_RTCSRC;
 1353              		.loc 1 662 0
 1354 000e FB68     		ldr	r3, [r7, #12]
 1355 0010 23F44073 		bic	r3, r3, #768
 1356 0014 FB60     		str	r3, [r7, #12]
 663:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_BDCTL = (reg | rtc_clock_source);
 1357              		.loc 1 663 0
 1358 0016 0549     		ldr	r1, .L59
 1359 0018 FA68     		ldr	r2, [r7, #12]
 1360 001a 7B68     		ldr	r3, [r7, #4]
 1361 001c 1343     		orrs	r3, r3, r2
 1362 001e 0B60     		str	r3, [r1]
 664:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 1363              		.loc 1 664 0
 1364 0020 00BF     		nop
 1365 0022 1437     		adds	r7, r7, #20
 1366              	.LCFI113:
 1367              		.cfi_def_cfa_offset 4
 1368 0024 BD46     		mov	sp, r7
 1369              	.LCFI114:
 1370              		.cfi_def_cfa_register 13
 1371              		@ sp needed
 1372 0026 5DF8047B 		ldr	r7, [sp], #4
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 36


 1373              	.LCFI115:
 1374              		.cfi_restore 7
 1375              		.cfi_def_cfa_offset 0
 1376 002a 7047     		bx	lr
 1377              	.L60:
 1378              		.align	2
 1379              	.L59:
 1380 002c 20100240 		.word	1073877024
 1381              		.cfi_endproc
 1382              	.LFE136:
 1384              		.section	.text.rcu_ck48m_clock_config,"ax",%progbits
 1385              		.align	1
 1386              		.global	rcu_ck48m_clock_config
 1387              		.syntax unified
 1388              		.thumb
 1389              		.thumb_func
 1390              		.fpu fpv4-sp-d16
 1392              	rcu_ck48m_clock_config:
 1393              	.LFB137:
 665:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 666:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #ifdef GD32F30X_CL
 667:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
 668:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      configure the I2S1 clock source selection
 669:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  i2s_clock_source: I2S1 clock source selection
 670:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 671:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_I2S1SRC_CKSYS: System clock selected as I2S1 source clock
 672:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_I2S1SRC_CKPLL2_MUL2: CK_PLL2x2 selected as I2S1 source clock
 673:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
 674:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
 675:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
 676:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_i2s1_clock_config(uint32_t i2s_clock_source)
 677:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 678:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     uint32_t reg;
 679:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     
 680:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg = RCU_CFG1; 
 681:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* reset the I2S1SEL bit and set according to i2s_clock_source */
 682:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg &= ~RCU_CFG1_I2S1SEL;
 683:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_CFG1 = (reg | i2s_clock_source);
 684:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 685:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 686:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
 687:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      configure the I2S2 clock source selection
 688:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  i2s_clock_source: I2S2 clock source selection
 689:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 690:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_I2S2SRC_CKSYS: system clock selected as I2S2 source clock
 691:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_I2S2SRC_CKPLL2_MUL2: CK_PLL2x2 selected as I2S2 source clock
 692:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
 693:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
 694:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
 695:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_i2s2_clock_config(uint32_t i2s_clock_source)
 696:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 697:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     uint32_t reg;
 698:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     
 699:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg = RCU_CFG1; 
 700:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* reset the I2S2SEL bit and set according to i2s_clock_source */
 701:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg &= ~RCU_CFG1_I2S2SEL;
 702:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_CFG1 = (reg | i2s_clock_source);
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 37


 703:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 704:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #endif /* GD32F30X_CL */
 705:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 706:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
 707:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      configure the CK48M clock source selection
 708:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  ck48m_clock_source: CK48M clock source selection
 709:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 710:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CK48MSRC_CKPLL: CK_PLL selected as CK48M source clock
 711:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_CK48MSRC_IRC48M: CK_IRC48M selected as CK48M source clock
 712:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
 713:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
 714:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
 715:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_ck48m_clock_config(uint32_t ck48m_clock_source)
 716:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 1394              		.loc 1 716 0
 1395              		.cfi_startproc
 1396              		@ args = 0, pretend = 0, frame = 16
 1397              		@ frame_needed = 1, uses_anonymous_args = 0
 1398              		@ link register save eliminated.
 1399 0000 80B4     		push	{r7}
 1400              	.LCFI116:
 1401              		.cfi_def_cfa_offset 4
 1402              		.cfi_offset 7, -4
 1403 0002 85B0     		sub	sp, sp, #20
 1404              	.LCFI117:
 1405              		.cfi_def_cfa_offset 24
 1406 0004 00AF     		add	r7, sp, #0
 1407              	.LCFI118:
 1408              		.cfi_def_cfa_register 7
 1409 0006 7860     		str	r0, [r7, #4]
 717:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     uint32_t reg;
 718:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     
 719:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg = RCU_ADDCTL;
 1410              		.loc 1 719 0
 1411 0008 084B     		ldr	r3, .L62
 1412 000a 1B68     		ldr	r3, [r3]
 1413 000c FB60     		str	r3, [r7, #12]
 720:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* reset the CK48MSEL bit and set according to ck48m_clock_source */
 721:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg &= ~RCU_ADDCTL_CK48MSEL;
 1414              		.loc 1 721 0
 1415 000e FB68     		ldr	r3, [r7, #12]
 1416 0010 23F00103 		bic	r3, r3, #1
 1417 0014 FB60     		str	r3, [r7, #12]
 722:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_ADDCTL = (reg | ck48m_clock_source);
 1418              		.loc 1 722 0
 1419 0016 0549     		ldr	r1, .L62
 1420 0018 FA68     		ldr	r2, [r7, #12]
 1421 001a 7B68     		ldr	r3, [r7, #4]
 1422 001c 1343     		orrs	r3, r3, r2
 1423 001e 0B60     		str	r3, [r1]
 723:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 1424              		.loc 1 723 0
 1425 0020 00BF     		nop
 1426 0022 1437     		adds	r7, r7, #20
 1427              	.LCFI119:
 1428              		.cfi_def_cfa_offset 4
 1429 0024 BD46     		mov	sp, r7
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 38


 1430              	.LCFI120:
 1431              		.cfi_def_cfa_register 13
 1432              		@ sp needed
 1433 0026 5DF8047B 		ldr	r7, [sp], #4
 1434              	.LCFI121:
 1435              		.cfi_restore 7
 1436              		.cfi_def_cfa_offset 0
 1437 002a 7047     		bx	lr
 1438              	.L63:
 1439              		.align	2
 1440              	.L62:
 1441 002c C0100240 		.word	1073877184
 1442              		.cfi_endproc
 1443              	.LFE137:
 1445              		.section	.text.rcu_flag_get,"ax",%progbits
 1446              		.align	1
 1447              		.global	rcu_flag_get
 1448              		.syntax unified
 1449              		.thumb
 1450              		.thumb_func
 1451              		.fpu fpv4-sp-d16
 1453              	rcu_flag_get:
 1454              	.LFB138:
 724:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 725:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
 726:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      get the clock stabilization and periphral reset flags
 727:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  flag: the clock stabilization and periphral reset flags, refer to rcu_flag_enum
 728:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 729:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_FLAG_IRC8MSTB: IRC8M stabilization flag
 730:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_FLAG_HXTALSTB: HXTAL stabilization flag
 731:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_FLAG_PLLSTB: PLL stabilization flag
 732:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_FLAG_PLL1STB: PLL1 stabilization flag(CL series only)
 733:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_FLAG_PLL2STB: PLL2 stabilization flag(CL series only)
 734:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_FLAG_LXTALSTB: LXTAL stabilization flag
 735:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_FLAG_IRC40KSTB: IRC40K stabilization flag
 736:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_FLAG_IRC48MSTB: IRC48M stabilization flag
 737:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_FLAG_EPRST: external PIN reset flag
 738:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_FLAG_PORRST: power reset flag
 739:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_FLAG_SWRST: software reset flag
 740:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_FLAG_FWDGTRST: free watchdog timer reset flag
 741:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_FLAG_WWDGTRST: window watchdog timer reset flag
 742:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_FLAG_LPRST: low-power reset flag
 743:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
 744:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
 745:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
 746:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** FlagStatus rcu_flag_get(rcu_flag_enum flag)
 747:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 1455              		.loc 1 747 0
 1456              		.cfi_startproc
 1457              		@ args = 0, pretend = 0, frame = 8
 1458              		@ frame_needed = 1, uses_anonymous_args = 0
 1459              		@ link register save eliminated.
 1460 0000 80B4     		push	{r7}
 1461              	.LCFI122:
 1462              		.cfi_def_cfa_offset 4
 1463              		.cfi_offset 7, -4
 1464 0002 83B0     		sub	sp, sp, #12
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 39


 1465              	.LCFI123:
 1466              		.cfi_def_cfa_offset 16
 1467 0004 00AF     		add	r7, sp, #0
 1468              	.LCFI124:
 1469              		.cfi_def_cfa_register 7
 1470 0006 0346     		mov	r3, r0
 1471 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 748:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* get the rcu flag */
 749:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     if(RESET != (RCU_REG_VAL(flag) & BIT(RCU_BIT_POS(flag)))){
 1472              		.loc 1 749 0
 1473 000a FB88     		ldrh	r3, [r7, #6]
 1474 000c 9B09     		lsrs	r3, r3, #6
 1475 000e 9BB2     		uxth	r3, r3
 1476 0010 03F18043 		add	r3, r3, #1073741824
 1477 0014 03F50433 		add	r3, r3, #135168
 1478 0018 1A68     		ldr	r2, [r3]
 1479 001a FB88     		ldrh	r3, [r7, #6]
 1480 001c 03F01F03 		and	r3, r3, #31
 1481 0020 22FA03F3 		lsr	r3, r2, r3
 1482 0024 03F00103 		and	r3, r3, #1
 1483 0028 002B     		cmp	r3, #0
 1484 002a 01D0     		beq	.L65
 750:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         return SET;
 1485              		.loc 1 750 0
 1486 002c 0123     		movs	r3, #1
 1487 002e 00E0     		b	.L66
 1488              	.L65:
 751:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     }else{
 752:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         return RESET;
 1489              		.loc 1 752 0
 1490 0030 0023     		movs	r3, #0
 1491              	.L66:
 753:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     }
 754:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 1492              		.loc 1 754 0
 1493 0032 1846     		mov	r0, r3
 1494 0034 0C37     		adds	r7, r7, #12
 1495              	.LCFI125:
 1496              		.cfi_def_cfa_offset 4
 1497 0036 BD46     		mov	sp, r7
 1498              	.LCFI126:
 1499              		.cfi_def_cfa_register 13
 1500              		@ sp needed
 1501 0038 5DF8047B 		ldr	r7, [sp], #4
 1502              	.LCFI127:
 1503              		.cfi_restore 7
 1504              		.cfi_def_cfa_offset 0
 1505 003c 7047     		bx	lr
 1506              		.cfi_endproc
 1507              	.LFE138:
 1509              		.section	.text.rcu_all_reset_flag_clear,"ax",%progbits
 1510              		.align	1
 1511              		.global	rcu_all_reset_flag_clear
 1512              		.syntax unified
 1513              		.thumb
 1514              		.thumb_func
 1515              		.fpu fpv4-sp-d16
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 40


 1517              	rcu_all_reset_flag_clear:
 1518              	.LFB139:
 755:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 756:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
 757:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      clear all the reset flag
 758:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  none
 759:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
 760:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
 761:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
 762:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_all_reset_flag_clear(void)
 763:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 1519              		.loc 1 763 0
 1520              		.cfi_startproc
 1521              		@ args = 0, pretend = 0, frame = 0
 1522              		@ frame_needed = 1, uses_anonymous_args = 0
 1523              		@ link register save eliminated.
 1524 0000 80B4     		push	{r7}
 1525              	.LCFI128:
 1526              		.cfi_def_cfa_offset 4
 1527              		.cfi_offset 7, -4
 1528 0002 00AF     		add	r7, sp, #0
 1529              	.LCFI129:
 1530              		.cfi_def_cfa_register 7
 764:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_RSTSCK |= RCU_RSTSCK_RSTFC;
 1531              		.loc 1 764 0
 1532 0004 054B     		ldr	r3, .L68
 1533 0006 1B68     		ldr	r3, [r3]
 1534 0008 044A     		ldr	r2, .L68
 1535 000a 43F08073 		orr	r3, r3, #16777216
 1536 000e 1360     		str	r3, [r2]
 765:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 1537              		.loc 1 765 0
 1538 0010 00BF     		nop
 1539 0012 BD46     		mov	sp, r7
 1540              	.LCFI130:
 1541              		.cfi_def_cfa_register 13
 1542              		@ sp needed
 1543 0014 5DF8047B 		ldr	r7, [sp], #4
 1544              	.LCFI131:
 1545              		.cfi_restore 7
 1546              		.cfi_def_cfa_offset 0
 1547 0018 7047     		bx	lr
 1548              	.L69:
 1549 001a 00BF     		.align	2
 1550              	.L68:
 1551 001c 24100240 		.word	1073877028
 1552              		.cfi_endproc
 1553              	.LFE139:
 1555              		.section	.text.rcu_interrupt_flag_get,"ax",%progbits
 1556              		.align	1
 1557              		.global	rcu_interrupt_flag_get
 1558              		.syntax unified
 1559              		.thumb
 1560              		.thumb_func
 1561              		.fpu fpv4-sp-d16
 1563              	rcu_interrupt_flag_get:
 1564              	.LFB140:
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 41


 766:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 767:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
 768:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      get the clock stabilization interrupt and ckm flags
 769:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  int_flag: interrupt and ckm flags, refer to rcu_int_flag_enum
 770:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 771:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_IRC40KSTB: IRC40K stabilization interrupt flag
 772:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_LXTALSTB: LXTAL stabilization interrupt flag
 773:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_IRC8MSTB: IRC8M stabilization interrupt flag
 774:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_HXTALSTB: HXTAL stabilization interrupt flag
 775:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_PLLSTB: PLL stabilization interrupt flag
 776:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_PLL1STB: PLL1 stabilization interrupt flag(CL series only)
 777:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_PLL2STB: PLL2 stabilization interrupt flag(CL series only)
 778:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_CKM: HXTAL clock stuck interrupt flag
 779:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_IRC48MSTB: IRC48M stabilization interrupt flag
 780:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
 781:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     FlagStatus: SET or RESET
 782:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
 783:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** FlagStatus rcu_interrupt_flag_get(rcu_int_flag_enum int_flag)
 784:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 1565              		.loc 1 784 0
 1566              		.cfi_startproc
 1567              		@ args = 0, pretend = 0, frame = 8
 1568              		@ frame_needed = 1, uses_anonymous_args = 0
 1569              		@ link register save eliminated.
 1570 0000 80B4     		push	{r7}
 1571              	.LCFI132:
 1572              		.cfi_def_cfa_offset 4
 1573              		.cfi_offset 7, -4
 1574 0002 83B0     		sub	sp, sp, #12
 1575              	.LCFI133:
 1576              		.cfi_def_cfa_offset 16
 1577 0004 00AF     		add	r7, sp, #0
 1578              	.LCFI134:
 1579              		.cfi_def_cfa_register 7
 1580 0006 0346     		mov	r3, r0
 1581 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 785:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* get the rcu interrupt flag */
 786:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     if(RESET != (RCU_REG_VAL(int_flag) & BIT(RCU_BIT_POS(int_flag)))){
 1582              		.loc 1 786 0
 1583 000a FB88     		ldrh	r3, [r7, #6]
 1584 000c 9B09     		lsrs	r3, r3, #6
 1585 000e 9BB2     		uxth	r3, r3
 1586 0010 03F18043 		add	r3, r3, #1073741824
 1587 0014 03F50433 		add	r3, r3, #135168
 1588 0018 1A68     		ldr	r2, [r3]
 1589 001a FB88     		ldrh	r3, [r7, #6]
 1590 001c 03F01F03 		and	r3, r3, #31
 1591 0020 22FA03F3 		lsr	r3, r2, r3
 1592 0024 03F00103 		and	r3, r3, #1
 1593 0028 002B     		cmp	r3, #0
 1594 002a 01D0     		beq	.L71
 787:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         return SET;
 1595              		.loc 1 787 0
 1596 002c 0123     		movs	r3, #1
 1597 002e 00E0     		b	.L72
 1598              	.L71:
 788:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     }else{
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 42


 789:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         return RESET;
 1599              		.loc 1 789 0
 1600 0030 0023     		movs	r3, #0
 1601              	.L72:
 790:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     }
 791:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 1602              		.loc 1 791 0
 1603 0032 1846     		mov	r0, r3
 1604 0034 0C37     		adds	r7, r7, #12
 1605              	.LCFI135:
 1606              		.cfi_def_cfa_offset 4
 1607 0036 BD46     		mov	sp, r7
 1608              	.LCFI136:
 1609              		.cfi_def_cfa_register 13
 1610              		@ sp needed
 1611 0038 5DF8047B 		ldr	r7, [sp], #4
 1612              	.LCFI137:
 1613              		.cfi_restore 7
 1614              		.cfi_def_cfa_offset 0
 1615 003c 7047     		bx	lr
 1616              		.cfi_endproc
 1617              	.LFE140:
 1619              		.section	.text.rcu_interrupt_flag_clear,"ax",%progbits
 1620              		.align	1
 1621              		.global	rcu_interrupt_flag_clear
 1622              		.syntax unified
 1623              		.thumb
 1624              		.thumb_func
 1625              		.fpu fpv4-sp-d16
 1627              	rcu_interrupt_flag_clear:
 1628              	.LFB141:
 792:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 793:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
 794:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      clear the interrupt flags
 795:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  int_flag: clock stabilization and stuck interrupt flags clear, refer to rcu_int_fla
 796:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 797:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_IRC40KSTB_CLR: IRC40K stabilization interrupt flag clear
 798:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_LXTALSTB_CLR: LXTAL stabilization interrupt flag clear
 799:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_IRC8MSTB_CLR: IRC8M stabilization interrupt flag clear
 800:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_HXTALSTB_CLR: HXTAL stabilization interrupt flag clear
 801:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_PLLSTB_CLR: PLL stabilization interrupt flag clear
 802:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_PLL1STB_CLR: PLL1 stabilization interrupt flag clear(CL series only)
 803:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_PLL2STB_CLR: PLL2 stabilization interrupt flag clear(CL series only)
 804:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_CKM_CLR: clock stuck interrupt flag clear
 805:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_INT_FLAG_IRC48MSTB_CLR: IRC48M stabilization interrupt flag clear
 806:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
 807:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
 808:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
 809:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_interrupt_flag_clear(rcu_int_flag_clear_enum int_flag)
 810:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 1629              		.loc 1 810 0
 1630              		.cfi_startproc
 1631              		@ args = 0, pretend = 0, frame = 8
 1632              		@ frame_needed = 1, uses_anonymous_args = 0
 1633              		@ link register save eliminated.
 1634 0000 80B4     		push	{r7}
 1635              	.LCFI138:
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 43


 1636              		.cfi_def_cfa_offset 4
 1637              		.cfi_offset 7, -4
 1638 0002 83B0     		sub	sp, sp, #12
 1639              	.LCFI139:
 1640              		.cfi_def_cfa_offset 16
 1641 0004 00AF     		add	r7, sp, #0
 1642              	.LCFI140:
 1643              		.cfi_def_cfa_register 7
 1644 0006 0346     		mov	r3, r0
 1645 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 811:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_REG_VAL(int_flag) |= BIT(RCU_BIT_POS(int_flag));
 1646              		.loc 1 811 0
 1647 000a FB88     		ldrh	r3, [r7, #6]
 1648 000c 9B09     		lsrs	r3, r3, #6
 1649 000e 9BB2     		uxth	r3, r3
 1650 0010 03F18043 		add	r3, r3, #1073741824
 1651 0014 03F50433 		add	r3, r3, #135168
 1652 0018 1968     		ldr	r1, [r3]
 1653 001a FB88     		ldrh	r3, [r7, #6]
 1654 001c 03F01F03 		and	r3, r3, #31
 1655 0020 0122     		movs	r2, #1
 1656 0022 9A40     		lsls	r2, r2, r3
 1657 0024 FB88     		ldrh	r3, [r7, #6]
 1658 0026 9B09     		lsrs	r3, r3, #6
 1659 0028 9BB2     		uxth	r3, r3
 1660 002a 03F18043 		add	r3, r3, #1073741824
 1661 002e 03F50433 		add	r3, r3, #135168
 1662 0032 1846     		mov	r0, r3
 1663 0034 41EA0203 		orr	r3, r1, r2
 1664 0038 0360     		str	r3, [r0]
 812:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 1665              		.loc 1 812 0
 1666 003a 00BF     		nop
 1667 003c 0C37     		adds	r7, r7, #12
 1668              	.LCFI141:
 1669              		.cfi_def_cfa_offset 4
 1670 003e BD46     		mov	sp, r7
 1671              	.LCFI142:
 1672              		.cfi_def_cfa_register 13
 1673              		@ sp needed
 1674 0040 5DF8047B 		ldr	r7, [sp], #4
 1675              	.LCFI143:
 1676              		.cfi_restore 7
 1677              		.cfi_def_cfa_offset 0
 1678 0044 7047     		bx	lr
 1679              		.cfi_endproc
 1680              	.LFE141:
 1682              		.section	.text.rcu_interrupt_enable,"ax",%progbits
 1683              		.align	1
 1684              		.global	rcu_interrupt_enable
 1685              		.syntax unified
 1686              		.thumb
 1687              		.thumb_func
 1688              		.fpu fpv4-sp-d16
 1690              	rcu_interrupt_enable:
 1691              	.LFB142:
 813:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 44


 814:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
 815:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      enable the stabilization interrupt
 816:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  interrupt clock stabilization interrupt, refer to rcu_int_enum
 817:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 818:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_INT_IRC40KSTB: IRC40K stabilization interrupt enable
 819:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_INT_LXTALSTB: LXTAL stabilization interrupt enable
 820:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_INT_IRC8MSTB: IRC8M stabilization interrupt enable
 821:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_INT_HXTALSTB: HXTAL stabilization interrupt enable
 822:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_INT_PLLSTB: PLL stabilization interrupt enable
 823:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_INT_PLL1STB: PLL1 stabilization interrupt enable(CL series only)
 824:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_INT_PLL2STB: PLL2 stabilization interrupt enable(CL series only)
 825:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_INT_IRC48MSTB: IRC48M stabilization interrupt enable
 826:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
 827:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
 828:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
 829:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_interrupt_enable(rcu_int_enum interrupt)
 830:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 1692              		.loc 1 830 0
 1693              		.cfi_startproc
 1694              		@ args = 0, pretend = 0, frame = 8
 1695              		@ frame_needed = 1, uses_anonymous_args = 0
 1696              		@ link register save eliminated.
 1697 0000 80B4     		push	{r7}
 1698              	.LCFI144:
 1699              		.cfi_def_cfa_offset 4
 1700              		.cfi_offset 7, -4
 1701 0002 83B0     		sub	sp, sp, #12
 1702              	.LCFI145:
 1703              		.cfi_def_cfa_offset 16
 1704 0004 00AF     		add	r7, sp, #0
 1705              	.LCFI146:
 1706              		.cfi_def_cfa_register 7
 1707 0006 0346     		mov	r3, r0
 1708 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 831:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_REG_VAL(interrupt) |= BIT(RCU_BIT_POS(interrupt));
 1709              		.loc 1 831 0
 1710 000a FB88     		ldrh	r3, [r7, #6]
 1711 000c 9B09     		lsrs	r3, r3, #6
 1712 000e 9BB2     		uxth	r3, r3
 1713 0010 03F18043 		add	r3, r3, #1073741824
 1714 0014 03F50433 		add	r3, r3, #135168
 1715 0018 1968     		ldr	r1, [r3]
 1716 001a FB88     		ldrh	r3, [r7, #6]
 1717 001c 03F01F03 		and	r3, r3, #31
 1718 0020 0122     		movs	r2, #1
 1719 0022 9A40     		lsls	r2, r2, r3
 1720 0024 FB88     		ldrh	r3, [r7, #6]
 1721 0026 9B09     		lsrs	r3, r3, #6
 1722 0028 9BB2     		uxth	r3, r3
 1723 002a 03F18043 		add	r3, r3, #1073741824
 1724 002e 03F50433 		add	r3, r3, #135168
 1725 0032 1846     		mov	r0, r3
 1726 0034 41EA0203 		orr	r3, r1, r2
 1727 0038 0360     		str	r3, [r0]
 832:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 1728              		.loc 1 832 0
 1729 003a 00BF     		nop
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 45


 1730 003c 0C37     		adds	r7, r7, #12
 1731              	.LCFI147:
 1732              		.cfi_def_cfa_offset 4
 1733 003e BD46     		mov	sp, r7
 1734              	.LCFI148:
 1735              		.cfi_def_cfa_register 13
 1736              		@ sp needed
 1737 0040 5DF8047B 		ldr	r7, [sp], #4
 1738              	.LCFI149:
 1739              		.cfi_restore 7
 1740              		.cfi_def_cfa_offset 0
 1741 0044 7047     		bx	lr
 1742              		.cfi_endproc
 1743              	.LFE142:
 1745              		.section	.text.rcu_interrupt_disable,"ax",%progbits
 1746              		.align	1
 1747              		.global	rcu_interrupt_disable
 1748              		.syntax unified
 1749              		.thumb
 1750              		.thumb_func
 1751              		.fpu fpv4-sp-d16
 1753              	rcu_interrupt_disable:
 1754              	.LFB143:
 833:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 834:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
 835:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      disable the stabilization interrupt
 836:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  interrupt clock stabilization interrupt, refer to rcu_int_enum
 837:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 838:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_INT_IRC40KSTB: IRC40K stabilization interrupt enable
 839:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_INT_LXTALSTB: LXTAL stabilization interrupt enable
 840:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_INT_IRC8MSTB: IRC8M stabilization interrupt enable
 841:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_INT_HXTALSTB: HXTAL stabilization interrupt enable
 842:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_INT_PLLSTB: PLL stabilization interrupt enable
 843:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_INT_PLL1STB: PLL1 stabilization interrupt enable(CL series only)
 844:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_INT_PLL2STB: PLL2 stabilization interrupt enable(CL series only)
 845:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_INT_IRC48MSTB: IRC48M stabilization interrupt enable
 846:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
 847:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
 848:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
 849:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_interrupt_disable(rcu_int_enum interrupt)
 850:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 1755              		.loc 1 850 0
 1756              		.cfi_startproc
 1757              		@ args = 0, pretend = 0, frame = 8
 1758              		@ frame_needed = 1, uses_anonymous_args = 0
 1759              		@ link register save eliminated.
 1760 0000 80B4     		push	{r7}
 1761              	.LCFI150:
 1762              		.cfi_def_cfa_offset 4
 1763              		.cfi_offset 7, -4
 1764 0002 83B0     		sub	sp, sp, #12
 1765              	.LCFI151:
 1766              		.cfi_def_cfa_offset 16
 1767 0004 00AF     		add	r7, sp, #0
 1768              	.LCFI152:
 1769              		.cfi_def_cfa_register 7
 1770 0006 0346     		mov	r3, r0
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 46


 1771 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 851:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_REG_VAL(interrupt) &= ~BIT(RCU_BIT_POS(interrupt));
 1772              		.loc 1 851 0
 1773 000a FB88     		ldrh	r3, [r7, #6]
 1774 000c 9B09     		lsrs	r3, r3, #6
 1775 000e 9BB2     		uxth	r3, r3
 1776 0010 03F18043 		add	r3, r3, #1073741824
 1777 0014 03F50433 		add	r3, r3, #135168
 1778 0018 1968     		ldr	r1, [r3]
 1779 001a FB88     		ldrh	r3, [r7, #6]
 1780 001c 03F01F03 		and	r3, r3, #31
 1781 0020 0122     		movs	r2, #1
 1782 0022 02FA03F3 		lsl	r3, r2, r3
 1783 0026 DA43     		mvns	r2, r3
 1784 0028 FB88     		ldrh	r3, [r7, #6]
 1785 002a 9B09     		lsrs	r3, r3, #6
 1786 002c 9BB2     		uxth	r3, r3
 1787 002e 03F18043 		add	r3, r3, #1073741824
 1788 0032 03F50433 		add	r3, r3, #135168
 1789 0036 1846     		mov	r0, r3
 1790 0038 01EA0203 		and	r3, r1, r2
 1791 003c 0360     		str	r3, [r0]
 852:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 1792              		.loc 1 852 0
 1793 003e 00BF     		nop
 1794 0040 0C37     		adds	r7, r7, #12
 1795              	.LCFI153:
 1796              		.cfi_def_cfa_offset 4
 1797 0042 BD46     		mov	sp, r7
 1798              	.LCFI154:
 1799              		.cfi_def_cfa_register 13
 1800              		@ sp needed
 1801 0044 5DF8047B 		ldr	r7, [sp], #4
 1802              	.LCFI155:
 1803              		.cfi_restore 7
 1804              		.cfi_def_cfa_offset 0
 1805 0048 7047     		bx	lr
 1806              		.cfi_endproc
 1807              	.LFE143:
 1809              		.section	.text.rcu_lxtal_drive_capability_config,"ax",%progbits
 1810              		.align	1
 1811              		.global	rcu_lxtal_drive_capability_config
 1812              		.syntax unified
 1813              		.thumb
 1814              		.thumb_func
 1815              		.fpu fpv4-sp-d16
 1817              	rcu_lxtal_drive_capability_config:
 1818              	.LFB144:
 853:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 854:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
 855:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      configure the LXTAL drive capability
 856:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  lxtal_dricap: drive capability of LXTAL
 857:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 858:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_LXTAL_LOWDRI: lower driving capability
 859:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_LXTAL_MED_LOWDRI: medium low driving capability
 860:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_LXTAL_MED_HIGHDRI: medium high driving capability
 861:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_LXTAL_HIGHDRI: higher driving capability
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 47


 862:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
 863:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
 864:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
 865:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_lxtal_drive_capability_config(uint32_t lxtal_dricap)
 866:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 1819              		.loc 1 866 0
 1820              		.cfi_startproc
 1821              		@ args = 0, pretend = 0, frame = 16
 1822              		@ frame_needed = 1, uses_anonymous_args = 0
 1823              		@ link register save eliminated.
 1824 0000 80B4     		push	{r7}
 1825              	.LCFI156:
 1826              		.cfi_def_cfa_offset 4
 1827              		.cfi_offset 7, -4
 1828 0002 85B0     		sub	sp, sp, #20
 1829              	.LCFI157:
 1830              		.cfi_def_cfa_offset 24
 1831 0004 00AF     		add	r7, sp, #0
 1832              	.LCFI158:
 1833              		.cfi_def_cfa_register 7
 1834 0006 7860     		str	r0, [r7, #4]
 867:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     uint32_t reg;
 868:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     
 869:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg = RCU_BDCTL;
 1835              		.loc 1 869 0
 1836 0008 084B     		ldr	r3, .L77
 1837 000a 1B68     		ldr	r3, [r3]
 1838 000c FB60     		str	r3, [r7, #12]
 870:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     
 871:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* reset the LXTALDRI bits and set according to lxtal_dricap */
 872:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg &= ~RCU_BDCTL_LXTALDRI;
 1839              		.loc 1 872 0
 1840 000e FB68     		ldr	r3, [r7, #12]
 1841 0010 23F01803 		bic	r3, r3, #24
 1842 0014 FB60     		str	r3, [r7, #12]
 873:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_BDCTL = (reg | lxtal_dricap);
 1843              		.loc 1 873 0
 1844 0016 0549     		ldr	r1, .L77
 1845 0018 FA68     		ldr	r2, [r7, #12]
 1846 001a 7B68     		ldr	r3, [r7, #4]
 1847 001c 1343     		orrs	r3, r3, r2
 1848 001e 0B60     		str	r3, [r1]
 874:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 1849              		.loc 1 874 0
 1850 0020 00BF     		nop
 1851 0022 1437     		adds	r7, r7, #20
 1852              	.LCFI159:
 1853              		.cfi_def_cfa_offset 4
 1854 0024 BD46     		mov	sp, r7
 1855              	.LCFI160:
 1856              		.cfi_def_cfa_register 13
 1857              		@ sp needed
 1858 0026 5DF8047B 		ldr	r7, [sp], #4
 1859              	.LCFI161:
 1860              		.cfi_restore 7
 1861              		.cfi_def_cfa_offset 0
 1862 002a 7047     		bx	lr
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 48


 1863              	.L78:
 1864              		.align	2
 1865              	.L77:
 1866 002c 20100240 		.word	1073877024
 1867              		.cfi_endproc
 1868              	.LFE144:
 1870              		.section	.text.rcu_osci_stab_wait,"ax",%progbits
 1871              		.align	1
 1872              		.global	rcu_osci_stab_wait
 1873              		.syntax unified
 1874              		.thumb
 1875              		.thumb_func
 1876              		.fpu fpv4-sp-d16
 1878              	rcu_osci_stab_wait:
 1879              	.LFB145:
 875:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 876:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
 877:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      wait for oscillator stabilization flags is SET or oscillator startup is timeout
 878:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 879:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
 880:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
 881:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
 882:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_IRC8M: internal 8M RC oscillators(IRC8M)
 883:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_IRC48M: internal 48M RC oscillators(IRC48M)
 884:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_IRC40K: internal 40K RC oscillator(IRC40K)
 885:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_PLL_CK: phase locked loop(PLL)
 886:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_PLL1_CK: phase locked loop 1(CL series only)
 887:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_PLL2_CK: phase locked loop 2(CL series only)
 888:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
 889:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     ErrStatus: SUCCESS or ERROR
 890:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
 891:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** ErrStatus rcu_osci_stab_wait(rcu_osci_type_enum osci)
 892:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 1880              		.loc 1 892 0
 1881              		.cfi_startproc
 1882              		@ args = 0, pretend = 0, frame = 16
 1883              		@ frame_needed = 1, uses_anonymous_args = 0
 1884 0000 80B5     		push	{r7, lr}
 1885              	.LCFI162:
 1886              		.cfi_def_cfa_offset 8
 1887              		.cfi_offset 7, -8
 1888              		.cfi_offset 14, -4
 1889 0002 84B0     		sub	sp, sp, #16
 1890              	.LCFI163:
 1891              		.cfi_def_cfa_offset 24
 1892 0004 00AF     		add	r7, sp, #0
 1893              	.LCFI164:
 1894              		.cfi_def_cfa_register 7
 1895 0006 0346     		mov	r3, r0
 1896 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 893:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     uint32_t stb_cnt = 0U;
 1897              		.loc 1 893 0
 1898 000a 0023     		movs	r3, #0
 1899 000c FB60     		str	r3, [r7, #12]
 894:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     ErrStatus reval = ERROR;
 1900              		.loc 1 894 0
 1901 000e 0023     		movs	r3, #0
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 49


 1902 0010 FB72     		strb	r3, [r7, #11]
 895:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     FlagStatus osci_stat = RESET;
 1903              		.loc 1 895 0
 1904 0012 0023     		movs	r3, #0
 1905 0014 BB72     		strb	r3, [r7, #10]
 896:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     
 897:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     switch(osci){
 1906              		.loc 1 897 0
 1907 0016 FB88     		ldrh	r3, [r7, #6]
 1908 0018 182B     		cmp	r3, #24
 1909 001a 00F09B80 		beq	.L109
 1910 001e 182B     		cmp	r3, #24
 1911 0020 04DC     		bgt	.L82
 1912 0022 002B     		cmp	r3, #0
 1913 0024 4AD0     		beq	.L97
 1914 0026 102B     		cmp	r3, #16
 1915 0028 13D0     		beq	.L88
 898:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* wait HXTAL stable */
 899:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     case RCU_HXTAL:
 900:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         while((RESET == osci_stat) && (HXTAL_STARTUP_TIMEOUT != stb_cnt)){
 901:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 902:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             stb_cnt++;
 903:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         }
 904:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 905:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         /* check whether flag is set or not */
 906:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_HXTALSTB)){
 907:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             reval = SUCCESS;
 908:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         }
 909:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         break;
 910:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 911:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* wait LXTAL stable */
 912:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     case RCU_LXTAL:
 913:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         while((RESET == osci_stat) && (LXTAL_STARTUP_TIMEOUT != stb_cnt)){
 914:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 915:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             stb_cnt++;
 916:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         }
 917:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 918:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         /* check whether flag is set or not */
 919:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_LXTALSTB)){
 920:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             reval = SUCCESS;
 921:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         }
 922:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         break;
 923:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 924:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* wait IRC8M stable */
 925:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     case RCU_IRC8M:
 926:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         while((RESET == osci_stat) && (IRC8M_STARTUP_TIMEOUT != stb_cnt)){
 927:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 928:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             stb_cnt++;
 929:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         }
 930:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 931:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         /* check whether flag is set or not */
 932:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC8MSTB)){
 933:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             reval = SUCCESS;
 934:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         }
 935:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         break;
 936:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 937:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* wait IRC48M stable */
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 50


 938:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     case RCU_IRC48M:
 939:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 940:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 941:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             stb_cnt++;
 942:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         }
 943:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 944:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         /* check whether flag is set or not */
 945:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         if (RESET != rcu_flag_get(RCU_FLAG_IRC48MSTB)){
 946:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             reval = SUCCESS;
 947:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         }
 948:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         break;
 949:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 950:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* wait IRC40K stable */
 951:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     case RCU_IRC40K:
 952:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 953:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 954:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             stb_cnt++;
 955:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         }
 956:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 957:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         /* check whether flag is set or not */
 958:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC40KSTB)){
 959:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             reval = SUCCESS;
 960:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         }
 961:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         break;
 962:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 963:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* wait PLL stable */
 964:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     case RCU_PLL_CK:
 965:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 966:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 967:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             stb_cnt++;
 968:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         }
 969:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 970:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         /* check whether flag is set or not */
 971:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLLSTB)){
 972:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             reval = SUCCESS;
 973:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         }
 974:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         break;
 975:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 976:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #ifdef GD32F30X_CL
 977:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* wait PLL1 stable */
 978:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     case RCU_PLL1_CK:
 979:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 980:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLL1STB);
 981:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             stb_cnt++;
 982:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         }
 983:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 984:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         /* check whether flag is set or not */
 985:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLL1STB)){
 986:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             reval = SUCCESS;
 987:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         }
 988:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         break;
 989:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* wait PLL2 stable */
 990:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     case RCU_PLL2_CK:
 991:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 992:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLL2STB);
 993:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             stb_cnt++;
 994:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         }
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 51


 995:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 996:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         /* check whether flag is set or not */
 997:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLL2STB)){
 998:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             reval = SUCCESS;
 999:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         }
1000:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         break;
1001:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #endif /* GD32F30X_CL */
1002:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
1003:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     default:
1004:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         break;
 1916              		.loc 1 1004 0
 1917 002a AEE0     		b	.L92
 1918              	.L82:
 897:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* wait HXTAL stable */
 1919              		.loc 1 897 0
 1920 002c B3F5106F 		cmp	r3, #2304
 1921 0030 77D0     		beq	.L105
 1922 0032 43F21002 		movw	r2, #12304
 1923 0036 9342     		cmp	r3, r2
 1924 0038 59D0     		beq	.L101
 1925 003a B3F5006F 		cmp	r3, #2048
 1926 003e 23D0     		beq	.L93
 1927              		.loc 1 1004 0
 1928 0040 A3E0     		b	.L92
 1929              	.L90:
 901:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             stb_cnt++;
 1930              		.loc 1 901 0
 1931 0042 1120     		movs	r0, #17
 1932 0044 FFF7FEFF 		bl	rcu_flag_get
 1933 0048 0346     		mov	r3, r0
 1934 004a BB72     		strb	r3, [r7, #10]
 902:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         }
 1935              		.loc 1 902 0
 1936 004c FB68     		ldr	r3, [r7, #12]
 1937 004e 0133     		adds	r3, r3, #1
 1938 0050 FB60     		str	r3, [r7, #12]
 1939              	.L88:
 900:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1940              		.loc 1 900 0
 1941 0052 BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 1942 0054 002B     		cmp	r3, #0
 1943 0056 04D1     		bne	.L89
 900:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1944              		.loc 1 900 0 is_stmt 0 discriminator 1
 1945 0058 FB68     		ldr	r3, [r7, #12]
 1946 005a 4FF6FF72 		movw	r2, #65535
 1947 005e 9342     		cmp	r3, r2
 1948 0060 EFD1     		bne	.L90
 1949              	.L89:
 906:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             reval = SUCCESS;
 1950              		.loc 1 906 0 is_stmt 1
 1951 0062 1120     		movs	r0, #17
 1952 0064 FFF7FEFF 		bl	rcu_flag_get
 1953 0068 0346     		mov	r3, r0
 1954 006a 002B     		cmp	r3, #0
 1955 006c 00F08280 		beq	.L114
 907:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         }
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 52


 1956              		.loc 1 907 0
 1957 0070 0123     		movs	r3, #1
 1958 0072 FB72     		strb	r3, [r7, #11]
 909:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 1959              		.loc 1 909 0
 1960 0074 7EE0     		b	.L114
 1961              	.L95:
 914:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             stb_cnt++;
 1962              		.loc 1 914 0
 1963 0076 40F60100 		movw	r0, #2049
 1964 007a FFF7FEFF 		bl	rcu_flag_get
 1965 007e 0346     		mov	r3, r0
 1966 0080 BB72     		strb	r3, [r7, #10]
 915:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         }
 1967              		.loc 1 915 0
 1968 0082 FB68     		ldr	r3, [r7, #12]
 1969 0084 0133     		adds	r3, r3, #1
 1970 0086 FB60     		str	r3, [r7, #12]
 1971              	.L93:
 913:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1972              		.loc 1 913 0
 1973 0088 BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 1974 008a 002B     		cmp	r3, #0
 1975 008c 04D1     		bne	.L94
 913:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1976              		.loc 1 913 0 is_stmt 0 discriminator 1
 1977 008e FB68     		ldr	r3, [r7, #12]
 1978 0090 6FF07C42 		mvn	r2, #-67108864
 1979 0094 9342     		cmp	r3, r2
 1980 0096 EED1     		bne	.L95
 1981              	.L94:
 919:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             reval = SUCCESS;
 1982              		.loc 1 919 0 is_stmt 1
 1983 0098 40F60100 		movw	r0, #2049
 1984 009c FFF7FEFF 		bl	rcu_flag_get
 1985 00a0 0346     		mov	r3, r0
 1986 00a2 002B     		cmp	r3, #0
 1987 00a4 68D0     		beq	.L115
 920:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         }
 1988              		.loc 1 920 0
 1989 00a6 0123     		movs	r3, #1
 1990 00a8 FB72     		strb	r3, [r7, #11]
 922:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 1991              		.loc 1 922 0
 1992 00aa 65E0     		b	.L115
 1993              	.L99:
 927:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             stb_cnt++;
 1994              		.loc 1 927 0
 1995 00ac 0120     		movs	r0, #1
 1996 00ae FFF7FEFF 		bl	rcu_flag_get
 1997 00b2 0346     		mov	r3, r0
 1998 00b4 BB72     		strb	r3, [r7, #10]
 928:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         }
 1999              		.loc 1 928 0
 2000 00b6 FB68     		ldr	r3, [r7, #12]
 2001 00b8 0133     		adds	r3, r3, #1
 2002 00ba FB60     		str	r3, [r7, #12]
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 53


 2003              	.L97:
 926:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 2004              		.loc 1 926 0
 2005 00bc BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 2006 00be 002B     		cmp	r3, #0
 2007 00c0 03D1     		bne	.L98
 926:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 2008              		.loc 1 926 0 is_stmt 0 discriminator 1
 2009 00c2 FB68     		ldr	r3, [r7, #12]
 2010 00c4 B3F5A06F 		cmp	r3, #1280
 2011 00c8 F0D1     		bne	.L99
 2012              	.L98:
 932:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             reval = SUCCESS;
 2013              		.loc 1 932 0 is_stmt 1
 2014 00ca 0120     		movs	r0, #1
 2015 00cc FFF7FEFF 		bl	rcu_flag_get
 2016 00d0 0346     		mov	r3, r0
 2017 00d2 002B     		cmp	r3, #0
 2018 00d4 52D0     		beq	.L116
 933:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         }
 2019              		.loc 1 933 0
 2020 00d6 0123     		movs	r3, #1
 2021 00d8 FB72     		strb	r3, [r7, #11]
 935:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 2022              		.loc 1 935 0
 2023 00da 4FE0     		b	.L116
 2024              	.L103:
 940:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             stb_cnt++;
 2025              		.loc 1 940 0
 2026 00dc 43F21100 		movw	r0, #12305
 2027 00e0 FFF7FEFF 		bl	rcu_flag_get
 2028 00e4 0346     		mov	r3, r0
 2029 00e6 BB72     		strb	r3, [r7, #10]
 941:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         }
 2030              		.loc 1 941 0
 2031 00e8 FB68     		ldr	r3, [r7, #12]
 2032 00ea 0133     		adds	r3, r3, #1
 2033 00ec FB60     		str	r3, [r7, #12]
 2034              	.L101:
 939:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 2035              		.loc 1 939 0
 2036 00ee BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 2037 00f0 002B     		cmp	r3, #0
 2038 00f2 03D1     		bne	.L102
 939:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC48MSTB);
 2039              		.loc 1 939 0 is_stmt 0 discriminator 1
 2040 00f4 FB68     		ldr	r3, [r7, #12]
 2041 00f6 274A     		ldr	r2, .L120
 2042 00f8 9342     		cmp	r3, r2
 2043 00fa EFD1     		bne	.L103
 2044              	.L102:
 945:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             reval = SUCCESS;
 2045              		.loc 1 945 0 is_stmt 1
 2046 00fc 43F21100 		movw	r0, #12305
 2047 0100 FFF7FEFF 		bl	rcu_flag_get
 2048 0104 0346     		mov	r3, r0
 2049 0106 002B     		cmp	r3, #0
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 54


 2050 0108 3AD0     		beq	.L117
 946:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         }
 2051              		.loc 1 946 0
 2052 010a 0123     		movs	r3, #1
 2053 010c FB72     		strb	r3, [r7, #11]
 948:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 2054              		.loc 1 948 0
 2055 010e 37E0     		b	.L117
 2056              	.L107:
 953:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             stb_cnt++;
 2057              		.loc 1 953 0
 2058 0110 40F60110 		movw	r0, #2305
 2059 0114 FFF7FEFF 		bl	rcu_flag_get
 2060 0118 0346     		mov	r3, r0
 2061 011a BB72     		strb	r3, [r7, #10]
 954:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         }
 2062              		.loc 1 954 0
 2063 011c FB68     		ldr	r3, [r7, #12]
 2064 011e 0133     		adds	r3, r3, #1
 2065 0120 FB60     		str	r3, [r7, #12]
 2066              	.L105:
 952:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 2067              		.loc 1 952 0
 2068 0122 BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 2069 0124 002B     		cmp	r3, #0
 2070 0126 03D1     		bne	.L106
 952:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 2071              		.loc 1 952 0 is_stmt 0 discriminator 1
 2072 0128 FB68     		ldr	r3, [r7, #12]
 2073 012a 1A4A     		ldr	r2, .L120
 2074 012c 9342     		cmp	r3, r2
 2075 012e EFD1     		bne	.L107
 2076              	.L106:
 958:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             reval = SUCCESS;
 2077              		.loc 1 958 0 is_stmt 1
 2078 0130 40F60110 		movw	r0, #2305
 2079 0134 FFF7FEFF 		bl	rcu_flag_get
 2080 0138 0346     		mov	r3, r0
 2081 013a 002B     		cmp	r3, #0
 2082 013c 22D0     		beq	.L118
 959:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         }
 2083              		.loc 1 959 0
 2084 013e 0123     		movs	r3, #1
 2085 0140 FB72     		strb	r3, [r7, #11]
 961:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 2086              		.loc 1 961 0
 2087 0142 1FE0     		b	.L118
 2088              	.L111:
 966:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             stb_cnt++;
 2089              		.loc 1 966 0
 2090 0144 1920     		movs	r0, #25
 2091 0146 FFF7FEFF 		bl	rcu_flag_get
 2092 014a 0346     		mov	r3, r0
 2093 014c BB72     		strb	r3, [r7, #10]
 967:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         }
 2094              		.loc 1 967 0
 2095 014e FB68     		ldr	r3, [r7, #12]
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 55


 2096 0150 0133     		adds	r3, r3, #1
 2097 0152 FB60     		str	r3, [r7, #12]
 2098              	.L109:
 965:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 2099              		.loc 1 965 0
 2100 0154 BB7A     		ldrb	r3, [r7, #10]	@ zero_extendqisi2
 2101 0156 002B     		cmp	r3, #0
 2102 0158 03D1     		bne	.L110
 965:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 2103              		.loc 1 965 0 is_stmt 0 discriminator 1
 2104 015a FB68     		ldr	r3, [r7, #12]
 2105 015c 0D4A     		ldr	r2, .L120
 2106 015e 9342     		cmp	r3, r2
 2107 0160 F0D1     		bne	.L111
 2108              	.L110:
 971:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             reval = SUCCESS;
 2109              		.loc 1 971 0 is_stmt 1
 2110 0162 1920     		movs	r0, #25
 2111 0164 FFF7FEFF 		bl	rcu_flag_get
 2112 0168 0346     		mov	r3, r0
 2113 016a 002B     		cmp	r3, #0
 2114 016c 0CD0     		beq	.L119
 972:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         }
 2115              		.loc 1 972 0
 2116 016e 0123     		movs	r3, #1
 2117 0170 FB72     		strb	r3, [r7, #11]
 974:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 2118              		.loc 1 974 0
 2119 0172 09E0     		b	.L119
 2120              	.L114:
 909:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 2121              		.loc 1 909 0
 2122 0174 00BF     		nop
 2123 0176 08E0     		b	.L92
 2124              	.L115:
 922:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 2125              		.loc 1 922 0
 2126 0178 00BF     		nop
 2127 017a 06E0     		b	.L92
 2128              	.L116:
 935:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 2129              		.loc 1 935 0
 2130 017c 00BF     		nop
 2131 017e 04E0     		b	.L92
 2132              	.L117:
 948:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 2133              		.loc 1 948 0
 2134 0180 00BF     		nop
 2135 0182 02E0     		b	.L92
 2136              	.L118:
 961:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 2137              		.loc 1 961 0
 2138 0184 00BF     		nop
 2139 0186 00E0     		b	.L92
 2140              	.L119:
 974:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
 2141              		.loc 1 974 0
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 56


 2142 0188 00BF     		nop
 2143              	.L92:
1005:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     }
1006:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
1007:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* return value */
1008:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     return reval;
 2144              		.loc 1 1008 0
 2145 018a FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
1009:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 2146              		.loc 1 1009 0
 2147 018c 1846     		mov	r0, r3
 2148 018e 1037     		adds	r7, r7, #16
 2149              	.LCFI165:
 2150              		.cfi_def_cfa_offset 8
 2151 0190 BD46     		mov	sp, r7
 2152              	.LCFI166:
 2153              		.cfi_def_cfa_register 13
 2154              		@ sp needed
 2155 0192 80BD     		pop	{r7, pc}
 2156              	.L121:
 2157              		.align	2
 2158              	.L120:
 2159 0194 FFFF0F00 		.word	1048575
 2160              		.cfi_endproc
 2161              	.LFE145:
 2163              		.section	.text.rcu_osci_on,"ax",%progbits
 2164              		.align	1
 2165              		.global	rcu_osci_on
 2166              		.syntax unified
 2167              		.thumb
 2168              		.thumb_func
 2169              		.fpu fpv4-sp-d16
 2171              	rcu_osci_on:
 2172              	.LFB146:
1010:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
1011:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
1012:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      turn on the oscillator
1013:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
1014:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1015:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
1016:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
1017:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_IRC8M: internal 8M RC oscillators(IRC8M)
1018:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_IRC48M: internal 48M RC oscillators(IRC48M)
1019:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_IRC40K: internal 40K RC oscillator(IRC40K)
1020:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_PLL_CK: phase locked loop(PLL)
1021:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_PLL1_CK: phase locked loop 1(CL series only)
1022:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_PLL2_CK: phase locked loop 2(CL series only)
1023:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
1024:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
1025:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
1026:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_osci_on(rcu_osci_type_enum osci)
1027:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 2173              		.loc 1 1027 0
 2174              		.cfi_startproc
 2175              		@ args = 0, pretend = 0, frame = 8
 2176              		@ frame_needed = 1, uses_anonymous_args = 0
 2177              		@ link register save eliminated.
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 57


 2178 0000 80B4     		push	{r7}
 2179              	.LCFI167:
 2180              		.cfi_def_cfa_offset 4
 2181              		.cfi_offset 7, -4
 2182 0002 83B0     		sub	sp, sp, #12
 2183              	.LCFI168:
 2184              		.cfi_def_cfa_offset 16
 2185 0004 00AF     		add	r7, sp, #0
 2186              	.LCFI169:
 2187              		.cfi_def_cfa_register 7
 2188 0006 0346     		mov	r3, r0
 2189 0008 FB80     		strh	r3, [r7, #6]	@ movhi
1028:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_REG_VAL(osci) |= BIT(RCU_BIT_POS(osci));
 2190              		.loc 1 1028 0
 2191 000a FB88     		ldrh	r3, [r7, #6]
 2192 000c 9B09     		lsrs	r3, r3, #6
 2193 000e 9BB2     		uxth	r3, r3
 2194 0010 03F18043 		add	r3, r3, #1073741824
 2195 0014 03F50433 		add	r3, r3, #135168
 2196 0018 1968     		ldr	r1, [r3]
 2197 001a FB88     		ldrh	r3, [r7, #6]
 2198 001c 03F01F03 		and	r3, r3, #31
 2199 0020 0122     		movs	r2, #1
 2200 0022 9A40     		lsls	r2, r2, r3
 2201 0024 FB88     		ldrh	r3, [r7, #6]
 2202 0026 9B09     		lsrs	r3, r3, #6
 2203 0028 9BB2     		uxth	r3, r3
 2204 002a 03F18043 		add	r3, r3, #1073741824
 2205 002e 03F50433 		add	r3, r3, #135168
 2206 0032 1846     		mov	r0, r3
 2207 0034 41EA0203 		orr	r3, r1, r2
 2208 0038 0360     		str	r3, [r0]
1029:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 2209              		.loc 1 1029 0
 2210 003a 00BF     		nop
 2211 003c 0C37     		adds	r7, r7, #12
 2212              	.LCFI170:
 2213              		.cfi_def_cfa_offset 4
 2214 003e BD46     		mov	sp, r7
 2215              	.LCFI171:
 2216              		.cfi_def_cfa_register 13
 2217              		@ sp needed
 2218 0040 5DF8047B 		ldr	r7, [sp], #4
 2219              	.LCFI172:
 2220              		.cfi_restore 7
 2221              		.cfi_def_cfa_offset 0
 2222 0044 7047     		bx	lr
 2223              		.cfi_endproc
 2224              	.LFE146:
 2226              		.section	.text.rcu_osci_off,"ax",%progbits
 2227              		.align	1
 2228              		.global	rcu_osci_off
 2229              		.syntax unified
 2230              		.thumb
 2231              		.thumb_func
 2232              		.fpu fpv4-sp-d16
 2234              	rcu_osci_off:
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 58


 2235              	.LFB147:
1030:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
1031:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
1032:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      turn off the oscillator
1033:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
1034:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1035:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
1036:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
1037:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_IRC8M: internal 8M RC oscillators(IRC8M)
1038:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_IRC48M: internal 48M RC oscillators(IRC48M)
1039:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_IRC40K: internal 40K RC oscillator(IRC40K)
1040:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_PLL_CK: phase locked loop(PLL)
1041:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_PLL1_CK: phase locked loop 1(CL series only)
1042:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_PLL2_CK: phase locked loop 2(CL series only)
1043:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
1044:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
1045:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
1046:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_osci_off(rcu_osci_type_enum osci)
1047:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 2236              		.loc 1 1047 0
 2237              		.cfi_startproc
 2238              		@ args = 0, pretend = 0, frame = 8
 2239              		@ frame_needed = 1, uses_anonymous_args = 0
 2240              		@ link register save eliminated.
 2241 0000 80B4     		push	{r7}
 2242              	.LCFI173:
 2243              		.cfi_def_cfa_offset 4
 2244              		.cfi_offset 7, -4
 2245 0002 83B0     		sub	sp, sp, #12
 2246              	.LCFI174:
 2247              		.cfi_def_cfa_offset 16
 2248 0004 00AF     		add	r7, sp, #0
 2249              	.LCFI175:
 2250              		.cfi_def_cfa_register 7
 2251 0006 0346     		mov	r3, r0
 2252 0008 FB80     		strh	r3, [r7, #6]	@ movhi
1048:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_REG_VAL(osci) &= ~BIT(RCU_BIT_POS(osci));
 2253              		.loc 1 1048 0
 2254 000a FB88     		ldrh	r3, [r7, #6]
 2255 000c 9B09     		lsrs	r3, r3, #6
 2256 000e 9BB2     		uxth	r3, r3
 2257 0010 03F18043 		add	r3, r3, #1073741824
 2258 0014 03F50433 		add	r3, r3, #135168
 2259 0018 1968     		ldr	r1, [r3]
 2260 001a FB88     		ldrh	r3, [r7, #6]
 2261 001c 03F01F03 		and	r3, r3, #31
 2262 0020 0122     		movs	r2, #1
 2263 0022 02FA03F3 		lsl	r3, r2, r3
 2264 0026 DA43     		mvns	r2, r3
 2265 0028 FB88     		ldrh	r3, [r7, #6]
 2266 002a 9B09     		lsrs	r3, r3, #6
 2267 002c 9BB2     		uxth	r3, r3
 2268 002e 03F18043 		add	r3, r3, #1073741824
 2269 0032 03F50433 		add	r3, r3, #135168
 2270 0036 1846     		mov	r0, r3
 2271 0038 01EA0203 		and	r3, r1, r2
 2272 003c 0360     		str	r3, [r0]
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 59


1049:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 2273              		.loc 1 1049 0
 2274 003e 00BF     		nop
 2275 0040 0C37     		adds	r7, r7, #12
 2276              	.LCFI176:
 2277              		.cfi_def_cfa_offset 4
 2278 0042 BD46     		mov	sp, r7
 2279              	.LCFI177:
 2280              		.cfi_def_cfa_register 13
 2281              		@ sp needed
 2282 0044 5DF8047B 		ldr	r7, [sp], #4
 2283              	.LCFI178:
 2284              		.cfi_restore 7
 2285              		.cfi_def_cfa_offset 0
 2286 0048 7047     		bx	lr
 2287              		.cfi_endproc
 2288              	.LFE147:
 2290              		.section	.text.rcu_osci_bypass_mode_enable,"ax",%progbits
 2291              		.align	1
 2292              		.global	rcu_osci_bypass_mode_enable
 2293              		.syntax unified
 2294              		.thumb
 2295              		.thumb_func
 2296              		.fpu fpv4-sp-d16
 2298              	rcu_osci_bypass_mode_enable:
 2299              	.LFB148:
1050:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
1051:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
1052:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      enable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
1053:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
1054:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1055:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
1056:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
1057:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
1058:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
1059:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
1060:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_osci_bypass_mode_enable(rcu_osci_type_enum osci)
1061:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 2300              		.loc 1 1061 0
 2301              		.cfi_startproc
 2302              		@ args = 0, pretend = 0, frame = 16
 2303              		@ frame_needed = 1, uses_anonymous_args = 0
 2304              		@ link register save eliminated.
 2305 0000 80B4     		push	{r7}
 2306              	.LCFI179:
 2307              		.cfi_def_cfa_offset 4
 2308              		.cfi_offset 7, -4
 2309 0002 85B0     		sub	sp, sp, #20
 2310              	.LCFI180:
 2311              		.cfi_def_cfa_offset 24
 2312 0004 00AF     		add	r7, sp, #0
 2313              	.LCFI181:
 2314              		.cfi_def_cfa_register 7
 2315 0006 0346     		mov	r3, r0
 2316 0008 FB80     		strh	r3, [r7, #6]	@ movhi
1062:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     uint32_t reg;
1063:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 60


1064:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     switch(osci){
 2317              		.loc 1 1064 0
 2318 000a FB88     		ldrh	r3, [r7, #6]
 2319 000c 182B     		cmp	r3, #24
 2320 000e 2FD0     		beq	.L131
 2321 0010 182B     		cmp	r3, #24
 2322 0012 04DC     		bgt	.L127
 2323 0014 002B     		cmp	r3, #0
 2324 0016 2BD0     		beq	.L131
 2325 0018 102B     		cmp	r3, #16
 2326 001a 0BD0     		beq	.L128
1065:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* enable HXTAL to bypass mode */
1066:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     case RCU_HXTAL:
1067:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         reg = RCU_CTL;
1068:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
1069:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         RCU_CTL = (reg | RCU_CTL_HXTALBPS);
1070:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         break;
1071:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* enable LXTAL to bypass mode */
1072:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     case RCU_LXTAL:
1073:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         reg = RCU_BDCTL;
1074:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
1075:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         RCU_BDCTL = (reg | RCU_BDCTL_LXTALBPS);
1076:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         break;
1077:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     case RCU_IRC8M:
1078:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     case RCU_IRC48M:
1079:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     case RCU_IRC40K:
1080:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     case RCU_PLL_CK:
1081:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #ifdef GD32F30X_CL
1082:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     case RCU_PLL1_CK:
1083:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     case RCU_PLL2_CK:
1084:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #endif /* GD32F30X_CL */
1085:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         break;
1086:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     default:
1087:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         break;
 2327              		.loc 1 1087 0
 2328 001c 29E0     		b	.L130
 2329              	.L127:
1064:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* enable HXTAL to bypass mode */
 2330              		.loc 1 1064 0
 2331 001e B3F5106F 		cmp	r3, #2304
 2332 0022 25D0     		beq	.L131
 2333 0024 43F21002 		movw	r2, #12304
 2334 0028 9342     		cmp	r3, r2
 2335 002a 21D0     		beq	.L131
 2336 002c B3F5006F 		cmp	r3, #2048
 2337 0030 0FD0     		beq	.L129
 2338              		.loc 1 1087 0
 2339 0032 1EE0     		b	.L130
 2340              	.L128:
1067:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 2341              		.loc 1 1067 0
 2342 0034 124B     		ldr	r3, .L132
 2343 0036 1B68     		ldr	r3, [r3]
 2344 0038 FB60     		str	r3, [r7, #12]
1068:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         RCU_CTL = (reg | RCU_CTL_HXTALBPS);
 2345              		.loc 1 1068 0
 2346 003a 114B     		ldr	r3, .L132
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 61


 2347 003c 1B68     		ldr	r3, [r3]
 2348 003e 104A     		ldr	r2, .L132
 2349 0040 23F48033 		bic	r3, r3, #65536
 2350 0044 1360     		str	r3, [r2]
1069:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         break;
 2351              		.loc 1 1069 0
 2352 0046 0E4A     		ldr	r2, .L132
 2353 0048 FB68     		ldr	r3, [r7, #12]
 2354 004a 43F48023 		orr	r3, r3, #262144
 2355 004e 1360     		str	r3, [r2]
1070:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* enable LXTAL to bypass mode */
 2356              		.loc 1 1070 0
 2357 0050 0FE0     		b	.L130
 2358              	.L129:
1073:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 2359              		.loc 1 1073 0
 2360 0052 0C4B     		ldr	r3, .L132+4
 2361 0054 1B68     		ldr	r3, [r3]
 2362 0056 FB60     		str	r3, [r7, #12]
1074:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         RCU_BDCTL = (reg | RCU_BDCTL_LXTALBPS);
 2363              		.loc 1 1074 0
 2364 0058 0A4B     		ldr	r3, .L132+4
 2365 005a 1B68     		ldr	r3, [r3]
 2366 005c 094A     		ldr	r2, .L132+4
 2367 005e 23F00103 		bic	r3, r3, #1
 2368 0062 1360     		str	r3, [r2]
1075:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         break;
 2369              		.loc 1 1075 0
 2370 0064 074A     		ldr	r2, .L132+4
 2371 0066 FB68     		ldr	r3, [r7, #12]
 2372 0068 43F00403 		orr	r3, r3, #4
 2373 006c 1360     		str	r3, [r2]
1076:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     case RCU_IRC8M:
 2374              		.loc 1 1076 0
 2375 006e 00E0     		b	.L130
 2376              	.L131:
1085:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     default:
 2377              		.loc 1 1085 0
 2378 0070 00BF     		nop
 2379              	.L130:
1088:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     }
1089:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 2380              		.loc 1 1089 0
 2381 0072 00BF     		nop
 2382 0074 1437     		adds	r7, r7, #20
 2383              	.LCFI182:
 2384              		.cfi_def_cfa_offset 4
 2385 0076 BD46     		mov	sp, r7
 2386              	.LCFI183:
 2387              		.cfi_def_cfa_register 13
 2388              		@ sp needed
 2389 0078 5DF8047B 		ldr	r7, [sp], #4
 2390              	.LCFI184:
 2391              		.cfi_restore 7
 2392              		.cfi_def_cfa_offset 0
 2393 007c 7047     		bx	lr
 2394              	.L133:
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 62


 2395 007e 00BF     		.align	2
 2396              	.L132:
 2397 0080 00100240 		.word	1073876992
 2398 0084 20100240 		.word	1073877024
 2399              		.cfi_endproc
 2400              	.LFE148:
 2402              		.section	.text.rcu_osci_bypass_mode_disable,"ax",%progbits
 2403              		.align	1
 2404              		.global	rcu_osci_bypass_mode_disable
 2405              		.syntax unified
 2406              		.thumb
 2407              		.thumb_func
 2408              		.fpu fpv4-sp-d16
 2410              	rcu_osci_bypass_mode_disable:
 2411              	.LFB149:
1090:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
1091:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
1092:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      disable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
1093:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
1094:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1095:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_HXTAL: high speed crystal oscillator(HXTAL)
1096:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_LXTAL: low speed crystal oscillator(LXTAL)
1097:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
1098:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
1099:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
1100:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_osci_bypass_mode_disable(rcu_osci_type_enum osci)
1101:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 2412              		.loc 1 1101 0
 2413              		.cfi_startproc
 2414              		@ args = 0, pretend = 0, frame = 16
 2415              		@ frame_needed = 1, uses_anonymous_args = 0
 2416              		@ link register save eliminated.
 2417 0000 80B4     		push	{r7}
 2418              	.LCFI185:
 2419              		.cfi_def_cfa_offset 4
 2420              		.cfi_offset 7, -4
 2421 0002 85B0     		sub	sp, sp, #20
 2422              	.LCFI186:
 2423              		.cfi_def_cfa_offset 24
 2424 0004 00AF     		add	r7, sp, #0
 2425              	.LCFI187:
 2426              		.cfi_def_cfa_register 7
 2427 0006 0346     		mov	r3, r0
 2428 0008 FB80     		strh	r3, [r7, #6]	@ movhi
1102:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     uint32_t reg;
1103:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     
1104:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     switch(osci){
 2429              		.loc 1 1104 0
 2430 000a FB88     		ldrh	r3, [r7, #6]
 2431 000c 182B     		cmp	r3, #24
 2432 000e 2FD0     		beq	.L141
 2433 0010 182B     		cmp	r3, #24
 2434 0012 04DC     		bgt	.L137
 2435 0014 002B     		cmp	r3, #0
 2436 0016 2BD0     		beq	.L141
 2437 0018 102B     		cmp	r3, #16
 2438 001a 0BD0     		beq	.L138
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 63


1105:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* disable HXTAL to bypass mode */
1106:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     case RCU_HXTAL:
1107:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         reg = RCU_CTL;
1108:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
1109:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         RCU_CTL = (reg & ~RCU_CTL_HXTALBPS);
1110:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         break;
1111:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* disable LXTAL to bypass mode */
1112:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     case RCU_LXTAL:
1113:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         reg = RCU_BDCTL;
1114:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
1115:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         RCU_BDCTL = (reg & ~RCU_BDCTL_LXTALBPS);
1116:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         break;
1117:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     case RCU_IRC8M:
1118:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     case RCU_IRC48M:
1119:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     case RCU_IRC40K:
1120:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     case RCU_PLL_CK:
1121:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #ifdef GD32F30X_CL
1122:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     case RCU_PLL1_CK:
1123:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     case RCU_PLL2_CK:
1124:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #endif /* GD32F30X_CL */
1125:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         break;
1126:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     default:
1127:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         break;
 2439              		.loc 1 1127 0
 2440 001c 29E0     		b	.L140
 2441              	.L137:
1104:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* disable HXTAL to bypass mode */
 2442              		.loc 1 1104 0
 2443 001e B3F5106F 		cmp	r3, #2304
 2444 0022 25D0     		beq	.L141
 2445 0024 43F21002 		movw	r2, #12304
 2446 0028 9342     		cmp	r3, r2
 2447 002a 21D0     		beq	.L141
 2448 002c B3F5006F 		cmp	r3, #2048
 2449 0030 0FD0     		beq	.L139
 2450              		.loc 1 1127 0
 2451 0032 1EE0     		b	.L140
 2452              	.L138:
1107:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         RCU_CTL &= ~RCU_CTL_HXTALEN;
 2453              		.loc 1 1107 0
 2454 0034 124B     		ldr	r3, .L142
 2455 0036 1B68     		ldr	r3, [r3]
 2456 0038 FB60     		str	r3, [r7, #12]
1108:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         RCU_CTL = (reg & ~RCU_CTL_HXTALBPS);
 2457              		.loc 1 1108 0
 2458 003a 114B     		ldr	r3, .L142
 2459 003c 1B68     		ldr	r3, [r3]
 2460 003e 104A     		ldr	r2, .L142
 2461 0040 23F48033 		bic	r3, r3, #65536
 2462 0044 1360     		str	r3, [r2]
1109:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         break;
 2463              		.loc 1 1109 0
 2464 0046 0E4A     		ldr	r2, .L142
 2465 0048 FB68     		ldr	r3, [r7, #12]
 2466 004a 23F48023 		bic	r3, r3, #262144
 2467 004e 1360     		str	r3, [r2]
1110:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* disable LXTAL to bypass mode */
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 64


 2468              		.loc 1 1110 0
 2469 0050 0FE0     		b	.L140
 2470              	.L139:
1113:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 2471              		.loc 1 1113 0
 2472 0052 0C4B     		ldr	r3, .L142+4
 2473 0054 1B68     		ldr	r3, [r3]
 2474 0056 FB60     		str	r3, [r7, #12]
1114:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         RCU_BDCTL = (reg & ~RCU_BDCTL_LXTALBPS);
 2475              		.loc 1 1114 0
 2476 0058 0A4B     		ldr	r3, .L142+4
 2477 005a 1B68     		ldr	r3, [r3]
 2478 005c 094A     		ldr	r2, .L142+4
 2479 005e 23F00103 		bic	r3, r3, #1
 2480 0062 1360     		str	r3, [r2]
1115:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         break;
 2481              		.loc 1 1115 0
 2482 0064 074A     		ldr	r2, .L142+4
 2483 0066 FB68     		ldr	r3, [r7, #12]
 2484 0068 23F00403 		bic	r3, r3, #4
 2485 006c 1360     		str	r3, [r2]
1116:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     case RCU_IRC8M:
 2486              		.loc 1 1116 0
 2487 006e 00E0     		b	.L140
 2488              	.L141:
1125:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     default:
 2489              		.loc 1 1125 0
 2490 0070 00BF     		nop
 2491              	.L140:
1128:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     }
1129:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 2492              		.loc 1 1129 0
 2493 0072 00BF     		nop
 2494 0074 1437     		adds	r7, r7, #20
 2495              	.LCFI188:
 2496              		.cfi_def_cfa_offset 4
 2497 0076 BD46     		mov	sp, r7
 2498              	.LCFI189:
 2499              		.cfi_def_cfa_register 13
 2500              		@ sp needed
 2501 0078 5DF8047B 		ldr	r7, [sp], #4
 2502              	.LCFI190:
 2503              		.cfi_restore 7
 2504              		.cfi_def_cfa_offset 0
 2505 007c 7047     		bx	lr
 2506              	.L143:
 2507 007e 00BF     		.align	2
 2508              	.L142:
 2509 0080 00100240 		.word	1073876992
 2510 0084 20100240 		.word	1073877024
 2511              		.cfi_endproc
 2512              	.LFE149:
 2514              		.section	.text.rcu_hxtal_clock_monitor_enable,"ax",%progbits
 2515              		.align	1
 2516              		.global	rcu_hxtal_clock_monitor_enable
 2517              		.syntax unified
 2518              		.thumb
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 65


 2519              		.thumb_func
 2520              		.fpu fpv4-sp-d16
 2522              	rcu_hxtal_clock_monitor_enable:
 2523              	.LFB150:
1130:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
1131:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
1132:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      enable the HXTAL clock monitor
1133:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  none
1134:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
1135:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
1136:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
1137:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
1138:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_hxtal_clock_monitor_enable(void)
1139:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 2524              		.loc 1 1139 0
 2525              		.cfi_startproc
 2526              		@ args = 0, pretend = 0, frame = 0
 2527              		@ frame_needed = 1, uses_anonymous_args = 0
 2528              		@ link register save eliminated.
 2529 0000 80B4     		push	{r7}
 2530              	.LCFI191:
 2531              		.cfi_def_cfa_offset 4
 2532              		.cfi_offset 7, -4
 2533 0002 00AF     		add	r7, sp, #0
 2534              	.LCFI192:
 2535              		.cfi_def_cfa_register 7
1140:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_CTL |= RCU_CTL_CKMEN;
 2536              		.loc 1 1140 0
 2537 0004 054B     		ldr	r3, .L145
 2538 0006 1B68     		ldr	r3, [r3]
 2539 0008 044A     		ldr	r2, .L145
 2540 000a 43F40023 		orr	r3, r3, #524288
 2541 000e 1360     		str	r3, [r2]
1141:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 2542              		.loc 1 1141 0
 2543 0010 00BF     		nop
 2544 0012 BD46     		mov	sp, r7
 2545              	.LCFI193:
 2546              		.cfi_def_cfa_register 13
 2547              		@ sp needed
 2548 0014 5DF8047B 		ldr	r7, [sp], #4
 2549              	.LCFI194:
 2550              		.cfi_restore 7
 2551              		.cfi_def_cfa_offset 0
 2552 0018 7047     		bx	lr
 2553              	.L146:
 2554 001a 00BF     		.align	2
 2555              	.L145:
 2556 001c 00100240 		.word	1073876992
 2557              		.cfi_endproc
 2558              	.LFE150:
 2560              		.section	.text.rcu_hxtal_clock_monitor_disable,"ax",%progbits
 2561              		.align	1
 2562              		.global	rcu_hxtal_clock_monitor_disable
 2563              		.syntax unified
 2564              		.thumb
 2565              		.thumb_func
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 66


 2566              		.fpu fpv4-sp-d16
 2568              	rcu_hxtal_clock_monitor_disable:
 2569              	.LFB151:
1142:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
1143:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
1144:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      disable the HXTAL clock monitor
1145:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  none
1146:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
1147:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
1148:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
1149:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_hxtal_clock_monitor_disable(void)
1150:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 2570              		.loc 1 1150 0
 2571              		.cfi_startproc
 2572              		@ args = 0, pretend = 0, frame = 0
 2573              		@ frame_needed = 1, uses_anonymous_args = 0
 2574              		@ link register save eliminated.
 2575 0000 80B4     		push	{r7}
 2576              	.LCFI195:
 2577              		.cfi_def_cfa_offset 4
 2578              		.cfi_offset 7, -4
 2579 0002 00AF     		add	r7, sp, #0
 2580              	.LCFI196:
 2581              		.cfi_def_cfa_register 7
1151:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_CTL &= ~RCU_CTL_CKMEN;
 2582              		.loc 1 1151 0
 2583 0004 054B     		ldr	r3, .L148
 2584 0006 1B68     		ldr	r3, [r3]
 2585 0008 044A     		ldr	r2, .L148
 2586 000a 23F40023 		bic	r3, r3, #524288
 2587 000e 1360     		str	r3, [r2]
1152:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 2588              		.loc 1 1152 0
 2589 0010 00BF     		nop
 2590 0012 BD46     		mov	sp, r7
 2591              	.LCFI197:
 2592              		.cfi_def_cfa_register 13
 2593              		@ sp needed
 2594 0014 5DF8047B 		ldr	r7, [sp], #4
 2595              	.LCFI198:
 2596              		.cfi_restore 7
 2597              		.cfi_def_cfa_offset 0
 2598 0018 7047     		bx	lr
 2599              	.L149:
 2600 001a 00BF     		.align	2
 2601              	.L148:
 2602 001c 00100240 		.word	1073876992
 2603              		.cfi_endproc
 2604              	.LFE151:
 2606              		.section	.text.rcu_irc8m_adjust_value_set,"ax",%progbits
 2607              		.align	1
 2608              		.global	rcu_irc8m_adjust_value_set
 2609              		.syntax unified
 2610              		.thumb
 2611              		.thumb_func
 2612              		.fpu fpv4-sp-d16
 2614              	rcu_irc8m_adjust_value_set:
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 67


 2615              	.LFB152:
1153:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
1154:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
1155:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      set the IRC8M adjust value
1156:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  irc8m_adjval: IRC8M adjust value, must be between 0 and 0x1F
1157:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        0x00 - 0x1F
1158:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
1159:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
1160:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
1161:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_irc8m_adjust_value_set(uint32_t irc8m_adjval)
1162:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 2616              		.loc 1 1162 0
 2617              		.cfi_startproc
 2618              		@ args = 0, pretend = 0, frame = 16
 2619              		@ frame_needed = 1, uses_anonymous_args = 0
 2620              		@ link register save eliminated.
 2621 0000 80B4     		push	{r7}
 2622              	.LCFI199:
 2623              		.cfi_def_cfa_offset 4
 2624              		.cfi_offset 7, -4
 2625 0002 85B0     		sub	sp, sp, #20
 2626              	.LCFI200:
 2627              		.cfi_def_cfa_offset 24
 2628 0004 00AF     		add	r7, sp, #0
 2629              	.LCFI201:
 2630              		.cfi_def_cfa_register 7
 2631 0006 7860     		str	r0, [r7, #4]
1163:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     uint32_t reg;
1164:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     
1165:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg = RCU_CTL;
 2632              		.loc 1 1165 0
 2633 0008 094B     		ldr	r3, .L151
 2634 000a 1B68     		ldr	r3, [r3]
 2635 000c FB60     		str	r3, [r7, #12]
1166:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* reset the IRC8MADJ bits and set according to irc8m_adjval */
1167:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     reg &= ~RCU_CTL_IRC8MADJ;
 2636              		.loc 1 1167 0
 2637 000e FB68     		ldr	r3, [r7, #12]
 2638 0010 23F0F803 		bic	r3, r3, #248
 2639 0014 FB60     		str	r3, [r7, #12]
1168:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_CTL = (reg | ((irc8m_adjval & RCU_IRC8M_ADJUST_MASK) << RCU_IRC8M_ADJUST_OFFSET));
 2640              		.loc 1 1168 0
 2641 0016 7B68     		ldr	r3, [r7, #4]
 2642 0018 DB00     		lsls	r3, r3, #3
 2643 001a DAB2     		uxtb	r2, r3
 2644 001c 0449     		ldr	r1, .L151
 2645 001e FB68     		ldr	r3, [r7, #12]
 2646 0020 1343     		orrs	r3, r3, r2
 2647 0022 0B60     		str	r3, [r1]
1169:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 2648              		.loc 1 1169 0
 2649 0024 00BF     		nop
 2650 0026 1437     		adds	r7, r7, #20
 2651              	.LCFI202:
 2652              		.cfi_def_cfa_offset 4
 2653 0028 BD46     		mov	sp, r7
 2654              	.LCFI203:
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 68


 2655              		.cfi_def_cfa_register 13
 2656              		@ sp needed
 2657 002a 5DF8047B 		ldr	r7, [sp], #4
 2658              	.LCFI204:
 2659              		.cfi_restore 7
 2660              		.cfi_def_cfa_offset 0
 2661 002e 7047     		bx	lr
 2662              	.L152:
 2663              		.align	2
 2664              	.L151:
 2665 0030 00100240 		.word	1073876992
 2666              		.cfi_endproc
 2667              	.LFE152:
 2669              		.section	.text.rcu_deepsleep_voltage_set,"ax",%progbits
 2670              		.align	1
 2671              		.global	rcu_deepsleep_voltage_set
 2672              		.syntax unified
 2673              		.thumb
 2674              		.thumb_func
 2675              		.fpu fpv4-sp-d16
 2677              	rcu_deepsleep_voltage_set:
 2678              	.LFB153:
1170:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
1171:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
1172:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      deep-sleep mode voltage select
1173:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  dsvol: deep sleep mode voltage
1174:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1175:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_1_0: the core voltage is 1.0V
1176:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_0_9: the core voltage is 0.9V
1177:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_0_8: the core voltage is 0.8V
1178:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        RCU_DEEPSLEEP_V_0_7: the core voltage is 0.7V
1179:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
1180:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     none
1181:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
1182:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** void rcu_deepsleep_voltage_set(uint32_t dsvol)
1183:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {    
 2679              		.loc 1 1183 0
 2680              		.cfi_startproc
 2681              		@ args = 0, pretend = 0, frame = 8
 2682              		@ frame_needed = 1, uses_anonymous_args = 0
 2683              		@ link register save eliminated.
 2684 0000 80B4     		push	{r7}
 2685              	.LCFI205:
 2686              		.cfi_def_cfa_offset 4
 2687              		.cfi_offset 7, -4
 2688 0002 83B0     		sub	sp, sp, #12
 2689              	.LCFI206:
 2690              		.cfi_def_cfa_offset 16
 2691 0004 00AF     		add	r7, sp, #0
 2692              	.LCFI207:
 2693              		.cfi_def_cfa_register 7
 2694 0006 7860     		str	r0, [r7, #4]
1184:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     dsvol &= RCU_DSV_DSLPVS;
 2695              		.loc 1 1184 0
 2696 0008 7B68     		ldr	r3, [r7, #4]
 2697 000a 03F00703 		and	r3, r3, #7
 2698 000e 7B60     		str	r3, [r7, #4]
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 69


1185:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     RCU_DSV = dsvol;
 2699              		.loc 1 1185 0
 2700 0010 044A     		ldr	r2, .L154
 2701 0012 7B68     		ldr	r3, [r7, #4]
 2702 0014 1360     		str	r3, [r2]
1186:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 2703              		.loc 1 1186 0
 2704 0016 00BF     		nop
 2705 0018 0C37     		adds	r7, r7, #12
 2706              	.LCFI208:
 2707              		.cfi_def_cfa_offset 4
 2708 001a BD46     		mov	sp, r7
 2709              	.LCFI209:
 2710              		.cfi_def_cfa_register 13
 2711              		@ sp needed
 2712 001c 5DF8047B 		ldr	r7, [sp], #4
 2713              	.LCFI210:
 2714              		.cfi_restore 7
 2715              		.cfi_def_cfa_offset 0
 2716 0020 7047     		bx	lr
 2717              	.L155:
 2718 0022 00BF     		.align	2
 2719              	.L154:
 2720 0024 34100240 		.word	1073877044
 2721              		.cfi_endproc
 2722              	.LFE153:
 2724              		.section	.rodata
 2725              		.align	2
 2726              	.LC0:
 2727 0000 00       		.byte	0
 2728 0001 00       		.byte	0
 2729 0002 00       		.byte	0
 2730 0003 00       		.byte	0
 2731 0004 00       		.byte	0
 2732 0005 00       		.byte	0
 2733 0006 00       		.byte	0
 2734 0007 00       		.byte	0
 2735 0008 01       		.byte	1
 2736 0009 02       		.byte	2
 2737 000a 03       		.byte	3
 2738 000b 04       		.byte	4
 2739 000c 06       		.byte	6
 2740 000d 07       		.byte	7
 2741 000e 08       		.byte	8
 2742 000f 09       		.byte	9
 2743              		.align	2
 2744              	.LC1:
 2745 0010 00       		.byte	0
 2746 0011 00       		.byte	0
 2747 0012 00       		.byte	0
 2748 0013 00       		.byte	0
 2749 0014 01       		.byte	1
 2750 0015 02       		.byte	2
 2751 0016 03       		.byte	3
 2752 0017 04       		.byte	4
 2753              		.section	.text.rcu_clock_freq_get,"ax",%progbits
 2754              		.align	1
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 70


 2755              		.global	rcu_clock_freq_get
 2756              		.syntax unified
 2757              		.thumb
 2758              		.thumb_func
 2759              		.fpu fpv4-sp-d16
 2761              	rcu_clock_freq_get:
 2762              	.LFB154:
1187:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
1188:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** /*!
1189:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \brief      get the system clock, bus and peripheral clock frequency
1190:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[in]  clock: the clock frequency which to get
1191:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 only one parameter can be selected which is shown as below:
1192:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        CK_SYS: system clock frequency
1193:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        CK_AHB: AHB clock frequency
1194:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        CK_APB1: APB1 clock frequency
1195:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****       \arg        CK_APB2: APB2 clock frequency
1196:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \param[out] none
1197:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     \retval     clock frequency of system, AHB, APB1, APB2
1198:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** */
1199:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** uint32_t rcu_clock_freq_get(rcu_clock_freq_enum clock)
1200:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** {
 2763              		.loc 1 1200 0
 2764              		.cfi_startproc
 2765              		@ args = 0, pretend = 0, frame = 96
 2766              		@ frame_needed = 1, uses_anonymous_args = 0
 2767              		@ link register save eliminated.
 2768 0000 90B4     		push	{r4, r7}
 2769              	.LCFI211:
 2770              		.cfi_def_cfa_offset 8
 2771              		.cfi_offset 4, -8
 2772              		.cfi_offset 7, -4
 2773 0002 98B0     		sub	sp, sp, #96
 2774              	.LCFI212:
 2775              		.cfi_def_cfa_offset 104
 2776 0004 00AF     		add	r7, sp, #0
 2777              	.LCFI213:
 2778              		.cfi_def_cfa_register 7
 2779 0006 0346     		mov	r3, r0
 2780 0008 FB71     		strb	r3, [r7, #7]
1201:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     uint32_t sws, ck_freq = 0U;
 2781              		.loc 1 1201 0
 2782 000a 0023     		movs	r3, #0
 2783 000c FB65     		str	r3, [r7, #92]
1202:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     uint32_t cksys_freq, ahb_freq, apb1_freq, apb2_freq;
1203:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     uint32_t pllsel, pllpresel, predv0sel, pllmf,ck_src, idx, clk_exp;
1204:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #ifdef GD32F30X_CL
1205:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     uint32_t predv0, predv1, pll1mf;
1206:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #endif /* GD32F30X_CL */
1207:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
1208:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* exponent of AHB, APB1 and APB2 clock divider */
1209:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     uint8_t ahb_exp[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 2784              		.loc 1 1209 0
 2785 000e 6B4B     		ldr	r3, .L182
 2786 0010 07F11C04 		add	r4, r7, #28
 2787 0014 0FCB     		ldm	r3, {r0, r1, r2, r3}
 2788 0016 84E80F00 		stm	r4, {r0, r1, r2, r3}
1210:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     uint8_t apb1_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 71


 2789              		.loc 1 1210 0
 2790 001a 694A     		ldr	r2, .L182+4
 2791 001c 07F11403 		add	r3, r7, #20
 2792 0020 92E80300 		ldm	r2, {r0, r1}
 2793 0024 83E80300 		stm	r3, {r0, r1}
1211:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     uint8_t apb2_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 2794              		.loc 1 1211 0
 2795 0028 654A     		ldr	r2, .L182+4
 2796 002a 07F10C03 		add	r3, r7, #12
 2797 002e 92E80300 		ldm	r2, {r0, r1}
 2798 0032 83E80300 		stm	r3, {r0, r1}
1212:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
1213:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     sws = GET_BITS(RCU_CFG0, 2, 3);
 2799              		.loc 1 1213 0
 2800 0036 634B     		ldr	r3, .L182+8
 2801 0038 1B68     		ldr	r3, [r3]
 2802 003a 9B08     		lsrs	r3, r3, #2
 2803 003c 03F00303 		and	r3, r3, #3
 2804 0040 FB64     		str	r3, [r7, #76]
1214:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     switch(sws){
 2805              		.loc 1 1214 0
 2806 0042 FB6C     		ldr	r3, [r7, #76]
 2807 0044 012B     		cmp	r3, #1
 2808 0046 07D0     		beq	.L158
 2809 0048 012B     		cmp	r3, #1
 2810 004a 02D3     		bcc	.L159
 2811 004c 022B     		cmp	r3, #2
 2812 004e 06D0     		beq	.L160
 2813 0050 5CE0     		b	.L180
 2814              	.L159:
1215:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* IRC8M is selected as CK_SYS */
1216:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     case SEL_IRC8M:
1217:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         cksys_freq = IRC8M_VALUE;
 2815              		.loc 1 1217 0
 2816 0052 5D4B     		ldr	r3, .L182+12
 2817 0054 BB65     		str	r3, [r7, #88]
1218:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         break;
 2818              		.loc 1 1218 0
 2819 0056 5CE0     		b	.L161
 2820              	.L158:
1219:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* HXTAL is selected as CK_SYS */
1220:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     case SEL_HXTAL:
1221:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         cksys_freq = HXTAL_VALUE;
 2821              		.loc 1 1221 0
 2822 0058 5B4B     		ldr	r3, .L182+12
 2823 005a BB65     		str	r3, [r7, #88]
1222:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         break;
 2824              		.loc 1 1222 0
 2825 005c 59E0     		b	.L161
 2826              	.L160:
1223:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* PLL is selected as CK_SYS */
1224:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     case SEL_PLL:
1225:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         /* PLL clock source selection, HXTAL, IRC48M or IRC8M/2 */
1226:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         pllsel = (RCU_CFG0 & RCU_CFG0_PLLSEL);
 2827              		.loc 1 1226 0
 2828 005e 594B     		ldr	r3, .L182+8
 2829 0060 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 72


 2830 0062 03F48033 		and	r3, r3, #65536
 2831 0066 BB64     		str	r3, [r7, #72]
1227:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
1228:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         if(RCU_PLLSRC_HXTAL_IRC48M == pllsel) {
 2832              		.loc 1 1228 0
 2833 0068 BB6C     		ldr	r3, [r7, #72]
 2834 006a B3F5803F 		cmp	r3, #65536
 2835 006e 18D1     		bne	.L162
1229:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             /* PLL clock source is HXTAL or IRC48M */
1230:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             pllpresel = (RCU_CFG1 & RCU_CFG1_PLLPRESEL);
 2836              		.loc 1 1230 0
 2837 0070 564B     		ldr	r3, .L182+16
 2838 0072 1B68     		ldr	r3, [r3]
 2839 0074 03F08043 		and	r3, r3, #1073741824
 2840 0078 7B64     		str	r3, [r7, #68]
1231:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             
1232:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             if(RCU_PLLPRESRC_HXTAL == pllpresel){
 2841              		.loc 1 1232 0
 2842 007a 7B6C     		ldr	r3, [r7, #68]
 2843 007c 002B     		cmp	r3, #0
 2844 007e 02D1     		bne	.L163
1233:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 /* PLL clock source is HXTAL */
1234:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 ck_src = HXTAL_VALUE;
 2845              		.loc 1 1234 0
 2846 0080 514B     		ldr	r3, .L182+12
 2847 0082 3B65     		str	r3, [r7, #80]
 2848 0084 01E0     		b	.L164
 2849              	.L163:
1235:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             }else{
1236:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 /* PLL clock source is IRC48 */
1237:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 ck_src = IRC48M_VALUE;
 2850              		.loc 1 1237 0
 2851 0086 524B     		ldr	r3, .L182+20
 2852 0088 3B65     		str	r3, [r7, #80]
 2853              	.L164:
1238:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             }
1239:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
1240:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
1241:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             predv0sel = (RCU_CFG0 & RCU_CFG0_PREDV0);
 2854              		.loc 1 1241 0
 2855 008a 4E4B     		ldr	r3, .L182+8
 2856 008c 1B68     		ldr	r3, [r3]
 2857 008e 03F40033 		and	r3, r3, #131072
 2858 0092 3B64     		str	r3, [r7, #64]
1242:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             /* PREDV0 input source clock divided by 2 */
1243:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             if(RCU_CFG0_PREDV0 == predv0sel){
 2859              		.loc 1 1243 0
 2860 0094 3B6C     		ldr	r3, [r7, #64]
 2861 0096 B3F5003F 		cmp	r3, #131072
 2862 009a 04D1     		bne	.L166
1244:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 ck_src = HXTAL_VALUE/2U;
 2863              		.loc 1 1244 0
 2864 009c 4D4B     		ldr	r3, .L182+24
 2865 009e 3B65     		str	r3, [r7, #80]
 2866 00a0 01E0     		b	.L166
 2867              	.L162:
1245:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             }
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 73


1246:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #elif defined(GD32F30X_CL)
1247:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             predv0sel = (RCU_CFG1 & RCU_CFG1_PREDV0SEL);
1248:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             /* source clock use PLL1 */
1249:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             if(RCU_PREDV0SRC_CKPLL1 == predv0sel){
1250:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 predv1 = ((RCU_CFG1 & RCU_CFG1_PREDV1) >> RCU_CFG1_PREDV1_OFFSET) + 1U;
1251:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 pll1mf = (uint32_t)((RCU_CFG1 & RCU_CFG1_PLL1MF) >> RCU_CFG1_PLL1MF_OFFSET) + 2U;
1252:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 if(17U == pll1mf){
1253:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                     pll1mf = 20U;
1254:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 }
1255:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****                 ck_src = (ck_src/predv1)*pll1mf;
1256:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             }
1257:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             predv0 = (RCU_CFG1 & RCU_CFG1_PREDV0) + 1U;
1258:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             ck_src /= predv0;
1259:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** #endif /* GD32F30X_HD and GD32F30X_XD */
1260:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         }else{
1261:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             /* PLL clock source is IRC8M/2 */
1262:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             ck_src = IRC8M_VALUE/2U;
 2868              		.loc 1 1262 0
 2869 00a2 4C4B     		ldr	r3, .L182+24
 2870 00a4 3B65     		str	r3, [r7, #80]
 2871              	.L166:
1263:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         }
1264:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
1265:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         /* PLL multiplication factor */
1266:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         pllmf = GET_BITS(RCU_CFG0, 18, 21);
 2872              		.loc 1 1266 0
 2873 00a6 474B     		ldr	r3, .L182+8
 2874 00a8 1B68     		ldr	r3, [r3]
 2875 00aa 9B0C     		lsrs	r3, r3, #18
 2876 00ac 03F00F03 		and	r3, r3, #15
 2877 00b0 7B65     		str	r3, [r7, #84]
1267:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 2878              		.loc 1 1267 0
 2879 00b2 444B     		ldr	r3, .L182+8
 2880 00b4 1B68     		ldr	r3, [r3]
 2881 00b6 03F00063 		and	r3, r3, #134217728
 2882 00ba 002B     		cmp	r3, #0
 2883 00bc 03D0     		beq	.L167
1268:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             pllmf |= 0x10U;
 2884              		.loc 1 1268 0
 2885 00be 7B6D     		ldr	r3, [r7, #84]
 2886 00c0 43F01003 		orr	r3, r3, #16
 2887 00c4 7B65     		str	r3, [r7, #84]
 2888              	.L167:
1269:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         }
1270:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_5)){
 2889              		.loc 1 1270 0
 2890 00c6 3F4B     		ldr	r3, .L182+8
 2891 00c8 1B68     		ldr	r3, [r3]
 2892 00ca 03F08043 		and	r3, r3, #1073741824
 2893 00ce 002B     		cmp	r3, #0
 2894 00d0 03D0     		beq	.L168
1271:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             pllmf |= 0x20U;
 2895              		.loc 1 1271 0
 2896 00d2 7B6D     		ldr	r3, [r7, #84]
 2897 00d4 43F02003 		orr	r3, r3, #32
 2898 00d8 7B65     		str	r3, [r7, #84]
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 74


 2899              	.L168:
1272:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         }
1273:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         if(pllmf < 15U){
 2900              		.loc 1 1273 0
 2901 00da 7B6D     		ldr	r3, [r7, #84]
 2902 00dc 0E2B     		cmp	r3, #14
 2903 00de 03D8     		bhi	.L169
1274:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             pllmf += 2U;
 2904              		.loc 1 1274 0
 2905 00e0 7B6D     		ldr	r3, [r7, #84]
 2906 00e2 0233     		adds	r3, r3, #2
 2907 00e4 7B65     		str	r3, [r7, #84]
 2908 00e6 0BE0     		b	.L170
 2909              	.L169:
1275:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         }else if((pllmf >= 15U) && (pllmf <= 62U)){
 2910              		.loc 1 1275 0
 2911 00e8 7B6D     		ldr	r3, [r7, #84]
 2912 00ea 0E2B     		cmp	r3, #14
 2913 00ec 06D9     		bls	.L171
 2914              		.loc 1 1275 0 is_stmt 0 discriminator 1
 2915 00ee 7B6D     		ldr	r3, [r7, #84]
 2916 00f0 3E2B     		cmp	r3, #62
 2917 00f2 03D8     		bhi	.L171
1276:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             pllmf += 1U;
 2918              		.loc 1 1276 0 is_stmt 1
 2919 00f4 7B6D     		ldr	r3, [r7, #84]
 2920 00f6 0133     		adds	r3, r3, #1
 2921 00f8 7B65     		str	r3, [r7, #84]
 2922 00fa 01E0     		b	.L170
 2923              	.L171:
1277:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         }else{
1278:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             pllmf = 63U;
 2924              		.loc 1 1278 0
 2925 00fc 3F23     		movs	r3, #63
 2926 00fe 7B65     		str	r3, [r7, #84]
 2927              	.L170:
1279:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         }
1280:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         cksys_freq = ck_src*pllmf;
 2928              		.loc 1 1280 0
 2929 0100 3B6D     		ldr	r3, [r7, #80]
 2930 0102 7A6D     		ldr	r2, [r7, #84]
 2931 0104 02FB03F3 		mul	r3, r2, r3
 2932 0108 BB65     		str	r3, [r7, #88]
1281:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     #ifdef GD32F30X_CL
1282:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         if(15U == pllmf){
1283:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****             cksys_freq = ck_src*6U + ck_src/2U;
1284:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         }
1285:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     #endif /* GD32F30X_CL */
1286:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
1287:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         break;
 2933              		.loc 1 1287 0
 2934 010a 02E0     		b	.L161
 2935              	.L180:
1288:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* IRC8M is selected as CK_SYS */
1289:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     default:
1290:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         cksys_freq = IRC8M_VALUE;
 2936              		.loc 1 1290 0
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 75


 2937 010c 2E4B     		ldr	r3, .L182+12
 2938 010e BB65     		str	r3, [r7, #88]
1291:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         break;
 2939              		.loc 1 1291 0
 2940 0110 00BF     		nop
 2941              	.L161:
1292:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     }
1293:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** 
1294:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* calculate AHB clock frequency */
1295:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     idx = GET_BITS(RCU_CFG0, 4, 7);
 2942              		.loc 1 1295 0
 2943 0112 2C4B     		ldr	r3, .L182+8
 2944 0114 1B68     		ldr	r3, [r3]
 2945 0116 1B09     		lsrs	r3, r3, #4
 2946 0118 03F00F03 		and	r3, r3, #15
 2947 011c FB63     		str	r3, [r7, #60]
1296:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     clk_exp = ahb_exp[idx];
 2948              		.loc 1 1296 0
 2949 011e 07F11C02 		add	r2, r7, #28
 2950 0122 FB6B     		ldr	r3, [r7, #60]
 2951 0124 1344     		add	r3, r3, r2
 2952 0126 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2953 0128 BB63     		str	r3, [r7, #56]
1297:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     ahb_freq = cksys_freq >> clk_exp;
 2954              		.loc 1 1297 0
 2955 012a BA6D     		ldr	r2, [r7, #88]
 2956 012c BB6B     		ldr	r3, [r7, #56]
 2957 012e 22FA03F3 		lsr	r3, r2, r3
 2958 0132 7B63     		str	r3, [r7, #52]
1298:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     
1299:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* calculate APB1 clock frequency */
1300:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     idx = GET_BITS(RCU_CFG0, 8, 10);
 2959              		.loc 1 1300 0
 2960 0134 234B     		ldr	r3, .L182+8
 2961 0136 1B68     		ldr	r3, [r3]
 2962 0138 1B0A     		lsrs	r3, r3, #8
 2963 013a 03F00703 		and	r3, r3, #7
 2964 013e FB63     		str	r3, [r7, #60]
1301:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     clk_exp = apb1_exp[idx];
 2965              		.loc 1 1301 0
 2966 0140 07F11402 		add	r2, r7, #20
 2967 0144 FB6B     		ldr	r3, [r7, #60]
 2968 0146 1344     		add	r3, r3, r2
 2969 0148 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2970 014a BB63     		str	r3, [r7, #56]
1302:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     apb1_freq = ahb_freq >> clk_exp;
 2971              		.loc 1 1302 0
 2972 014c 7A6B     		ldr	r2, [r7, #52]
 2973 014e BB6B     		ldr	r3, [r7, #56]
 2974 0150 22FA03F3 		lsr	r3, r2, r3
 2975 0154 3B63     		str	r3, [r7, #48]
1303:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     
1304:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* calculate APB2 clock frequency */
1305:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     idx = GET_BITS(RCU_CFG0, 11, 13);
 2976              		.loc 1 1305 0
 2977 0156 1B4B     		ldr	r3, .L182+8
 2978 0158 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 76


 2979 015a DB0A     		lsrs	r3, r3, #11
 2980 015c 03F00703 		and	r3, r3, #7
 2981 0160 FB63     		str	r3, [r7, #60]
1306:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     clk_exp = apb2_exp[idx];
 2982              		.loc 1 1306 0
 2983 0162 07F10C02 		add	r2, r7, #12
 2984 0166 FB6B     		ldr	r3, [r7, #60]
 2985 0168 1344     		add	r3, r3, r2
 2986 016a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2987 016c BB63     		str	r3, [r7, #56]
1307:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     apb2_freq = ahb_freq >> clk_exp;
 2988              		.loc 1 1307 0
 2989 016e 7A6B     		ldr	r2, [r7, #52]
 2990 0170 BB6B     		ldr	r3, [r7, #56]
 2991 0172 22FA03F3 		lsr	r3, r2, r3
 2992 0176 FB62     		str	r3, [r7, #44]
1308:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     
1309:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     /* return the clocks frequency */
1310:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     switch(clock){
 2993              		.loc 1 1310 0
 2994 0178 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 2995 017a 032B     		cmp	r3, #3
 2996 017c 16D8     		bhi	.L181
 2997 017e 01A2     		adr	r2, .L174
 2998 0180 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 2999              		.p2align 2
 3000              	.L174:
 3001 0184 95010000 		.word	.L173+1
 3002 0188 9B010000 		.word	.L175+1
 3003 018c A1010000 		.word	.L176+1
 3004 0190 A7010000 		.word	.L177+1
 3005              		.p2align 1
 3006              	.L173:
1311:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     case CK_SYS:
1312:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         ck_freq = cksys_freq;
 3007              		.loc 1 1312 0
 3008 0194 BB6D     		ldr	r3, [r7, #88]
 3009 0196 FB65     		str	r3, [r7, #92]
1313:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         break;
 3010              		.loc 1 1313 0
 3011 0198 09E0     		b	.L178
 3012              	.L175:
1314:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     case CK_AHB:
1315:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         ck_freq = ahb_freq;
 3013              		.loc 1 1315 0
 3014 019a 7B6B     		ldr	r3, [r7, #52]
 3015 019c FB65     		str	r3, [r7, #92]
1316:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         break;
 3016              		.loc 1 1316 0
 3017 019e 06E0     		b	.L178
 3018              	.L176:
1317:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     case CK_APB1:
1318:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         ck_freq = apb1_freq;
 3019              		.loc 1 1318 0
 3020 01a0 3B6B     		ldr	r3, [r7, #48]
 3021 01a2 FB65     		str	r3, [r7, #92]
1319:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         break;
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 77


 3022              		.loc 1 1319 0
 3023 01a4 03E0     		b	.L178
 3024              	.L177:
1320:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     case CK_APB2:
1321:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         ck_freq = apb2_freq;
 3025              		.loc 1 1321 0
 3026 01a6 FB6A     		ldr	r3, [r7, #44]
 3027 01a8 FB65     		str	r3, [r7, #92]
1322:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         break;
 3028              		.loc 1 1322 0
 3029 01aa 00E0     		b	.L178
 3030              	.L181:
1323:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     default:
1324:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****         break;
 3031              		.loc 1 1324 0
 3032 01ac 00BF     		nop
 3033              	.L178:
1325:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     }
1326:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c ****     return ck_freq;
 3034              		.loc 1 1326 0
 3035 01ae FB6D     		ldr	r3, [r7, #92]
1327:C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Firmware_Library/GD32F30x_standard_peripheral/Source\gd32f30x_rcu.c **** }
 3036              		.loc 1 1327 0
 3037 01b0 1846     		mov	r0, r3
 3038 01b2 6037     		adds	r7, r7, #96
 3039              	.LCFI214:
 3040              		.cfi_def_cfa_offset 8
 3041 01b4 BD46     		mov	sp, r7
 3042              	.LCFI215:
 3043              		.cfi_def_cfa_register 13
 3044              		@ sp needed
 3045 01b6 90BC     		pop	{r4, r7}
 3046              	.LCFI216:
 3047              		.cfi_restore 7
 3048              		.cfi_restore 4
 3049              		.cfi_def_cfa_offset 0
 3050 01b8 7047     		bx	lr
 3051              	.L183:
 3052 01ba 00BF     		.align	2
 3053              	.L182:
 3054 01bc 00000000 		.word	.LC0
 3055 01c0 10000000 		.word	.LC1
 3056 01c4 04100240 		.word	1073876996
 3057 01c8 00127A00 		.word	8000000
 3058 01cc 2C100240 		.word	1073877036
 3059 01d0 006CDC02 		.word	48000000
 3060 01d4 00093D00 		.word	4000000
 3061              		.cfi_endproc
 3062              	.LFE154:
 3064              		.text
 3065              	.Letext0:
 3066              		.file 2 "c:\\users\\49542\\opensourcetools\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eab
 3067              		.file 3 "c:\\users\\49542\\opensourcetools\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eab
 3068              		.file 4 "C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_F
 3069              		.file 5 "C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_F
 3070              		.file 6 "C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_F
 3071              		.file 7 "c:\\users\\49542\\opensourcetools\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eab
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 78


 3072              		.file 8 "c:\\users\\49542\\opensourcetools\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-eab
 3073              		.file 9 "c:\\users\\49542\\opensourcetools\\gnu tools arm embedded\\7 2018-q2-update\\lib\\gcc\\ar
 3074              		.file 10 "c:\\users\\49542\\opensourcetools\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-ea
 3075              		.file 11 "c:\\users\\49542\\opensourcetools\\gnu tools arm embedded\\7 2018-q2-update\\arm-none-ea
 3076              		.file 12 "C:/Users/49542/Desktop/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_Demo_Suites_V2.0.0/GD32F30x_
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 79


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f30x_rcu.c
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:18     .text.rcu_deinit:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:25     .text.rcu_deinit:00000000 rcu_deinit
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:1878   .text.rcu_osci_stab_wait:00000000 rcu_osci_stab_wait
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:85     .text.rcu_deinit:00000058 $d
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:94     .text.rcu_periph_clock_enable:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:101    .text.rcu_periph_clock_enable:00000000 rcu_periph_clock_enable
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:157    .text.rcu_periph_clock_disable:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:164    .text.rcu_periph_clock_disable:00000000 rcu_periph_clock_disable
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:221    .text.rcu_periph_clock_sleep_enable:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:228    .text.rcu_periph_clock_sleep_enable:00000000 rcu_periph_clock_sleep_enable
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:284    .text.rcu_periph_clock_sleep_disable:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:291    .text.rcu_periph_clock_sleep_disable:00000000 rcu_periph_clock_sleep_disable
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:348    .text.rcu_periph_reset_enable:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:355    .text.rcu_periph_reset_enable:00000000 rcu_periph_reset_enable
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:411    .text.rcu_periph_reset_disable:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:418    .text.rcu_periph_reset_disable:00000000 rcu_periph_reset_disable
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:475    .text.rcu_bkp_reset_enable:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:482    .text.rcu_bkp_reset_enable:00000000 rcu_bkp_reset_enable
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:516    .text.rcu_bkp_reset_enable:0000001c $d
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:521    .text.rcu_bkp_reset_disable:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:528    .text.rcu_bkp_reset_disable:00000000 rcu_bkp_reset_disable
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:562    .text.rcu_bkp_reset_disable:0000001c $d
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:567    .text.rcu_system_clock_source_config:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:574    .text.rcu_system_clock_source_config:00000000 rcu_system_clock_source_config
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:623    .text.rcu_system_clock_source_config:0000002c $d
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:628    .text.rcu_system_clock_source_get:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:635    .text.rcu_system_clock_source_get:00000000 rcu_system_clock_source_get
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:667    .text.rcu_system_clock_source_get:00000018 $d
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:672    .text.rcu_ahb_clock_config:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:679    .text.rcu_ahb_clock_config:00000000 rcu_ahb_clock_config
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:728    .text.rcu_ahb_clock_config:0000002c $d
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:733    .text.rcu_apb1_clock_config:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:740    .text.rcu_apb1_clock_config:00000000 rcu_apb1_clock_config
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:789    .text.rcu_apb1_clock_config:0000002c $d
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:794    .text.rcu_apb2_clock_config:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:801    .text.rcu_apb2_clock_config:00000000 rcu_apb2_clock_config
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:850    .text.rcu_apb2_clock_config:0000002c $d
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:855    .text.rcu_ckout0_config:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:862    .text.rcu_ckout0_config:00000000 rcu_ckout0_config
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:911    .text.rcu_ckout0_config:0000002c $d
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:916    .text.rcu_pll_config:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:923    .text.rcu_pll_config:00000000 rcu_pll_config
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:982    .text.rcu_pll_config:00000040 $d
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:987    .text.rcu_pllpresel_config:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:994    .text.rcu_pllpresel_config:00000000 rcu_pllpresel_config
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:1049   .text.rcu_pllpresel_config:00000034 $d
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:1054   .text.rcu_predv0_config:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:1061   .text.rcu_predv0_config:00000000 rcu_predv0_config
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:1120   .text.rcu_predv0_config:0000003c $d
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:1125   .text.rcu_adc_clock_config:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:1132   .text.rcu_adc_clock_config:00000000 rcu_adc_clock_config
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:1175   .text.rcu_adc_clock_config:00000034 $d
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:1187   .text.rcu_adc_clock_config:00000064 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:1257   .text.rcu_adc_clock_config:000000c0 $d
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:1263   .text.rcu_usb_clock_config:00000000 $t
ARM GAS  C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s 			page 80


C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:1270   .text.rcu_usb_clock_config:00000000 rcu_usb_clock_config
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:1319   .text.rcu_usb_clock_config:0000002c $d
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:1324   .text.rcu_rtc_clock_config:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:1331   .text.rcu_rtc_clock_config:00000000 rcu_rtc_clock_config
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:1380   .text.rcu_rtc_clock_config:0000002c $d
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:1385   .text.rcu_ck48m_clock_config:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:1392   .text.rcu_ck48m_clock_config:00000000 rcu_ck48m_clock_config
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:1441   .text.rcu_ck48m_clock_config:0000002c $d
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:1446   .text.rcu_flag_get:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:1453   .text.rcu_flag_get:00000000 rcu_flag_get
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:1510   .text.rcu_all_reset_flag_clear:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:1517   .text.rcu_all_reset_flag_clear:00000000 rcu_all_reset_flag_clear
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:1551   .text.rcu_all_reset_flag_clear:0000001c $d
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:1556   .text.rcu_interrupt_flag_get:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:1563   .text.rcu_interrupt_flag_get:00000000 rcu_interrupt_flag_get
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:1620   .text.rcu_interrupt_flag_clear:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:1627   .text.rcu_interrupt_flag_clear:00000000 rcu_interrupt_flag_clear
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:1683   .text.rcu_interrupt_enable:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:1690   .text.rcu_interrupt_enable:00000000 rcu_interrupt_enable
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:1746   .text.rcu_interrupt_disable:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:1753   .text.rcu_interrupt_disable:00000000 rcu_interrupt_disable
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:1810   .text.rcu_lxtal_drive_capability_config:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:1817   .text.rcu_lxtal_drive_capability_config:00000000 rcu_lxtal_drive_capability_config
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:1866   .text.rcu_lxtal_drive_capability_config:0000002c $d
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:1871   .text.rcu_osci_stab_wait:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:2159   .text.rcu_osci_stab_wait:00000194 $d
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:2164   .text.rcu_osci_on:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:2171   .text.rcu_osci_on:00000000 rcu_osci_on
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:2227   .text.rcu_osci_off:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:2234   .text.rcu_osci_off:00000000 rcu_osci_off
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:2291   .text.rcu_osci_bypass_mode_enable:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:2298   .text.rcu_osci_bypass_mode_enable:00000000 rcu_osci_bypass_mode_enable
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:2397   .text.rcu_osci_bypass_mode_enable:00000080 $d
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:2403   .text.rcu_osci_bypass_mode_disable:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:2410   .text.rcu_osci_bypass_mode_disable:00000000 rcu_osci_bypass_mode_disable
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:2509   .text.rcu_osci_bypass_mode_disable:00000080 $d
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:2515   .text.rcu_hxtal_clock_monitor_enable:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:2522   .text.rcu_hxtal_clock_monitor_enable:00000000 rcu_hxtal_clock_monitor_enable
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:2556   .text.rcu_hxtal_clock_monitor_enable:0000001c $d
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:2561   .text.rcu_hxtal_clock_monitor_disable:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:2568   .text.rcu_hxtal_clock_monitor_disable:00000000 rcu_hxtal_clock_monitor_disable
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:2602   .text.rcu_hxtal_clock_monitor_disable:0000001c $d
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:2607   .text.rcu_irc8m_adjust_value_set:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:2614   .text.rcu_irc8m_adjust_value_set:00000000 rcu_irc8m_adjust_value_set
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:2665   .text.rcu_irc8m_adjust_value_set:00000030 $d
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:2670   .text.rcu_deepsleep_voltage_set:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:2677   .text.rcu_deepsleep_voltage_set:00000000 rcu_deepsleep_voltage_set
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:2720   .text.rcu_deepsleep_voltage_set:00000024 $d
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:2725   .rodata:00000000 $d
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:2754   .text.rcu_clock_freq_get:00000000 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:2761   .text.rcu_clock_freq_get:00000000 rcu_clock_freq_get
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:3001   .text.rcu_clock_freq_get:00000184 $d
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:3005   .text.rcu_clock_freq_get:00000194 $t
C:\Users\49542\AppData\Local\Temp\ccMeYGjS.s:3054   .text.rcu_clock_freq_get:000001bc $d

NO UNDEFINED SYMBOLS
