// Seed: 2454336686
module module_0 (
    output supply1 id_0,
    input supply1 id_1,
    input wire id_2,
    output wor id_3,
    input tri id_4
);
  assign id_3 = 1;
  module_2 modCall_1 (
      id_4,
      id_2,
      id_3,
      id_3,
      id_3,
      id_1,
      id_0,
      id_4,
      id_1,
      id_0,
      id_2,
      id_1,
      id_4,
      id_2,
      id_1,
      id_4,
      id_1,
      id_3,
      id_0,
      id_4,
      id_4,
      id_3,
      id_2
  );
  assign modCall_1.type_0 = 0;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    output wand id_2,
    input tri0 id_3,
    output logic id_4
);
  module_0 modCall_1 (
      id_2,
      id_3,
      id_3,
      id_2,
      id_3
  );
  always begin : LABEL_0
    id_4 <= 1'b0;
  end
  assign id_2 = 1;
  tri0 id_6;
  assign id_6 = 1;
endmodule
module module_2 (
    input uwire id_0,
    input wand id_1,
    output supply0 id_2,
    output wand id_3,
    output tri0 id_4
    , id_24,
    input tri id_5,
    output tri0 id_6,
    input wor id_7,
    input wire id_8,
    output tri1 id_9,
    input wand id_10,
    input supply1 id_11,
    input wire id_12,
    input tri1 id_13,
    input supply0 id_14,
    input tri id_15,
    input wand id_16,
    output wire id_17,
    output uwire id_18,
    input tri id_19,
    input tri0 id_20,
    output wire id_21,
    input tri1 id_22
);
  wire id_25;
  assign id_4 = id_12;
endmodule
