# UVM for Verification â€“ Part 2: Projects

<img width="1883" height="924" alt="image" src="https://github.com/user-attachments/assets/f12c2eda-0621-4fad-b0c6-0397db32ac63" />


Completed the *â€œUVM for Verification â€“ Part 2: Projectsâ€* course on Udemy, gaining hands-on experience in building **UVM-based testbenches** for both combinational and sequential designs as well as standard protocols including **UART, SPI, IÂ²C, APB, and AXI**.

**Key learnings**
- Developing **testbench architecture** with reusable components  
- Implementing **sequences and virtual sequencers**  
- Working with **TLM communication** and **analysis FIFOs**  
- Ensuring **modularity and reusability** of verification environments  
- Practicing **debugging**, **functional verification**, and **methodology-driven design validation** aligned with real-world ASIC/SoC verification practices

---

## ğŸ“Œ Course Link
[UVM for Verification â€“ Part 2: Projects (Udemy)](https://www.udemy.com/course/uvm-for-verification-part-2-projects/?kw=verification+uvm&src=sac&subs_filter_type=subs_only)
