// Seed: 122798625
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    output wire id_2,
    input wand id_3,
    input supply0 id_4,
    input tri1 id_5,
    output tri id_6,
    output wor id_7
);
  assign id_7 = id_4;
  assign module_2.type_2 = 0;
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    output tri id_2
);
  always if (1) id_0 <= 1 == 1;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output supply1 id_0,
    output supply1 id_1,
    input wire id_2,
    output tri1 id_3,
    input supply1 id_4
    , id_8,
    output wor id_5,
    output tri1 id_6
);
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_2,
      id_4,
      id_4,
      id_6,
      id_1
  );
  wire id_10;
endmodule
