/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.11
Build    : 0.9.0
Hash     : 3b11cf5
Date     : Nov 17 2023
Type     : Engineering
Log Time   : Fri Nov 17 07:08:16 2023 GMT

[ 12:08:16 ] Analysis has started
[ 12:08:16 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/analysis/accum_output_registered_iverilog_analyzer.cmd
[ 12:08:16 ] Duration: 77 ms. Max utilization: 44 MB
[ 12:08:16 ] Synthesize has started
[ 12:08:16 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/yosys -s accum_output_registered_iverilog.ys -l accum_output_registered_iverilog_synth.log
[ 12:08:16 ] Duration: 589 ms. Max utilization: 61 MB
[ 12:08:16 ] Gate Simulation has started
[ 12:08:16 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -s co_sim_accum_output_registered_iverilog -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/./rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/./sim/co_sim_tb -g2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/./sim/co_sim_tb/co_sim_accum_output_registered_iverilog.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/synthesis/accum_output_registered_iverilog_post_synth.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/TDP18K_FIFO.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/ufifo_ctl.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/sram1024x18.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/adder_carry.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v
[ 12:08:17 ] Duration: 146 ms. Max utilization: 4 MB
[ 12:08:17 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/HDL_simulator/iverilog/bin/vvp ./a.out -fst
[ 12:08:17 ] Duration: 117 ms. Max utilization: 173 MB
[ 12:08:17 ] Packing has started
[ 12:08:17 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/synthesis/accum_output_registered_iverilog_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/packing/accum_output_registered_iverilog_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report accum_output_registered_iverilog_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top accum_output_registered_iverilog --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/packing/accum_output_registered_iverilog_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/placement/accum_output_registered_iverilog_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/routing/accum_output_registered_iverilog_post_synth.route --pack
[ 12:08:55 ] Duration: 38039 ms. Max utilization: 2664 MB
[ 12:08:55 ] Placement has started
[ 12:08:55 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/pin_c --csv /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/Gemini_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/synthesis/accum_output_registered_iverilog_post_synth.blif --output accum_output_registered_iverilog_pin_loc.place --assign_unconstrained_pins in_define_order
[ 12:08:55 ] Duration: 327 ms. Max utilization: 87 MB
[ 12:08:55 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/synthesis/accum_output_registered_iverilog_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/packing/accum_output_registered_iverilog_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report accum_output_registered_iverilog_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top accum_output_registered_iverilog --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/packing/accum_output_registered_iverilog_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/placement/accum_output_registered_iverilog_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/routing/accum_output_registered_iverilog_post_synth.route --place
[ 12:13:38 ] Duration: 282953 ms. Max utilization: 3878 MB
[ 12:13:38 ] Route has started
[ 12:13:38 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/synthesis/accum_output_registered_iverilog_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/packing/accum_output_registered_iverilog_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report accum_output_registered_iverilog_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top accum_output_registered_iverilog --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/packing/accum_output_registered_iverilog_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/placement/accum_output_registered_iverilog_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/routing/accum_output_registered_iverilog_post_synth.route --route
[ 12:15:49 ] Duration: 131228 ms. Max utilization: 3878 MB
[ 12:15:49 ] Post-PnR Simulation has started
[ 12:15:49 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -DPNR=1 -s co_sim_accum_output_registered_iverilog -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/./rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/./sim/co_sim_tb -g2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/./sim/co_sim_tb/co_sim_accum_output_registered_iverilog.v  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/impl_1_1_1/routing/accum_output_registered_iverilog_post_route.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/TDP18K_FIFO.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/ufifo_ctl.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/sram1024x18.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/adder_carry.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v
[ 12:15:50 ] Duration: 96 ms. Max utilization: 4 MB
