// Seed: 3181180232
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    output tri id_2,
    output supply0 id_3,
    output supply1 id_4,
    input tri0 id_5,
    input wand id_6,
    output tri id_7,
    input tri id_8,
    input uwire id_9,
    input tri1 id_10,
    output wor id_11,
    output supply1 id_12,
    output uwire id_13,
    input wor id_14,
    input supply1 id_15,
    input tri id_16,
    output wor id_17,
    output uwire id_18,
    input tri1 id_19,
    input uwire id_20,
    output wire id_21,
    input wand id_22,
    output tri id_23,
    output uwire id_24,
    output supply0 id_25,
    output supply0 id_26,
    input supply1 id_27
);
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1,
    input wand id_2,
    input tri0 id_3,
    input wor id_4
    , id_16,
    input supply0 id_5,
    input supply1 id_6,
    output wor id_7,
    input tri0 id_8,
    input wire id_9,
    input supply1 id_10,
    output tri1 id_11,
    input tri id_12,
    input wand id_13,
    input wor id_14
);
  logic id_17;
  ;
  wire id_18;
  wire id_19;
  tri  id_20 = -1 == id_17;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_11,
      id_0,
      id_11,
      id_6,
      id_6,
      id_11,
      id_9,
      id_9,
      id_6,
      id_0,
      id_11,
      id_11,
      id_2,
      id_8,
      id_9,
      id_7,
      id_7,
      id_14,
      id_1,
      id_7,
      id_6,
      id_0,
      id_11,
      id_0,
      id_0,
      id_8
  );
endmodule
