
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003574                       # Number of seconds simulated
sim_ticks                                  3574393479                       # Number of ticks simulated
final_tick                               533183912415                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  79123                       # Simulator instruction rate (inst/s)
host_op_rate                                   100453                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 280018                       # Simulator tick rate (ticks/s)
host_mem_usage                               16877592                       # Number of bytes of host memory used
host_seconds                                 12764.89                       # Real time elapsed on the host
sim_insts                                  1010000001                       # Number of instructions simulated
sim_ops                                    1282276645                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       243584                       # Number of bytes read from this memory
system.physmem.bytes_read::total               249216                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        66560                       # Number of bytes written to this memory
system.physmem.bytes_written::total             66560                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         1903                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1947                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             520                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  520                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst      1575652                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     68146946                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                69722598                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst      1575652                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1575652                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18621341                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18621341                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18621341                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst      1575652                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     68146946                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               88343939                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                   25                       # Number of system calls
system.switch_cpus.numCycles                  8571688                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3084406                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2532704                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       206441                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1271309                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1193340                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           300080                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         8912                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3320042                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               16789362                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3084406                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1493420                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3593098                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1037571                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         714171                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1633521                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         91850                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      8455151                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.436006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.321821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4862053     57.50%     57.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           353961      4.19%     61.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           335064      3.96%     65.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           314965      3.73%     69.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           259458      3.07%     72.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           188046      2.22%     74.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           137185      1.62%     76.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           208706      2.47%     78.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1795713     21.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8455151                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.359836                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.958700                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3476626                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        680059                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3432904                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         41673                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         823882                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       495579                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          3960                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       19950374                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         10919                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         823882                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3659267                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          322461                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        74189                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3285250                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        290096                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       19352886                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            37                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         155868                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         83370                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands     26829933                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      90148437                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     90148437                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      16788554                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10041348                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         3630                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         1935                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            710716                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1900009                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1017234                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        23517                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       447462                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           18038077                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         3563                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          14605277                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        23176                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      5706711                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     17447738                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          246                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      8455151                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.727382                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.839601                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2972529     35.16%     35.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1705701     20.17%     55.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1369603     16.20%     71.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       817338      9.67%     81.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       829010      9.80%     91.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       379699      4.49%     95.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       244647      2.89%     98.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        67053      0.79%     99.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        69571      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8455151                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           63716     58.16%     58.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          21296     19.44%     77.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         24532     22.39%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12005400     82.20%     82.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       200075      1.37%     83.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     83.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     83.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1591      0.01%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1550386     10.62%     94.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       847825      5.80%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14605277                       # Type of FU issued
system.switch_cpus.iq.rate                   1.703897                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              109544                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.007500                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     37798423                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     23748605                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14233037                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       14714821                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        46693                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       664806                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          432                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          259                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       233531                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           77                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         823882                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          234211                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         13930                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18041642                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        81049                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1900009                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      1017234                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1916                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           9416                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents          1451                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          259                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       122992                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       115824                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       238816                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      14364078                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1470643                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       241197                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     2                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2305360                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2018992                       # Number of branches executed
system.switch_cpus.iew.exec_stores             834717                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.675758                       # Inst execution rate
system.switch_cpus.iew.wb_sent               14243797                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              14233037                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           9197648                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          24875132                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.660471                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.369753                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     12240053                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      5802422                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         3317                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       205616                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7631269                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.603934                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.116454                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      3043311     39.88%     39.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2046876     26.82%     66.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       849021     11.13%     77.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       430940      5.65%     83.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       450031      5.90%     89.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       228367      2.99%     92.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       155817      2.04%     94.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        89794      1.18%     95.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       337112      4.42%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7631269                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12240053                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                2018903                       # Number of memory references committed
system.switch_cpus.commit.loads               1235200                       # Number of loads committed
system.switch_cpus.commit.membars                1642                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1758292                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          11009301                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       240295                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        337112                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             25336307                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            36909375                       # The number of ROB writes
system.switch_cpus.timesIdled                    4145                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  116537                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12240053                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.857169                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.857169                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.166631                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.166631                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         64937952                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        19469592                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        18730931                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           3300                       # number of misc regfile writes
system.l2.replacements                           1946                       # number of replacements
system.l2.tagsinuse                       8190.120874                       # Cycle average of tags in use
system.l2.total_refs                           656370                       # Total number of references to valid blocks.
system.l2.sampled_refs                          10134                       # Sample count of references to valid blocks.
system.l2.avg_refs                          64.769094                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            25.303517                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      41.053118                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     967.616249                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            7156.147991                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.003089                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.005011                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.118117                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.873553                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999771                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         8860                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8861                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1994                       # number of Writeback hits
system.l2.Writeback_hits::total                  1994                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data          101                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   101                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst             1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          8961                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8962                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         8961                       # number of overall hits
system.l2.overall_hits::total                    8962                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1903                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1947                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1903                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1947                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1903                       # number of overall misses
system.l2.overall_misses::total                  1947                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      2874461                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    109393911                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       112268372                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      2874461                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    109393911                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        112268372                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      2874461                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    109393911                       # number of overall miss cycles
system.l2.overall_miss_latency::total       112268372                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        10763                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               10808                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1994                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1994                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data          101                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               101                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        10864                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10909                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        10864                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10909                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.977778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.176809                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.180144                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.977778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.175166                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.178476                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.977778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.175166                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.178476                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 65328.659091                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 57484.976879                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 57662.235234                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 65328.659091                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 57484.976879                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 57662.235234                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 65328.659091                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 57484.976879                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 57662.235234                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  520                       # number of writebacks
system.l2.writebacks::total                       520                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1903                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1947                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1903                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1947                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1903                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1947                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      2619943                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     98227454                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    100847397                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      2619943                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     98227454                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    100847397                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      2619943                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     98227454                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    100847397                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.176809                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.180144                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.977778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.175166                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.178476                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.977778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.175166                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.178476                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 59544.159091                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 51617.159222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 51796.300462                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 59544.159091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 51617.159222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51796.300462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 59544.159091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 51617.159222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51796.300462                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      5                       # number of replacements
system.cpu.icache.tagsinuse                579.388867                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001643138                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    586                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1709288.631399                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    42.750528                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst     536.638339                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.068510                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.859997                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.928508                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1633461                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1633461                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1633461                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1633461                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1633461                       # number of overall hits
system.cpu.icache.overall_hits::total         1633461                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           60                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            60                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           60                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             60                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           60                       # number of overall misses
system.cpu.icache.overall_misses::total            60                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      4104099                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4104099                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      4104099                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4104099                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      4104099                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4104099                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1633521                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1633521                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1633521                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1633521                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1633521                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1633521                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000037                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000037                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 68401.650000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68401.650000                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 68401.650000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68401.650000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 68401.650000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68401.650000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           15                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           45                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           45                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           45                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      3178113                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3178113                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      3178113                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3178113                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      3178113                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3178113                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 70624.733333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70624.733333                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 70624.733333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70624.733333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 70624.733333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70624.733333                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  10864                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                174235798                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  11120                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               15668.686871                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   231.736212                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      24.263788                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.905220                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.094780                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1133509                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1133509                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       779900                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         779900                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1799                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1799                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1650                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1650                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1913409                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1913409                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1913409                       # number of overall hits
system.cpu.dcache.overall_hits::total         1913409                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        36924                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         36924                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          350                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          350                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        37274                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          37274                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        37274                       # number of overall misses
system.cpu.dcache.overall_misses::total         37274                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1150026874                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1150026874                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     10137504                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     10137504                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   1160164378                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1160164378                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   1160164378                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1160164378                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1170433                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1170433                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       780250                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       780250                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1799                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1799                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1650                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1650                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1950683                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1950683                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1950683                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1950683                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.031547                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031547                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000449                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000449                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.019108                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019108                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.019108                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019108                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 31145.782526                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31145.782526                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 28964.297143                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28964.297143                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 31125.298546                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31125.298546                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 31125.298546                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31125.298546                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         1994                       # number of writebacks
system.cpu.dcache.writebacks::total              1994                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        26161                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        26161                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          249                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          249                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        26410                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        26410                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        26410                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        26410                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        10763                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10763                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data          101                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          101                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        10864                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10864                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        10864                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10864                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    198731620                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    198731620                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data      1991533                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1991533                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    200723153                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    200723153                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    200723153                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    200723153                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.009196                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009196                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000129                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000129                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.005569                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005569                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.005569                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005569                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 18464.333364                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18464.333364                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 19718.148515                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19718.148515                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 18475.989783                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18475.989783                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 18475.989783                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18475.989783                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
