// Seed: 3195222576
module module_0 (
    input wor id_0,
    input tri1 id_1,
    output tri id_2,
    input supply1 id_3,
    output supply0 id_4,
    input supply1 id_5,
    output wand id_6,
    input supply1 id_7,
    input tri id_8,
    output wand id_9,
    input supply1 id_10,
    output wand id_11,
    output wire id_12,
    input wand id_13,
    output tri id_14
);
  wire id_16;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output tri0 id_2,
    output supply1 id_3,
    output tri0 id_4,
    output tri1 id_5
);
  wire id_7;
  xor (id_2, id_1, id_0, id_7, id_8);
  wire id_8;
  module_0(
      id_1, id_0, id_5, id_0, id_3, id_1, id_5, id_0, id_0, id_3, id_0, id_5, id_5, id_1, id_2
  );
endmodule
