Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 22 12:48:49 2025
| Host         : Nimaye-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    6           
TIMING-14  Critical Warning  LUT on the clock tree                                             1           
LUTAR-1    Warning           LUT drives async reset alert                                      3           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                        7           
TIMING-16  Warning           Large setup violation                                             16          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (30)
7. checking multiple_clock (1739)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1739)
---------------------------------
 There are 1739 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.635      -56.520                     21                 3202        0.058        0.000                      0                 3202        3.000        0.000                       0                  1748  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 12.500}     25.000          40.000          
  clk_out2_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 12.500}     25.000          40.000          
  clk_out2_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -0.189       -0.519                      5                 3020        0.150        0.000                      0                 3020       12.000        0.000                       0                  1718  
  clk_out2_clk_wiz_0         34.590        0.000                      0                   32        0.153        0.000                      0                   32       19.500        0.000                       0                    26  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -0.186       -0.505                      5                 3020        0.150        0.000                      0                 3020       12.000        0.000                       0                  1718  
  clk_out2_clk_wiz_0_1       34.593        0.000                      0                   32        0.153        0.000                      0                   32       19.500        0.000                       0                    26  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0         -3.635      -56.002                     16                   16        0.344        0.000                      0                   16  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -0.189       -0.519                      5                 3020        0.063        0.000                      0                 3020  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0         -3.632      -55.946                     16                   16        0.348        0.000                      0                   16  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         34.590        0.000                      0                   32        0.058        0.000                      0                   32  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -0.189       -0.519                      5                 3020        0.063        0.000                      0                 3020  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0_1       -3.635      -56.002                     16                   16        0.344        0.000                      0                   16  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0_1       -3.632      -55.946                     16                   16        0.348        0.000                      0                   16  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       34.590        0.000                      0                   32        0.058        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          0.153        0.000                      0                  134       14.201        0.000                      0                  134  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.153        0.000                      0                  134       14.201        0.000                      0                  134  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.153        0.000                      0                  134       14.201        0.000                      0                  134  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        0.156        0.000                      0                  134       14.203        0.000                      0                  134  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clk_out2_clk_wiz_0                          
(none)                clk_out2_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  
(none)                                      clk_out2_clk_wiz_0    
(none)                                      clk_out2_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            5  Failing Endpoints,  Worst Slack       -0.189ns,  Total Violation       -0.519ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.189ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        9.782ns  (logic 3.106ns (31.753%)  route 6.676ns (68.247%))
  Logic Levels:           14  (LUT2=2 LUT3=3 LUT5=5 LUT6=4)
  Clock Path Skew:        -2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 f  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 f  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 f  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 f  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 r  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.195    20.250    CPU/md_unit/B/dffe_gen[22].dff/q_reg_6
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.374 r  CPU/md_unit/B/dffe_gen[22].dff/q_i_2__21/O
                         net (fo=2, routed)           0.646    21.020    CPU/md_unit/B/dffe_gen[31].dff/q_reg_19
    SLICE_X35Y109        LUT3 (Prop_lut3_I2_O)        0.149    21.169 f  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__54/O
                         net (fo=6, routed)           0.502    21.671    CPU/md_unit/B/dffe_gen[24].dff/q_reg_17
    SLICE_X34Y109        LUT3 (Prop_lut3_I1_O)        0.332    22.003 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_2__19/O
                         net (fo=2, routed)           0.461    22.463    CPU/md_unit/B/dffe_gen[24].dff/q_i_2__19_n_0
    SLICE_X32Y110        LUT6 (Prop_lut6_I4_O)        0.124    22.587 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_1__406/O
                         net (fo=1, routed)           0.000    22.587    CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg_1
    SLICE_X32Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.502    22.963    CPU/md_unit/divide/AQ/d_flip_flop[59].dff/clk_out1
    SLICE_X32Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg/C
                         clock pessimism             -0.509    22.455    
                         clock uncertainty           -0.087    22.367    
    SLICE_X32Y110        FDCE (Setup_fdce_C_D)        0.031    22.398    CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.398    
                         arrival time                         -22.587    
  -------------------------------------------------------------------
                         slack                                 -0.189    

Slack (VIOLATED) :        -0.169ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        9.762ns  (logic 3.106ns (31.816%)  route 6.656ns (68.184%))
  Logic Levels:           14  (LUT2=2 LUT3=3 LUT5=6 LUT6=3)
  Clock Path Skew:        -2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 f  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 f  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 f  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 f  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 r  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.195    20.250    CPU/md_unit/B/dffe_gen[22].dff/q_reg_6
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.374 r  CPU/md_unit/B/dffe_gen[22].dff/q_i_2__21/O
                         net (fo=2, routed)           0.646    21.020    CPU/md_unit/B/dffe_gen[31].dff/q_reg_19
    SLICE_X35Y109        LUT3 (Prop_lut3_I2_O)        0.149    21.169 f  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__54/O
                         net (fo=6, routed)           0.502    21.671    CPU/md_unit/B/dffe_gen[24].dff/q_reg_17
    SLICE_X34Y109        LUT3 (Prop_lut3_I1_O)        0.332    22.003 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_2__19/O
                         net (fo=2, routed)           0.441    22.444    CPU/md_unit/B/dffe_gen[24].dff/q_i_2__19_n_0
    SLICE_X32Y110        LUT5 (Prop_lut5_I2_O)        0.124    22.568 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_1__407/O
                         net (fo=1, routed)           0.000    22.568    CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg_3
    SLICE_X32Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.502    22.963    CPU/md_unit/divide/AQ/d_flip_flop[58].dff/clk_out1
    SLICE_X32Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg/C
                         clock pessimism             -0.509    22.455    
                         clock uncertainty           -0.087    22.367    
    SLICE_X32Y110        FDCE (Setup_fdce_C_D)        0.031    22.398    CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.398    
                         arrival time                         -22.568    
  -------------------------------------------------------------------
                         slack                                 -0.169    

Slack (VIOLATED) :        -0.128ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        9.807ns  (logic 3.135ns (31.966%)  route 6.672ns (68.034%))
  Logic Levels:           14  (LUT2=3 LUT3=2 LUT5=5 LUT6=4)
  Clock Path Skew:        -2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 22.962 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 r  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 r  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 f  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.195    20.250    CPU/md_unit/B/dffe_gen[22].dff/q_reg_6
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.374 f  CPU/md_unit/B/dffe_gen[22].dff/q_i_2__21/O
                         net (fo=2, routed)           0.646    21.020    CPU/md_unit/B/dffe_gen[31].dff/q_reg_19
    SLICE_X35Y109        LUT3 (Prop_lut3_I2_O)        0.149    21.169 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__54/O
                         net (fo=6, routed)           0.364    21.533    CPU/md_unit/B/dffe_gen[24].dff/q_reg_17
    SLICE_X37Y110        LUT6 (Prop_lut6_I3_O)        0.332    21.865 f  CPU/md_unit/B/dffe_gen[24].dff/q_i_2__17/O
                         net (fo=2, routed)           0.595    22.460    CPU/md_unit/counter_up_64/tff1/ff/q_reg_4
    SLICE_X34Y110        LUT2 (Prop_lut2_I1_O)        0.153    22.613 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_1__404/O
                         net (fo=1, routed)           0.000    22.613    CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg_1
    SLICE_X34Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.501    22.962    CPU/md_unit/divide/AQ/d_flip_flop[63].dff/clk_out1
    SLICE_X34Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg/C
                         clock pessimism             -0.509    22.454    
                         clock uncertainty           -0.087    22.366    
    SLICE_X34Y110        FDCE (Setup_fdce_C_D)        0.118    22.484    CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.484    
                         arrival time                         -22.613    
  -------------------------------------------------------------------
                         slack                                 -0.128    

Slack (VIOLATED) :        -0.016ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        9.609ns  (logic 3.106ns (32.323%)  route 6.503ns (67.677%))
  Logic Levels:           14  (LUT2=2 LUT3=2 LUT5=6 LUT6=4)
  Clock Path Skew:        -2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 r  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 r  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 f  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.195    20.250    CPU/md_unit/B/dffe_gen[22].dff/q_reg_6
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.374 f  CPU/md_unit/B/dffe_gen[22].dff/q_i_2__21/O
                         net (fo=2, routed)           0.646    21.020    CPU/md_unit/B/dffe_gen[31].dff/q_reg_19
    SLICE_X35Y109        LUT3 (Prop_lut3_I2_O)        0.149    21.169 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__54/O
                         net (fo=6, routed)           0.383    21.552    CPU/md_unit/B/dffe_gen[24].dff/q_reg_17
    SLICE_X33Y110        LUT6 (Prop_lut6_I2_O)        0.332    21.884 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_2__20/O
                         net (fo=1, routed)           0.407    22.291    CPU/md_unit/B/dffe_gen[24].dff/q_i_2__20_n_0
    SLICE_X33Y110        LUT5 (Prop_lut5_I2_O)        0.124    22.415 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_1__409/O
                         net (fo=1, routed)           0.000    22.415    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg_2
    SLICE_X33Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.502    22.963    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/clk_out1
    SLICE_X33Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg/C
                         clock pessimism             -0.509    22.455    
                         clock uncertainty           -0.087    22.367    
    SLICE_X33Y110        FDCE (Setup_fdce_C_D)        0.031    22.398    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.398    
                         arrival time                         -22.415    
  -------------------------------------------------------------------
                         slack                                 -0.016    

Slack (VIOLATED) :        -0.016ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        9.608ns  (logic 3.106ns (32.329%)  route 6.502ns (67.671%))
  Logic Levels:           14  (LUT2=2 LUT3=3 LUT5=5 LUT6=4)
  Clock Path Skew:        -2.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 22.961 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 r  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 r  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 f  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.195    20.250    CPU/md_unit/B/dffe_gen[22].dff/q_reg_6
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.374 f  CPU/md_unit/B/dffe_gen[22].dff/q_i_2__21/O
                         net (fo=2, routed)           0.646    21.020    CPU/md_unit/B/dffe_gen[31].dff/q_reg_19
    SLICE_X35Y109        LUT3 (Prop_lut3_I2_O)        0.149    21.169 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__54/O
                         net (fo=6, routed)           0.364    21.533    CPU/md_unit/B/dffe_gen[24].dff/q_reg_17
    SLICE_X37Y110        LUT6 (Prop_lut6_I3_O)        0.332    21.865 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_2__17/O
                         net (fo=2, routed)           0.424    22.289    CPU/md_unit/A/dffe_gen[0].dff/q_reg_3
    SLICE_X35Y111        LUT3 (Prop_lut3_I2_O)        0.124    22.413 r  CPU/md_unit/A/dffe_gen[0].dff/q_i_1__67/O
                         net (fo=1, routed)           0.000    22.413    CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg_2
    SLICE_X35Y111        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.500    22.961    CPU/md_unit/divide/AQ/d_flip_flop[0].dff/clk_out1
    SLICE_X35Y111        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg/C
                         clock pessimism             -0.509    22.453    
                         clock uncertainty           -0.087    22.365    
    SLICE_X35Y111        FDCE (Setup_fdce_C_D)        0.032    22.397    CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.397    
                         arrival time                         -22.413    
  -------------------------------------------------------------------
                         slack                                 -0.016    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        9.538ns  (logic 3.106ns (32.563%)  route 6.432ns (67.437%))
  Logic Levels:           14  (LUT2=2 LUT3=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 22.962 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 r  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 r  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 f  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.195    20.250    CPU/md_unit/B/dffe_gen[22].dff/q_reg_6
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.374 f  CPU/md_unit/B/dffe_gen[22].dff/q_i_2__21/O
                         net (fo=2, routed)           0.646    21.020    CPU/md_unit/B/dffe_gen[31].dff/q_reg_19
    SLICE_X35Y109        LUT3 (Prop_lut3_I2_O)        0.149    21.169 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__54/O
                         net (fo=6, routed)           0.379    21.548    CPU/md_unit/B/dffe_gen[24].dff/q_reg_17
    SLICE_X34Y110        LUT6 (Prop_lut6_I2_O)        0.332    21.880 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_3__52/O
                         net (fo=1, routed)           0.340    22.220    CPU/md_unit/B/dffe_gen[24].dff/q_i_3__52_n_0
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    22.344 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_1__408/O
                         net (fo=1, routed)           0.000    22.344    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg_1
    SLICE_X35Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.501    22.962    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/clk_out1
    SLICE_X35Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/C
                         clock pessimism             -0.509    22.454    
                         clock uncertainty           -0.087    22.366    
    SLICE_X35Y110        FDCE (Setup_fdce_C_D)        0.031    22.397    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.397    
                         arrival time                         -22.344    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        9.530ns  (logic 3.008ns (31.565%)  route 6.522ns (68.435%))
  Logic Levels:           13  (LUT2=2 LUT3=2 LUT5=6 LUT6=3)
  Clock Path Skew:        -2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 r  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 r  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 f  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.195    20.250    CPU/md_unit/B/dffe_gen[22].dff/q_reg_6
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.374 f  CPU/md_unit/B/dffe_gen[22].dff/q_i_2__21/O
                         net (fo=2, routed)           0.646    21.020    CPU/md_unit/B/dffe_gen[31].dff/q_reg_19
    SLICE_X35Y109        LUT3 (Prop_lut3_I2_O)        0.149    21.169 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__54/O
                         net (fo=6, routed)           0.808    21.977    CPU/md_unit/B/dffe_gen[24].dff/q_reg_17
    SLICE_X32Y110        LUT5 (Prop_lut5_I1_O)        0.358    22.335 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_1__457/O
                         net (fo=1, routed)           0.000    22.335    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg_1
    SLICE_X32Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.502    22.963    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/clk_out1
    SLICE_X32Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg/C
                         clock pessimism             -0.509    22.455    
                         clock uncertainty           -0.087    22.367    
    SLICE_X32Y110        FDCE (Setup_fdce_C_D)        0.075    22.442    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.442    
                         arrival time                         -22.335    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        9.472ns  (logic 3.106ns (32.792%)  route 6.366ns (67.208%))
  Logic Levels:           14  (LUT2=2 LUT3=2 LUT5=6 LUT6=4)
  Clock Path Skew:        -2.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 22.960 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 f  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 f  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 f  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 f  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 r  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.195    20.250    CPU/md_unit/B/dffe_gen[22].dff/q_reg_6
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.374 r  CPU/md_unit/B/dffe_gen[22].dff/q_i_2__21/O
                         net (fo=2, routed)           0.646    21.020    CPU/md_unit/B/dffe_gen[31].dff/q_reg_19
    SLICE_X35Y109        LUT3 (Prop_lut3_I2_O)        0.149    21.169 f  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__54/O
                         net (fo=6, routed)           0.357    21.526    CPU/md_unit/B/dffe_gen[24].dff/q_reg_17
    SLICE_X35Y111        LUT6 (Prop_lut6_I3_O)        0.332    21.858 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_3__53/O
                         net (fo=1, routed)           0.295    22.153    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg_6
    SLICE_X35Y112        LUT5 (Prop_lut5_I3_O)        0.124    22.277 r  CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_i_1__410/O
                         net (fo=1, routed)           0.000    22.277    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_2
    SLICE_X35Y112        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.499    22.960    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/clk_out1
    SLICE_X35Y112        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg/C
                         clock pessimism             -0.509    22.452    
                         clock uncertainty           -0.087    22.364    
    SLICE_X35Y112        FDCE (Setup_fdce_C_D)        0.029    22.393    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.393    
                         arrival time                         -22.277    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        9.187ns  (logic 2.948ns (32.090%)  route 6.239ns (67.910%))
  Logic Levels:           13  (LUT2=2 LUT3=1 LUT5=6 LUT6=4)
  Clock Path Skew:        -2.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 22.964 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 r  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 r  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 f  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.593    20.648    CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg_7
    SLICE_X33Y107        LUT5 (Prop_lut5_I2_O)        0.120    20.768 r  CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_i_2__260/O
                         net (fo=3, routed)           0.472    21.241    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_10
    SLICE_X35Y108        LUT6 (Prop_lut6_I2_O)        0.327    21.568 r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_3__59/O
                         net (fo=1, routed)           0.300    21.868    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_3__59_n_0
    SLICE_X33Y108        LUT6 (Prop_lut6_I3_O)        0.124    21.992 r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_1__405/O
                         net (fo=1, routed)           0.000    21.992    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg_2
    SLICE_X33Y108        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.503    22.964    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/clk_out1
    SLICE_X33Y108        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/C
                         clock pessimism             -0.509    22.456    
                         clock uncertainty           -0.087    22.368    
    SLICE_X33Y108        FDCE (Setup_fdce_C_D)        0.031    22.399    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.399    
                         arrival time                         -21.992    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        9.069ns  (logic 2.948ns (32.507%)  route 6.121ns (67.493%))
  Logic Levels:           13  (LUT2=2 LUT3=1 LUT4=1 LUT5=6 LUT6=3)
  Clock Path Skew:        -2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 f  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 f  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 f  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 f  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 r  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.593    20.648    CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg_7
    SLICE_X33Y107        LUT5 (Prop_lut5_I2_O)        0.120    20.768 f  CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_i_2__260/O
                         net (fo=3, routed)           0.338    21.107    CPU/md_unit/B/dffe_gen[31].dff/q_reg_23
    SLICE_X34Y107        LUT4 (Prop_lut4_I3_O)        0.327    21.434 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__60/O
                         net (fo=2, routed)           0.317    21.750    CPU/md_unit/B/dffe_gen[21].dff/q_reg_7
    SLICE_X34Y108        LUT6 (Prop_lut6_I3_O)        0.124    21.874 r  CPU/md_unit/B/dffe_gen[21].dff/q_i_1__414/O
                         net (fo=1, routed)           0.000    21.874    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg_1
    SLICE_X34Y108        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.502    22.963    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/clk_out1
    SLICE_X34Y108        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/C
                         clock pessimism             -0.509    22.455    
                         clock uncertainty           -0.087    22.367    
    SLICE_X34Y108        FDCE (Setup_fdce_C_D)        0.077    22.444    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.444    
                         arrival time                         -21.874    
  -------------------------------------------------------------------
                         slack                                  0.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[30].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.301%)  route 0.114ns (44.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns = ( 13.499 - 12.500 ) 
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/fd_pc/dffe_gen[30].dff/clk0
    SLICE_X3Y116         FDCE                                         r  CPU/fd_pc/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDCE (Prop_fdce_C_Q)         0.141    13.086 r  CPU/fd_pc/dffe_gen[30].dff/q_reg/Q
                         net (fo=1, routed)           0.114    13.200    CPU/dx_pc/dffe_gen[30].dff/q_reg_0
    SLICE_X4Y115         FDCE                                         r  CPU/dx_pc/dffe_gen[30].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.863    13.499    CPU/dx_pc/dffe_gen[30].dff/clk0
    SLICE_X4Y115         FDCE                                         r  CPU/dx_pc/dffe_gen[30].dff/q_reg/C
                         clock pessimism             -0.520    12.980    
    SLICE_X4Y115         FDCE (Hold_fdce_C_D)         0.070    13.050    CPU/dx_pc/dffe_gen[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.050    
                         arrival time                          13.200    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 CPU/xm_PC/dffe_gen[4].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/mw_PC/dffe_gen[4].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.472%)  route 0.354ns (71.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.009ns = ( 13.509 - 12.500 ) 
    Source Clock Delay      (SCD):    0.449ns = ( 12.949 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.599    12.949    CPU/xm_PC/dffe_gen[4].dff/clk0
    SLICE_X5Y103         FDCE                                         r  CPU/xm_PC/dffe_gen[4].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDCE (Prop_fdce_C_Q)         0.141    13.090 r  CPU/xm_PC/dffe_gen[4].dff/q_reg/Q
                         net (fo=1, routed)           0.354    13.444    CPU/mw_PC/dffe_gen[4].dff/q_reg_0
    SLICE_X5Y98          FDCE                                         r  CPU/mw_PC/dffe_gen[4].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.873    13.509    CPU/mw_PC/dffe_gen[4].dff/clk0
    SLICE_X5Y98          FDCE                                         r  CPU/mw_PC/dffe_gen[4].dff/q_reg/C
                         clock pessimism             -0.286    13.223    
    SLICE_X5Y98          FDCE (Hold_fdce_C_D)         0.070    13.293    CPU/mw_PC/dffe_gen[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.293    
                         arrival time                          13.444    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 CPU/pc_latch/dffe_gen[13].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/fd_pc/dffe_gen[13].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.258ns  (logic 0.186ns (72.200%)  route 0.072ns (27.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns = ( 13.507 - 12.500 ) 
    Source Clock Delay      (SCD):    0.449ns = ( 12.949 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.599    12.949    CPU/pc_latch/dffe_gen[13].dff/clk0
    SLICE_X1Y108         FDCE                                         r  CPU/pc_latch/dffe_gen[13].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.141    13.090 r  CPU/pc_latch/dffe_gen[13].dff/q_reg/Q
                         net (fo=2, routed)           0.072    13.161    CPU/pc_latch/dffe_gen[13].dff/q_reg_0
    SLICE_X0Y108         LUT6 (Prop_lut6_I0_O)        0.045    13.206 r  CPU/pc_latch/dffe_gen[13].dff/q_i_1__8/O
                         net (fo=2, routed)           0.000    13.206    CPU/fd_pc/dffe_gen[13].dff/pc_plus_one[0]
    SLICE_X0Y108         FDCE                                         r  CPU/fd_pc/dffe_gen[13].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.871    13.507    CPU/fd_pc/dffe_gen[13].dff/clk0
    SLICE_X0Y108         FDCE                                         r  CPU/fd_pc/dffe_gen[13].dff/q_reg/C
                         clock pessimism             -0.546    12.962    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.092    13.054    CPU/fd_pc/dffe_gen[13].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.054    
                         arrival time                          13.206    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[29].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns = ( 13.499 - 12.500 ) 
    Source Clock Delay      (SCD):    0.446ns = ( 12.946 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.596    12.946    CPU/fd_pc/dffe_gen[29].dff/clk0
    SLICE_X3Y115         FDCE                                         r  CPU/fd_pc/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.141    13.087 r  CPU/fd_pc/dffe_gen[29].dff/q_reg/Q
                         net (fo=1, routed)           0.113    13.200    CPU/dx_pc/dffe_gen[29].dff/q_reg_0
    SLICE_X4Y115         FDCE                                         r  CPU/dx_pc/dffe_gen[29].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.863    13.499    CPU/dx_pc/dffe_gen[29].dff/clk0
    SLICE_X4Y115         FDCE                                         r  CPU/dx_pc/dffe_gen[29].dff/q_reg/C
                         clock pessimism             -0.520    12.980    
    SLICE_X4Y115         FDCE (Hold_fdce_C_D)         0.066    13.046    CPU/dx_pc/dffe_gen[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.046    
                         arrival time                          13.200    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 SW_M_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SW_Q_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.249ns  (logic 0.146ns (58.677%)  route 0.103ns (41.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns = ( 12.221 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 11.990 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.602    11.990    clock40mhz
    SLICE_X4Y91          FDRE                                         r  SW_M_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.146    12.136 r  SW_M_reg[11]/Q
                         net (fo=1, routed)           0.103    12.239    SW_M[11]
    SLICE_X7Y92          FDRE                                         r  SW_Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.873    12.221    clock40mhz
    SLICE_X7Y92          FDRE                                         r  SW_Q_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.215    12.006    
    SLICE_X7Y92          FDRE (Hold_fdre_C_D)         0.077    12.083    SW_Q_reg[11]
  -------------------------------------------------------------------
                         required time                        -12.083    
                         arrival time                          12.239    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 SW_M_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SW_Q_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.256ns  (logic 0.146ns (57.030%)  route 0.110ns (42.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns = ( 12.221 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 11.990 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.602    11.990    clock40mhz
    SLICE_X5Y91          FDRE                                         r  SW_M_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.146    12.136 r  SW_M_reg[10]/Q
                         net (fo=1, routed)           0.110    12.246    SW_M[10]
    SLICE_X4Y91          FDRE                                         r  SW_Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.873    12.221    clock40mhz
    SLICE_X4Y91          FDRE                                         r  SW_Q_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.218    12.003    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.077    12.080    SW_Q_reg[10]
  -------------------------------------------------------------------
                         required time                        -12.080    
                         arrival time                          12.246    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[16].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[16].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns = ( 13.504 - 12.500 ) 
    Source Clock Delay      (SCD):    0.448ns = ( 12.948 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.598    12.948    CPU/fd_pc/dffe_gen[16].dff/clk0
    SLICE_X1Y111         FDCE                                         r  CPU/fd_pc/dffe_gen[16].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.141    13.089 r  CPU/fd_pc/dffe_gen[16].dff/q_reg/Q
                         net (fo=1, routed)           0.112    13.201    CPU/dx_pc/dffe_gen[16].dff/q_reg_2
    SLICE_X1Y112         FDCE                                         r  CPU/dx_pc/dffe_gen[16].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.868    13.504    CPU/dx_pc/dffe_gen[16].dff/clk0
    SLICE_X1Y112         FDCE                                         r  CPU/dx_pc/dffe_gen[16].dff/q_reg/C
                         clock pessimism             -0.543    12.962    
    SLICE_X1Y112         FDCE (Hold_fdce_C_D)         0.070    13.032    CPU/dx_pc/dffe_gen[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.032    
                         arrival time                          13.201    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[9].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[9].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.954%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns = ( 13.507 - 12.500 ) 
    Source Clock Delay      (SCD):    0.449ns = ( 12.949 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.599    12.949    CPU/fd_pc/dffe_gen[9].dff/clk0
    SLICE_X0Y108         FDCE                                         r  CPU/fd_pc/dffe_gen[9].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    13.090 r  CPU/fd_pc/dffe_gen[9].dff/q_reg/Q
                         net (fo=1, routed)           0.116    13.205    CPU/dx_pc/dffe_gen[9].dff/q_reg_2
    SLICE_X1Y107         FDCE                                         r  CPU/dx_pc/dffe_gen[9].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.871    13.507    CPU/dx_pc/dffe_gen[9].dff/clk0
    SLICE_X1Y107         FDCE                                         r  CPU/dx_pc/dffe_gen[9].dff/q_reg/C
                         clock pessimism             -0.543    12.965    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.070    13.035    CPU/dx_pc/dffe_gen[9].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.035    
                         arrival time                          13.205    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 CPU/xm_PC/dffe_gen[16].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/mw_PC/dffe_gen[16].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns = ( 13.504 - 12.500 ) 
    Source Clock Delay      (SCD):    0.448ns = ( 12.948 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.598    12.948    CPU/xm_PC/dffe_gen[16].dff/clk0
    SLICE_X4Y107         FDCE                                         r  CPU/xm_PC/dffe_gen[16].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.141    13.089 r  CPU/xm_PC/dffe_gen[16].dff/q_reg/Q
                         net (fo=1, routed)           0.118    13.207    CPU/mw_PC/dffe_gen[16].dff/q_reg_0
    SLICE_X5Y107         FDCE                                         r  CPU/mw_PC/dffe_gen[16].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.868    13.504    CPU/mw_PC/dffe_gen[16].dff/clk0
    SLICE_X5Y107         FDCE                                         r  CPU/mw_PC/dffe_gen[16].dff/q_reg/C
                         clock pessimism             -0.544    12.961    
    SLICE_X5Y107         FDCE (Hold_fdce_C_D)         0.075    13.036    CPU/mw_PC/dffe_gen[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.036    
                         arrival time                          13.207    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[22].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[22].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.006ns = ( 13.506 - 12.500 ) 
    Source Clock Delay      (SCD):    0.448ns = ( 12.948 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.598    12.948    CPU/fd_pc/dffe_gen[22].dff/clk0
    SLICE_X3Y111         FDCE                                         r  CPU/fd_pc/dffe_gen[22].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.141    13.089 r  CPU/fd_pc/dffe_gen[22].dff/q_reg/Q
                         net (fo=1, routed)           0.112    13.201    CPU/dx_pc/dffe_gen[22].dff/q_reg_3
    SLICE_X3Y110         FDCE                                         r  CPU/dx_pc/dffe_gen[22].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.871    13.506    CPU/dx_pc/dffe_gen[22].dff/clk0
    SLICE_X3Y110         FDCE                                         r  CPU/dx_pc/dffe_gen[22].dff/q_reg/C
                         clock pessimism             -0.543    12.964    
    SLICE_X3Y110         FDCE (Hold_fdce_C_D)         0.066    13.030    CPU/dx_pc/dffe_gen[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.030    
                         arrival time                          13.201    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y21    ProcMem/MemoryArray_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y22    ProcMem/MemoryArray_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y20    ProcMem/MemoryArray_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y19    ProcMem/MemoryArray_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y23    InstMem/dataOut_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y24    InstMem/dataOut_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y21    ProcMem/MemoryArray_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y22    ProcMem/MemoryArray_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y20    ProcMem/MemoryArray_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y19    ProcMem/MemoryArray_reg_3/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y103    LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y103    LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y95     LED_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y95     LED_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y98     LED_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y98     LED_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y98     LED_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y98     LED_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y98     LED_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y98     LED_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y103    LED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y103    LED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y95     LED_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y95     LED_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y98     LED_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y98     LED_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y98     LED_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y98     LED_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y98     LED_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y98     LED_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.590ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.099ns  (logic 1.054ns (20.672%)  route 4.045ns (79.328%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 37.973 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.647    -2.400    VGA_display/Display/CLK
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456    -1.944 r  VGA_display/Display/hPos_reg[1]/Q
                         net (fo=15, routed)          1.480    -0.464    VGA_display/Display/hPos_reg_n_0_[1]
    SLICE_X10Y99         LUT4 (Prop_lut4_I2_O)        0.146    -0.318 r  VGA_display/Display/hPos[7]_i_2/O
                         net (fo=3, routed)           0.839     0.521    VGA_display/Display/hPos[7]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.328     0.849 r  VGA_display/Display/hPos[9]_i_2/O
                         net (fo=1, routed)           0.960     1.809    VGA_display/Display/hPos[9]_i_2_n_0
    SLICE_X9Y99          LUT3 (Prop_lut3_I2_O)        0.124     1.933 r  VGA_display/Display/hPos[9]_i_1/O
                         net (fo=2, routed)           0.766     2.699    VGA_display/Display/hPos[9]
    SLICE_X11Y101        FDCE                                         r  VGA_display/Display/hPos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.512    37.973    VGA_display/Display/CLK
    SLICE_X11Y101        FDCE                                         r  VGA_display/Display/hPos_reg[9]/C
                         clock pessimism             -0.509    37.465    
                         clock uncertainty           -0.095    37.370    
    SLICE_X11Y101        FDCE (Setup_fdce_C_D)       -0.081    37.289    VGA_display/Display/hPos_reg[9]
  -------------------------------------------------------------------
                         required time                         37.289    
                         arrival time                          -2.699    
  -------------------------------------------------------------------
                         slack                                 34.590    

Slack (MET) :             34.930ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[9]_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.054ns (21.647%)  route 3.815ns (78.353%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 37.990 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.647    -2.400    VGA_display/Display/CLK
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456    -1.944 r  VGA_display/Display/hPos_reg[1]/Q
                         net (fo=15, routed)          1.480    -0.464    VGA_display/Display/hPos_reg_n_0_[1]
    SLICE_X10Y99         LUT4 (Prop_lut4_I2_O)        0.146    -0.318 r  VGA_display/Display/hPos[7]_i_2/O
                         net (fo=3, routed)           0.839     0.521    VGA_display/Display/hPos[7]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.328     0.849 r  VGA_display/Display/hPos[9]_i_2/O
                         net (fo=1, routed)           0.960     1.809    VGA_display/Display/hPos[9]_i_2_n_0
    SLICE_X9Y99          LUT3 (Prop_lut3_I2_O)        0.124     1.933 r  VGA_display/Display/hPos[9]_i_1/O
                         net (fo=2, routed)           0.536     2.469    VGA_display/Display/hPos[9]
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[9]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.528    37.990    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[9]_replica/C
                         clock pessimism             -0.430    37.560    
                         clock uncertainty           -0.095    37.466    
    SLICE_X11Y99         FDCE (Setup_fdce_C_D)       -0.067    37.399    VGA_display/Display/hPos_reg[9]_replica
  -------------------------------------------------------------------
                         required time                         37.399    
                         arrival time                          -2.469    
  -------------------------------------------------------------------
                         slack                                 34.930    

Slack (MET) :             35.296ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 1.107ns (25.455%)  route 3.242ns (74.545%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 37.990 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.648    -2.399    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.943 f  VGA_display/Display/hPos_reg[3]/Q
                         net (fo=16, routed)          1.636    -0.307    VGA_display/Display/hPos_reg_n_0_[3]
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.150    -0.157 f  VGA_display/Display/hPos[6]_i_2/O
                         net (fo=3, routed)           0.306     0.149    VGA_display/Display/hPos[6]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.348     0.497 f  VGA_display/Display/vPos[9]_i_1/O
                         net (fo=12, routed)          0.945     1.442    VGA_display/Display/vPos
    SLICE_X9Y99          LUT3 (Prop_lut3_I0_O)        0.153     1.595 r  VGA_display/Display/hPos[8]_i_1/O
                         net (fo=1, routed)           0.355     1.950    VGA_display/Display/hPos[8]
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.528    37.990    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[8]/C
                         clock pessimism             -0.389    37.601    
                         clock uncertainty           -0.095    37.507    
    SLICE_X11Y99         FDCE (Setup_fdce_C_D)       -0.261    37.246    VGA_display/Display/hPos_reg[8]
  -------------------------------------------------------------------
                         required time                         37.246    
                         arrival time                          -1.950    
  -------------------------------------------------------------------
                         slack                                 35.296    

Slack (MET) :             35.530ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.954ns (22.826%)  route 3.226ns (77.174%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 37.988 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.648    -2.399    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.943 r  VGA_display/Display/hPos_reg[3]/Q
                         net (fo=16, routed)          1.636    -0.307    VGA_display/Display/hPos_reg_n_0_[3]
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.150    -0.157 r  VGA_display/Display/hPos[6]_i_2/O
                         net (fo=3, routed)           0.306     0.149    VGA_display/Display/hPos[6]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.348     0.497 r  VGA_display/Display/vPos[9]_i_1/O
                         net (fo=12, routed)          1.284     1.781    VGA_display/Display/vPos
    SLICE_X10Y92         FDCE                                         r  VGA_display/Display/vPos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.526    37.988    VGA_display/Display/CLK
    SLICE_X10Y92         FDCE                                         r  VGA_display/Display/vPos_reg[4]/C
                         clock pessimism             -0.414    37.574    
                         clock uncertainty           -0.095    37.480    
    SLICE_X10Y92         FDCE (Setup_fdce_C_CE)      -0.169    37.311    VGA_display/Display/vPos_reg[4]
  -------------------------------------------------------------------
                         required time                         37.311    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                 35.530    

Slack (MET) :             35.537ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.954ns (22.857%)  route 3.220ns (77.143%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 37.989 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.648    -2.399    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.943 r  VGA_display/Display/hPos_reg[3]/Q
                         net (fo=16, routed)          1.636    -0.307    VGA_display/Display/hPos_reg_n_0_[3]
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.150    -0.157 r  VGA_display/Display/hPos[6]_i_2/O
                         net (fo=3, routed)           0.306     0.149    VGA_display/Display/hPos[6]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.348     0.497 r  VGA_display/Display/vPos[9]_i_1/O
                         net (fo=12, routed)          1.278     1.775    VGA_display/Display/vPos
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.527    37.989    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[6]/C
                         clock pessimism             -0.414    37.575    
                         clock uncertainty           -0.095    37.481    
    SLICE_X10Y94         FDCE (Setup_fdce_C_CE)      -0.169    37.312    VGA_display/Display/vPos_reg[6]
  -------------------------------------------------------------------
                         required time                         37.312    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                 35.537    

Slack (MET) :             35.537ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.954ns (22.857%)  route 3.220ns (77.143%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 37.989 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.648    -2.399    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.943 r  VGA_display/Display/hPos_reg[3]/Q
                         net (fo=16, routed)          1.636    -0.307    VGA_display/Display/hPos_reg_n_0_[3]
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.150    -0.157 r  VGA_display/Display/hPos[6]_i_2/O
                         net (fo=3, routed)           0.306     0.149    VGA_display/Display/hPos[6]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.348     0.497 r  VGA_display/Display/vPos[9]_i_1/O
                         net (fo=12, routed)          1.278     1.775    VGA_display/Display/vPos
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.527    37.989    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
                         clock pessimism             -0.414    37.575    
                         clock uncertainty           -0.095    37.481    
    SLICE_X10Y94         FDCE (Setup_fdce_C_CE)      -0.169    37.312    VGA_display/Display/vPos_reg[7]
  -------------------------------------------------------------------
                         required time                         37.312    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                 35.537    

Slack (MET) :             35.537ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.954ns (22.857%)  route 3.220ns (77.143%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 37.989 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.648    -2.399    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.943 r  VGA_display/Display/hPos_reg[3]/Q
                         net (fo=16, routed)          1.636    -0.307    VGA_display/Display/hPos_reg_n_0_[3]
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.150    -0.157 r  VGA_display/Display/hPos[6]_i_2/O
                         net (fo=3, routed)           0.306     0.149    VGA_display/Display/hPos[6]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.348     0.497 r  VGA_display/Display/vPos[9]_i_1/O
                         net (fo=12, routed)          1.278     1.775    VGA_display/Display/vPos
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.527    37.989    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[8]/C
                         clock pessimism             -0.414    37.575    
                         clock uncertainty           -0.095    37.481    
    SLICE_X10Y94         FDCE (Setup_fdce_C_CE)      -0.169    37.312    VGA_display/Display/vPos_reg[8]
  -------------------------------------------------------------------
                         required time                         37.312    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                 35.537    

Slack (MET) :             35.537ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.954ns (22.857%)  route 3.220ns (77.143%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 37.989 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.648    -2.399    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.943 r  VGA_display/Display/hPos_reg[3]/Q
                         net (fo=16, routed)          1.636    -0.307    VGA_display/Display/hPos_reg_n_0_[3]
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.150    -0.157 r  VGA_display/Display/hPos[6]_i_2/O
                         net (fo=3, routed)           0.306     0.149    VGA_display/Display/hPos[6]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.348     0.497 r  VGA_display/Display/vPos[9]_i_1/O
                         net (fo=12, routed)          1.278     1.775    VGA_display/Display/vPos
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.527    37.989    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[9]/C
                         clock pessimism             -0.414    37.575    
                         clock uncertainty           -0.095    37.481    
    SLICE_X10Y94         FDCE (Setup_fdce_C_CE)      -0.169    37.312    VGA_display/Display/vPos_reg[9]
  -------------------------------------------------------------------
                         required time                         37.312    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                 35.537    

Slack (MET) :             35.684ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.930ns (23.144%)  route 3.088ns (76.856%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 37.973 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.647    -2.400    VGA_display/Display/CLK
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456    -1.944 r  VGA_display/Display/hPos_reg[1]/Q
                         net (fo=15, routed)          1.480    -0.464    VGA_display/Display/hPos_reg_n_0_[1]
    SLICE_X10Y99         LUT4 (Prop_lut4_I2_O)        0.146    -0.318 r  VGA_display/Display/hPos[7]_i_2/O
                         net (fo=3, routed)           0.823     0.505    VGA_display/Display/hPos[7]_i_2_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I4_O)        0.328     0.833 r  VGA_display/Display/hPos[7]_i_1/O
                         net (fo=1, routed)           0.786     1.619    VGA_display/Display/hPos[7]
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.512    37.973    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
                         clock pessimism             -0.509    37.465    
                         clock uncertainty           -0.095    37.370    
    SLICE_X11Y100        FDCE (Setup_fdce_C_D)       -0.067    37.303    VGA_display/Display/hPos_reg[7]
  -------------------------------------------------------------------
                         required time                         37.303    
                         arrival time                          -1.619    
  -------------------------------------------------------------------
                         slack                                 35.684    

Slack (MET) :             35.716ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.954ns (23.889%)  route 3.039ns (76.111%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 37.988 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.648    -2.399    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.943 r  VGA_display/Display/hPos_reg[3]/Q
                         net (fo=16, routed)          1.636    -0.307    VGA_display/Display/hPos_reg_n_0_[3]
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.150    -0.157 r  VGA_display/Display/hPos[6]_i_2/O
                         net (fo=3, routed)           0.306     0.149    VGA_display/Display/hPos[6]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.348     0.497 r  VGA_display/Display/vPos[9]_i_1/O
                         net (fo=12, routed)          1.098     1.595    VGA_display/Display/vPos
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.526    37.988    VGA_display/Display/CLK
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[0]/C
                         clock pessimism             -0.414    37.574    
                         clock uncertainty           -0.095    37.480    
    SLICE_X10Y91         FDCE (Setup_fdce_C_CE)      -0.169    37.311    VGA_display/Display/vPos_reg[0]
  -------------------------------------------------------------------
                         required time                         37.311    
                         arrival time                          -1.595    
  -------------------------------------------------------------------
                         slack                                 35.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 VGA_display/ColorPalette/VGA_display/ColorPalette/MemoryArray_reg_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ColorPalette/MemoryArray_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.214%)  route 0.144ns (46.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.574    -0.538    VGA_display/ColorPalette/CLK
    SLICE_X8Y92          FDCE                                         r  VGA_display/ColorPalette/VGA_display/ColorPalette/MemoryArray_reg_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDCE (Prop_fdce_C_Q)         0.164    -0.374 r  VGA_display/ColorPalette/VGA_display/ColorPalette/MemoryArray_reg_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=1, routed)           0.144    -0.230    VGA_display/ColorPalette/VGA_display/ColorPalette/MemoryArray_reg_cooolgate_en_sig_1
    RAMB18_X0Y36         RAMB18E1                                     r  VGA_display/ColorPalette/MemoryArray_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.888    -0.264    VGA_display/ColorPalette/CLK
    RAMB18_X0Y36         RAMB18E1                                     r  VGA_display/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.215    -0.479    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.383    VGA_display/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.246ns (70.590%)  route 0.102ns (29.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.574    -0.538    VGA_display/Display/CLK
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDCE (Prop_fdce_C_Q)         0.148    -0.390 r  VGA_display/Display/vPos_reg[1]/Q
                         net (fo=10, routed)          0.102    -0.288    VGA_display/Display/vPos_reg_n_0_[1]
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.098    -0.190 r  VGA_display/Display/vPos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    VGA_display/Display/vPos[5]_i_1_n_0
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.845    -0.307    VGA_display/Display/CLK
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[5]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X10Y91         FDCE (Hold_fdce_C_D)         0.121    -0.417    VGA_display/Display/vPos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[5]/Q
                         net (fo=17, routed)          0.134    -0.267    VGA_display/Display/hPos_reg_n_0_[5]
    SLICE_X9Y100         LUT6 (Prop_lut6_I4_O)        0.045    -0.222 r  VGA_display/Display/hPos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    VGA_display/Display/hPos[5]
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.841    -0.311    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[5]/C
                         clock pessimism             -0.231    -0.542    
    SLICE_X9Y100         FDCE (Hold_fdce_C_D)         0.092    -0.450    VGA_display/Display/hPos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.574    -0.538    VGA_display/Display/CLK
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.374 r  VGA_display/Display/vPos_reg[0]/Q
                         net (fo=10, routed)          0.198    -0.176    VGA_display/Display/vPos_reg_n_0_[0]
    SLICE_X10Y91         LUT2 (Prop_lut2_I1_O)        0.043    -0.133 r  VGA_display/Display/vPos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    VGA_display/Display/vPos[1]_i_1_n_0
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.845    -0.307    VGA_display/Display/CLK
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[1]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X10Y91         FDCE (Hold_fdce_C_D)         0.131    -0.407    VGA_display/Display/vPos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.167%)  route 0.192ns (50.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.576    -0.536    VGA_display/Display/CLK
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  VGA_display/Display/hPos_reg[1]/Q
                         net (fo=15, routed)          0.192    -0.203    VGA_display/Display/hPos_reg_n_0_[1]
    SLICE_X9Y99          LUT2 (Prop_lut2_I1_O)        0.045    -0.158 r  VGA_display/Display/hPos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    VGA_display/Display/hPos[1]
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.847    -0.305    VGA_display/Display/CLK
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[1]/C
                         clock pessimism             -0.231    -0.536    
    SLICE_X9Y99          FDCE (Hold_fdce_C_D)         0.092    -0.444    VGA_display/Display/hPos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.576    -0.536    VGA_display/Display/CLK
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.395 f  VGA_display/Display/hPos_reg[0]/Q
                         net (fo=15, routed)          0.192    -0.204    VGA_display/Display/hPos_reg_n_0_[0]
    SLICE_X9Y99          LUT1 (Prop_lut1_I0_O)        0.045    -0.159 r  VGA_display/Display/hPos[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    VGA_display/Display/hPos[0]
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.847    -0.305    VGA_display/Display/CLK
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[0]/C
                         clock pessimism             -0.231    -0.536    
    SLICE_X9Y99          FDCE (Hold_fdce_C_D)         0.091    -0.445    VGA_display/Display/hPos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.574    -0.538    VGA_display/Display/CLK
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.374 f  VGA_display/Display/vPos_reg[0]/Q
                         net (fo=10, routed)          0.198    -0.176    VGA_display/Display/vPos_reg_n_0_[0]
    SLICE_X10Y91         LUT1 (Prop_lut1_I0_O)        0.045    -0.131 r  VGA_display/Display/vPos[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    VGA_display/Display/vPos[0]_i_1_n_0
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.845    -0.307    VGA_display/Display/CLK
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[0]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X10Y91         FDCE (Hold_fdce_C_D)         0.120    -0.418    VGA_display/Display/vPos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.606%)  route 0.205ns (52.394%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[6]/Q
                         net (fo=19, routed)          0.205    -0.196    VGA_display/Display/hPos_reg_n_0_[6]
    SLICE_X9Y100         LUT3 (Prop_lut3_I0_O)        0.045    -0.151 r  VGA_display/Display/hPos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    VGA_display/Display/hPos[6]
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.841    -0.311    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/C
                         clock pessimism             -0.231    -0.542    
    SLICE_X9Y100         FDCE (Hold_fdce_C_D)         0.092    -0.450    VGA_display/Display/hPos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.187ns (45.986%)  route 0.220ns (54.014%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.575    -0.537    VGA_display/Display/CLK
    SLICE_X11Y93         FDCE                                         r  VGA_display/Display/vPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  VGA_display/Display/vPos_reg[2]/Q
                         net (fo=11, routed)          0.220    -0.177    VGA_display/Display/vPos_reg_n_0_[2]
    SLICE_X11Y93         LUT5 (Prop_lut5_I3_O)        0.046    -0.131 r  VGA_display/Display/vPos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    VGA_display/Display/vPos[3]_i_1_n_0
    SLICE_X11Y93         FDCE                                         r  VGA_display/Display/vPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.846    -0.306    VGA_display/Display/CLK
    SLICE_X11Y93         FDCE                                         r  VGA_display/Display/vPos_reg[3]/C
                         clock pessimism             -0.231    -0.537    
    SLICE_X11Y93         FDCE (Hold_fdce_C_D)         0.107    -0.430    VGA_display/Display/vPos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.210ns (48.315%)  route 0.225ns (51.685%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.575    -0.537    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  VGA_display/Display/vPos_reg[8]/Q
                         net (fo=7, routed)           0.225    -0.149    VGA_display/Display/vPos_reg_n_0_[8]
    SLICE_X10Y94         LUT5 (Prop_lut5_I0_O)        0.046    -0.103 r  VGA_display/Display/vPos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    VGA_display/Display/vPos[8]_i_1_n_0
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.846    -0.306    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[8]/C
                         clock pessimism             -0.231    -0.537    
    SLICE_X10Y94         FDCE (Hold_fdce_C_D)         0.133    -0.404    VGA_display/Display/vPos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y36    VGA_display/ColorPalette/MemoryArray_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y36    VGA_display/ColorPalette/MemoryArray_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X8Y92     VGA_display/ColorPalette/VGA_display/ColorPalette/MemoryArray_reg_cooolgate_en_gate_1_cooolDelFlop/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X9Y99     VGA_display/Display/hPos_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X9Y99     VGA_display/Display/hPos_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X9Y99     VGA_display/Display/hPos_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X11Y99    VGA_display/Display/hPos_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X11Y98    VGA_display/Display/hPos_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y92     VGA_display/ColorPalette/VGA_display/ColorPalette/MemoryArray_reg_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y92     VGA_display/ColorPalette/VGA_display/ColorPalette/MemoryArray_reg_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y99     VGA_display/Display/hPos_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y99     VGA_display/Display/hPos_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y99     VGA_display/Display/hPos_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y99     VGA_display/Display/hPos_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y99     VGA_display/Display/hPos_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y99     VGA_display/Display/hPos_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y99    VGA_display/Display/hPos_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y99    VGA_display/Display/hPos_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y92     VGA_display/ColorPalette/VGA_display/ColorPalette/MemoryArray_reg_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y92     VGA_display/ColorPalette/VGA_display/ColorPalette/MemoryArray_reg_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y99     VGA_display/Display/hPos_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y99     VGA_display/Display/hPos_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y99     VGA_display/Display/hPos_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y99     VGA_display/Display/hPos_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y99     VGA_display/Display/hPos_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y99     VGA_display/Display/hPos_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y99    VGA_display/Display/hPos_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y99    VGA_display/Display/hPos_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            5  Failing Endpoints,  Worst Slack       -0.186ns,  Total Violation       -0.505ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.186ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        9.782ns  (logic 3.106ns (31.753%)  route 6.676ns (68.247%))
  Logic Levels:           14  (LUT2=2 LUT3=3 LUT5=5 LUT6=4)
  Clock Path Skew:        -2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 f  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 f  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 f  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 f  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 r  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.195    20.250    CPU/md_unit/B/dffe_gen[22].dff/q_reg_6
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.374 r  CPU/md_unit/B/dffe_gen[22].dff/q_i_2__21/O
                         net (fo=2, routed)           0.646    21.020    CPU/md_unit/B/dffe_gen[31].dff/q_reg_19
    SLICE_X35Y109        LUT3 (Prop_lut3_I2_O)        0.149    21.169 f  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__54/O
                         net (fo=6, routed)           0.502    21.671    CPU/md_unit/B/dffe_gen[24].dff/q_reg_17
    SLICE_X34Y109        LUT3 (Prop_lut3_I1_O)        0.332    22.003 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_2__19/O
                         net (fo=2, routed)           0.461    22.463    CPU/md_unit/B/dffe_gen[24].dff/q_i_2__19_n_0
    SLICE_X32Y110        LUT6 (Prop_lut6_I4_O)        0.124    22.587 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_1__406/O
                         net (fo=1, routed)           0.000    22.587    CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg_1
    SLICE_X32Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.502    22.963    CPU/md_unit/divide/AQ/d_flip_flop[59].dff/clk_out1
    SLICE_X32Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg/C
                         clock pessimism             -0.509    22.455    
                         clock uncertainty           -0.085    22.370    
    SLICE_X32Y110        FDCE (Setup_fdce_C_D)        0.031    22.401    CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.401    
                         arrival time                         -22.587    
  -------------------------------------------------------------------
                         slack                                 -0.186    

Slack (VIOLATED) :        -0.167ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        9.762ns  (logic 3.106ns (31.816%)  route 6.656ns (68.184%))
  Logic Levels:           14  (LUT2=2 LUT3=3 LUT5=6 LUT6=3)
  Clock Path Skew:        -2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 f  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 f  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 f  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 f  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 r  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.195    20.250    CPU/md_unit/B/dffe_gen[22].dff/q_reg_6
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.374 r  CPU/md_unit/B/dffe_gen[22].dff/q_i_2__21/O
                         net (fo=2, routed)           0.646    21.020    CPU/md_unit/B/dffe_gen[31].dff/q_reg_19
    SLICE_X35Y109        LUT3 (Prop_lut3_I2_O)        0.149    21.169 f  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__54/O
                         net (fo=6, routed)           0.502    21.671    CPU/md_unit/B/dffe_gen[24].dff/q_reg_17
    SLICE_X34Y109        LUT3 (Prop_lut3_I1_O)        0.332    22.003 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_2__19/O
                         net (fo=2, routed)           0.441    22.444    CPU/md_unit/B/dffe_gen[24].dff/q_i_2__19_n_0
    SLICE_X32Y110        LUT5 (Prop_lut5_I2_O)        0.124    22.568 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_1__407/O
                         net (fo=1, routed)           0.000    22.568    CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg_3
    SLICE_X32Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.502    22.963    CPU/md_unit/divide/AQ/d_flip_flop[58].dff/clk_out1
    SLICE_X32Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg/C
                         clock pessimism             -0.509    22.455    
                         clock uncertainty           -0.085    22.370    
    SLICE_X32Y110        FDCE (Setup_fdce_C_D)        0.031    22.401    CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.401    
                         arrival time                         -22.568    
  -------------------------------------------------------------------
                         slack                                 -0.167    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        9.807ns  (logic 3.135ns (31.966%)  route 6.672ns (68.034%))
  Logic Levels:           14  (LUT2=3 LUT3=2 LUT5=5 LUT6=4)
  Clock Path Skew:        -2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 22.962 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 r  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 r  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 f  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.195    20.250    CPU/md_unit/B/dffe_gen[22].dff/q_reg_6
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.374 f  CPU/md_unit/B/dffe_gen[22].dff/q_i_2__21/O
                         net (fo=2, routed)           0.646    21.020    CPU/md_unit/B/dffe_gen[31].dff/q_reg_19
    SLICE_X35Y109        LUT3 (Prop_lut3_I2_O)        0.149    21.169 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__54/O
                         net (fo=6, routed)           0.364    21.533    CPU/md_unit/B/dffe_gen[24].dff/q_reg_17
    SLICE_X37Y110        LUT6 (Prop_lut6_I3_O)        0.332    21.865 f  CPU/md_unit/B/dffe_gen[24].dff/q_i_2__17/O
                         net (fo=2, routed)           0.595    22.460    CPU/md_unit/counter_up_64/tff1/ff/q_reg_4
    SLICE_X34Y110        LUT2 (Prop_lut2_I1_O)        0.153    22.613 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_1__404/O
                         net (fo=1, routed)           0.000    22.613    CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg_1
    SLICE_X34Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.501    22.962    CPU/md_unit/divide/AQ/d_flip_flop[63].dff/clk_out1
    SLICE_X34Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg/C
                         clock pessimism             -0.509    22.454    
                         clock uncertainty           -0.085    22.369    
    SLICE_X34Y110        FDCE (Setup_fdce_C_D)        0.118    22.487    CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.487    
                         arrival time                         -22.613    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.014ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        9.609ns  (logic 3.106ns (32.323%)  route 6.503ns (67.677%))
  Logic Levels:           14  (LUT2=2 LUT3=2 LUT5=6 LUT6=4)
  Clock Path Skew:        -2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 r  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 r  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 f  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.195    20.250    CPU/md_unit/B/dffe_gen[22].dff/q_reg_6
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.374 f  CPU/md_unit/B/dffe_gen[22].dff/q_i_2__21/O
                         net (fo=2, routed)           0.646    21.020    CPU/md_unit/B/dffe_gen[31].dff/q_reg_19
    SLICE_X35Y109        LUT3 (Prop_lut3_I2_O)        0.149    21.169 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__54/O
                         net (fo=6, routed)           0.383    21.552    CPU/md_unit/B/dffe_gen[24].dff/q_reg_17
    SLICE_X33Y110        LUT6 (Prop_lut6_I2_O)        0.332    21.884 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_2__20/O
                         net (fo=1, routed)           0.407    22.291    CPU/md_unit/B/dffe_gen[24].dff/q_i_2__20_n_0
    SLICE_X33Y110        LUT5 (Prop_lut5_I2_O)        0.124    22.415 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_1__409/O
                         net (fo=1, routed)           0.000    22.415    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg_2
    SLICE_X33Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.502    22.963    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/clk_out1
    SLICE_X33Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg/C
                         clock pessimism             -0.509    22.455    
                         clock uncertainty           -0.085    22.370    
    SLICE_X33Y110        FDCE (Setup_fdce_C_D)        0.031    22.401    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.401    
                         arrival time                         -22.415    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (VIOLATED) :        -0.013ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        9.608ns  (logic 3.106ns (32.329%)  route 6.502ns (67.671%))
  Logic Levels:           14  (LUT2=2 LUT3=3 LUT5=5 LUT6=4)
  Clock Path Skew:        -2.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 22.961 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 r  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 r  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 f  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.195    20.250    CPU/md_unit/B/dffe_gen[22].dff/q_reg_6
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.374 f  CPU/md_unit/B/dffe_gen[22].dff/q_i_2__21/O
                         net (fo=2, routed)           0.646    21.020    CPU/md_unit/B/dffe_gen[31].dff/q_reg_19
    SLICE_X35Y109        LUT3 (Prop_lut3_I2_O)        0.149    21.169 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__54/O
                         net (fo=6, routed)           0.364    21.533    CPU/md_unit/B/dffe_gen[24].dff/q_reg_17
    SLICE_X37Y110        LUT6 (Prop_lut6_I3_O)        0.332    21.865 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_2__17/O
                         net (fo=2, routed)           0.424    22.289    CPU/md_unit/A/dffe_gen[0].dff/q_reg_3
    SLICE_X35Y111        LUT3 (Prop_lut3_I2_O)        0.124    22.413 r  CPU/md_unit/A/dffe_gen[0].dff/q_i_1__67/O
                         net (fo=1, routed)           0.000    22.413    CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg_2
    SLICE_X35Y111        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.500    22.961    CPU/md_unit/divide/AQ/d_flip_flop[0].dff/clk_out1
    SLICE_X35Y111        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg/C
                         clock pessimism             -0.509    22.453    
                         clock uncertainty           -0.085    22.368    
    SLICE_X35Y111        FDCE (Setup_fdce_C_D)        0.032    22.400    CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.400    
                         arrival time                         -22.413    
  -------------------------------------------------------------------
                         slack                                 -0.013    

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        9.538ns  (logic 3.106ns (32.563%)  route 6.432ns (67.437%))
  Logic Levels:           14  (LUT2=2 LUT3=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 22.962 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 r  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 r  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 f  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.195    20.250    CPU/md_unit/B/dffe_gen[22].dff/q_reg_6
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.374 f  CPU/md_unit/B/dffe_gen[22].dff/q_i_2__21/O
                         net (fo=2, routed)           0.646    21.020    CPU/md_unit/B/dffe_gen[31].dff/q_reg_19
    SLICE_X35Y109        LUT3 (Prop_lut3_I2_O)        0.149    21.169 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__54/O
                         net (fo=6, routed)           0.379    21.548    CPU/md_unit/B/dffe_gen[24].dff/q_reg_17
    SLICE_X34Y110        LUT6 (Prop_lut6_I2_O)        0.332    21.880 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_3__52/O
                         net (fo=1, routed)           0.340    22.220    CPU/md_unit/B/dffe_gen[24].dff/q_i_3__52_n_0
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    22.344 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_1__408/O
                         net (fo=1, routed)           0.000    22.344    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg_1
    SLICE_X35Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.501    22.962    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/clk_out1
    SLICE_X35Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/C
                         clock pessimism             -0.509    22.454    
                         clock uncertainty           -0.085    22.369    
    SLICE_X35Y110        FDCE (Setup_fdce_C_D)        0.031    22.400    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.400    
                         arrival time                         -22.344    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        9.530ns  (logic 3.008ns (31.565%)  route 6.522ns (68.435%))
  Logic Levels:           13  (LUT2=2 LUT3=2 LUT5=6 LUT6=3)
  Clock Path Skew:        -2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 r  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 r  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 f  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.195    20.250    CPU/md_unit/B/dffe_gen[22].dff/q_reg_6
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.374 f  CPU/md_unit/B/dffe_gen[22].dff/q_i_2__21/O
                         net (fo=2, routed)           0.646    21.020    CPU/md_unit/B/dffe_gen[31].dff/q_reg_19
    SLICE_X35Y109        LUT3 (Prop_lut3_I2_O)        0.149    21.169 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__54/O
                         net (fo=6, routed)           0.808    21.977    CPU/md_unit/B/dffe_gen[24].dff/q_reg_17
    SLICE_X32Y110        LUT5 (Prop_lut5_I1_O)        0.358    22.335 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_1__457/O
                         net (fo=1, routed)           0.000    22.335    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg_1
    SLICE_X32Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.502    22.963    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/clk_out1
    SLICE_X32Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg/C
                         clock pessimism             -0.509    22.455    
                         clock uncertainty           -0.085    22.370    
    SLICE_X32Y110        FDCE (Setup_fdce_C_D)        0.075    22.445    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.445    
                         arrival time                         -22.335    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        9.472ns  (logic 3.106ns (32.792%)  route 6.366ns (67.208%))
  Logic Levels:           14  (LUT2=2 LUT3=2 LUT5=6 LUT6=4)
  Clock Path Skew:        -2.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 22.960 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 f  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 f  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 f  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 f  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 r  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.195    20.250    CPU/md_unit/B/dffe_gen[22].dff/q_reg_6
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.374 r  CPU/md_unit/B/dffe_gen[22].dff/q_i_2__21/O
                         net (fo=2, routed)           0.646    21.020    CPU/md_unit/B/dffe_gen[31].dff/q_reg_19
    SLICE_X35Y109        LUT3 (Prop_lut3_I2_O)        0.149    21.169 f  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__54/O
                         net (fo=6, routed)           0.357    21.526    CPU/md_unit/B/dffe_gen[24].dff/q_reg_17
    SLICE_X35Y111        LUT6 (Prop_lut6_I3_O)        0.332    21.858 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_3__53/O
                         net (fo=1, routed)           0.295    22.153    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg_6
    SLICE_X35Y112        LUT5 (Prop_lut5_I3_O)        0.124    22.277 r  CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_i_1__410/O
                         net (fo=1, routed)           0.000    22.277    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_2
    SLICE_X35Y112        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.499    22.960    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/clk_out1
    SLICE_X35Y112        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg/C
                         clock pessimism             -0.509    22.452    
                         clock uncertainty           -0.085    22.367    
    SLICE_X35Y112        FDCE (Setup_fdce_C_D)        0.029    22.396    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.396    
                         arrival time                         -22.277    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        9.187ns  (logic 2.948ns (32.090%)  route 6.239ns (67.910%))
  Logic Levels:           13  (LUT2=2 LUT3=1 LUT5=6 LUT6=4)
  Clock Path Skew:        -2.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 22.964 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 r  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 r  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 f  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.593    20.648    CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg_7
    SLICE_X33Y107        LUT5 (Prop_lut5_I2_O)        0.120    20.768 r  CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_i_2__260/O
                         net (fo=3, routed)           0.472    21.241    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_10
    SLICE_X35Y108        LUT6 (Prop_lut6_I2_O)        0.327    21.568 r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_3__59/O
                         net (fo=1, routed)           0.300    21.868    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_3__59_n_0
    SLICE_X33Y108        LUT6 (Prop_lut6_I3_O)        0.124    21.992 r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_1__405/O
                         net (fo=1, routed)           0.000    21.992    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg_2
    SLICE_X33Y108        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.503    22.964    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/clk_out1
    SLICE_X33Y108        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/C
                         clock pessimism             -0.509    22.456    
                         clock uncertainty           -0.085    22.371    
    SLICE_X33Y108        FDCE (Setup_fdce_C_D)        0.031    22.402    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.402    
                         arrival time                         -21.992    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        9.069ns  (logic 2.948ns (32.507%)  route 6.121ns (67.493%))
  Logic Levels:           13  (LUT2=2 LUT3=1 LUT4=1 LUT5=6 LUT6=3)
  Clock Path Skew:        -2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 f  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 f  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 f  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 f  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 r  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.593    20.648    CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg_7
    SLICE_X33Y107        LUT5 (Prop_lut5_I2_O)        0.120    20.768 f  CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_i_2__260/O
                         net (fo=3, routed)           0.338    21.107    CPU/md_unit/B/dffe_gen[31].dff/q_reg_23
    SLICE_X34Y107        LUT4 (Prop_lut4_I3_O)        0.327    21.434 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__60/O
                         net (fo=2, routed)           0.317    21.750    CPU/md_unit/B/dffe_gen[21].dff/q_reg_7
    SLICE_X34Y108        LUT6 (Prop_lut6_I3_O)        0.124    21.874 r  CPU/md_unit/B/dffe_gen[21].dff/q_i_1__414/O
                         net (fo=1, routed)           0.000    21.874    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg_1
    SLICE_X34Y108        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.502    22.963    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/clk_out1
    SLICE_X34Y108        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/C
                         clock pessimism             -0.509    22.455    
                         clock uncertainty           -0.085    22.370    
    SLICE_X34Y108        FDCE (Setup_fdce_C_D)        0.077    22.447    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.447    
                         arrival time                         -21.874    
  -------------------------------------------------------------------
                         slack                                  0.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[30].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.301%)  route 0.114ns (44.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns = ( 13.499 - 12.500 ) 
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/fd_pc/dffe_gen[30].dff/clk0
    SLICE_X3Y116         FDCE                                         r  CPU/fd_pc/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDCE (Prop_fdce_C_Q)         0.141    13.086 r  CPU/fd_pc/dffe_gen[30].dff/q_reg/Q
                         net (fo=1, routed)           0.114    13.200    CPU/dx_pc/dffe_gen[30].dff/q_reg_0
    SLICE_X4Y115         FDCE                                         r  CPU/dx_pc/dffe_gen[30].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.863    13.499    CPU/dx_pc/dffe_gen[30].dff/clk0
    SLICE_X4Y115         FDCE                                         r  CPU/dx_pc/dffe_gen[30].dff/q_reg/C
                         clock pessimism             -0.520    12.980    
    SLICE_X4Y115         FDCE (Hold_fdce_C_D)         0.070    13.050    CPU/dx_pc/dffe_gen[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.050    
                         arrival time                          13.200    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 CPU/xm_PC/dffe_gen[4].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/mw_PC/dffe_gen[4].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.472%)  route 0.354ns (71.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.009ns = ( 13.509 - 12.500 ) 
    Source Clock Delay      (SCD):    0.449ns = ( 12.949 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.599    12.949    CPU/xm_PC/dffe_gen[4].dff/clk0
    SLICE_X5Y103         FDCE                                         r  CPU/xm_PC/dffe_gen[4].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDCE (Prop_fdce_C_Q)         0.141    13.090 r  CPU/xm_PC/dffe_gen[4].dff/q_reg/Q
                         net (fo=1, routed)           0.354    13.444    CPU/mw_PC/dffe_gen[4].dff/q_reg_0
    SLICE_X5Y98          FDCE                                         r  CPU/mw_PC/dffe_gen[4].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.873    13.509    CPU/mw_PC/dffe_gen[4].dff/clk0
    SLICE_X5Y98          FDCE                                         r  CPU/mw_PC/dffe_gen[4].dff/q_reg/C
                         clock pessimism             -0.286    13.223    
    SLICE_X5Y98          FDCE (Hold_fdce_C_D)         0.070    13.293    CPU/mw_PC/dffe_gen[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.293    
                         arrival time                          13.444    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 CPU/pc_latch/dffe_gen[13].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/fd_pc/dffe_gen[13].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.258ns  (logic 0.186ns (72.200%)  route 0.072ns (27.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns = ( 13.507 - 12.500 ) 
    Source Clock Delay      (SCD):    0.449ns = ( 12.949 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.599    12.949    CPU/pc_latch/dffe_gen[13].dff/clk0
    SLICE_X1Y108         FDCE                                         r  CPU/pc_latch/dffe_gen[13].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.141    13.090 r  CPU/pc_latch/dffe_gen[13].dff/q_reg/Q
                         net (fo=2, routed)           0.072    13.161    CPU/pc_latch/dffe_gen[13].dff/q_reg_0
    SLICE_X0Y108         LUT6 (Prop_lut6_I0_O)        0.045    13.206 r  CPU/pc_latch/dffe_gen[13].dff/q_i_1__8/O
                         net (fo=2, routed)           0.000    13.206    CPU/fd_pc/dffe_gen[13].dff/pc_plus_one[0]
    SLICE_X0Y108         FDCE                                         r  CPU/fd_pc/dffe_gen[13].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.871    13.507    CPU/fd_pc/dffe_gen[13].dff/clk0
    SLICE_X0Y108         FDCE                                         r  CPU/fd_pc/dffe_gen[13].dff/q_reg/C
                         clock pessimism             -0.546    12.962    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.092    13.054    CPU/fd_pc/dffe_gen[13].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.054    
                         arrival time                          13.206    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[29].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns = ( 13.499 - 12.500 ) 
    Source Clock Delay      (SCD):    0.446ns = ( 12.946 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.596    12.946    CPU/fd_pc/dffe_gen[29].dff/clk0
    SLICE_X3Y115         FDCE                                         r  CPU/fd_pc/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.141    13.087 r  CPU/fd_pc/dffe_gen[29].dff/q_reg/Q
                         net (fo=1, routed)           0.113    13.200    CPU/dx_pc/dffe_gen[29].dff/q_reg_0
    SLICE_X4Y115         FDCE                                         r  CPU/dx_pc/dffe_gen[29].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.863    13.499    CPU/dx_pc/dffe_gen[29].dff/clk0
    SLICE_X4Y115         FDCE                                         r  CPU/dx_pc/dffe_gen[29].dff/q_reg/C
                         clock pessimism             -0.520    12.980    
    SLICE_X4Y115         FDCE (Hold_fdce_C_D)         0.066    13.046    CPU/dx_pc/dffe_gen[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.046    
                         arrival time                          13.200    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 SW_M_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SW_Q_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.249ns  (logic 0.146ns (58.677%)  route 0.103ns (41.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns = ( 12.221 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 11.990 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.602    11.990    clock40mhz
    SLICE_X4Y91          FDRE                                         r  SW_M_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.146    12.136 r  SW_M_reg[11]/Q
                         net (fo=1, routed)           0.103    12.239    SW_M[11]
    SLICE_X7Y92          FDRE                                         r  SW_Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.873    12.221    clock40mhz
    SLICE_X7Y92          FDRE                                         r  SW_Q_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.215    12.006    
    SLICE_X7Y92          FDRE (Hold_fdre_C_D)         0.077    12.083    SW_Q_reg[11]
  -------------------------------------------------------------------
                         required time                        -12.083    
                         arrival time                          12.239    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 SW_M_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SW_Q_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.256ns  (logic 0.146ns (57.030%)  route 0.110ns (42.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns = ( 12.221 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 11.990 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.602    11.990    clock40mhz
    SLICE_X5Y91          FDRE                                         r  SW_M_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.146    12.136 r  SW_M_reg[10]/Q
                         net (fo=1, routed)           0.110    12.246    SW_M[10]
    SLICE_X4Y91          FDRE                                         r  SW_Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.873    12.221    clock40mhz
    SLICE_X4Y91          FDRE                                         r  SW_Q_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.218    12.003    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.077    12.080    SW_Q_reg[10]
  -------------------------------------------------------------------
                         required time                        -12.080    
                         arrival time                          12.246    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[16].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[16].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns = ( 13.504 - 12.500 ) 
    Source Clock Delay      (SCD):    0.448ns = ( 12.948 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.598    12.948    CPU/fd_pc/dffe_gen[16].dff/clk0
    SLICE_X1Y111         FDCE                                         r  CPU/fd_pc/dffe_gen[16].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.141    13.089 r  CPU/fd_pc/dffe_gen[16].dff/q_reg/Q
                         net (fo=1, routed)           0.112    13.201    CPU/dx_pc/dffe_gen[16].dff/q_reg_2
    SLICE_X1Y112         FDCE                                         r  CPU/dx_pc/dffe_gen[16].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.868    13.504    CPU/dx_pc/dffe_gen[16].dff/clk0
    SLICE_X1Y112         FDCE                                         r  CPU/dx_pc/dffe_gen[16].dff/q_reg/C
                         clock pessimism             -0.543    12.962    
    SLICE_X1Y112         FDCE (Hold_fdce_C_D)         0.070    13.032    CPU/dx_pc/dffe_gen[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.032    
                         arrival time                          13.201    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[9].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[9].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.954%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns = ( 13.507 - 12.500 ) 
    Source Clock Delay      (SCD):    0.449ns = ( 12.949 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.599    12.949    CPU/fd_pc/dffe_gen[9].dff/clk0
    SLICE_X0Y108         FDCE                                         r  CPU/fd_pc/dffe_gen[9].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    13.090 r  CPU/fd_pc/dffe_gen[9].dff/q_reg/Q
                         net (fo=1, routed)           0.116    13.205    CPU/dx_pc/dffe_gen[9].dff/q_reg_2
    SLICE_X1Y107         FDCE                                         r  CPU/dx_pc/dffe_gen[9].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.871    13.507    CPU/dx_pc/dffe_gen[9].dff/clk0
    SLICE_X1Y107         FDCE                                         r  CPU/dx_pc/dffe_gen[9].dff/q_reg/C
                         clock pessimism             -0.543    12.965    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.070    13.035    CPU/dx_pc/dffe_gen[9].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.035    
                         arrival time                          13.205    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 CPU/xm_PC/dffe_gen[16].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/mw_PC/dffe_gen[16].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns = ( 13.504 - 12.500 ) 
    Source Clock Delay      (SCD):    0.448ns = ( 12.948 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.598    12.948    CPU/xm_PC/dffe_gen[16].dff/clk0
    SLICE_X4Y107         FDCE                                         r  CPU/xm_PC/dffe_gen[16].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.141    13.089 r  CPU/xm_PC/dffe_gen[16].dff/q_reg/Q
                         net (fo=1, routed)           0.118    13.207    CPU/mw_PC/dffe_gen[16].dff/q_reg_0
    SLICE_X5Y107         FDCE                                         r  CPU/mw_PC/dffe_gen[16].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.868    13.504    CPU/mw_PC/dffe_gen[16].dff/clk0
    SLICE_X5Y107         FDCE                                         r  CPU/mw_PC/dffe_gen[16].dff/q_reg/C
                         clock pessimism             -0.544    12.961    
    SLICE_X5Y107         FDCE (Hold_fdce_C_D)         0.075    13.036    CPU/mw_PC/dffe_gen[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.036    
                         arrival time                          13.207    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[22].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[22].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.006ns = ( 13.506 - 12.500 ) 
    Source Clock Delay      (SCD):    0.448ns = ( 12.948 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.598    12.948    CPU/fd_pc/dffe_gen[22].dff/clk0
    SLICE_X3Y111         FDCE                                         r  CPU/fd_pc/dffe_gen[22].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.141    13.089 r  CPU/fd_pc/dffe_gen[22].dff/q_reg/Q
                         net (fo=1, routed)           0.112    13.201    CPU/dx_pc/dffe_gen[22].dff/q_reg_3
    SLICE_X3Y110         FDCE                                         r  CPU/dx_pc/dffe_gen[22].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.871    13.506    CPU/dx_pc/dffe_gen[22].dff/clk0
    SLICE_X3Y110         FDCE                                         r  CPU/dx_pc/dffe_gen[22].dff/q_reg/C
                         clock pessimism             -0.543    12.964    
    SLICE_X3Y110         FDCE (Hold_fdce_C_D)         0.066    13.030    CPU/dx_pc/dffe_gen[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.030    
                         arrival time                          13.201    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y21    ProcMem/MemoryArray_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y22    ProcMem/MemoryArray_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y20    ProcMem/MemoryArray_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         25.000      22.056     RAMB36_X0Y19    ProcMem/MemoryArray_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y23    InstMem/dataOut_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y24    InstMem/dataOut_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y21    ProcMem/MemoryArray_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y22    ProcMem/MemoryArray_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y20    ProcMem/MemoryArray_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y19    ProcMem/MemoryArray_reg_3/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y103    LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y103    LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y95     LED_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y95     LED_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y98     LED_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y98     LED_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y98     LED_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y98     LED_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y98     LED_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y98     LED_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y103    LED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X7Y103    LED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y95     LED_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y95     LED_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y98     LED_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y98     LED_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y98     LED_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y98     LED_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y98     LED_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X8Y98     LED_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.593ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.099ns  (logic 1.054ns (20.672%)  route 4.045ns (79.328%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 37.973 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.647    -2.400    VGA_display/Display/CLK
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456    -1.944 r  VGA_display/Display/hPos_reg[1]/Q
                         net (fo=15, routed)          1.480    -0.464    VGA_display/Display/hPos_reg_n_0_[1]
    SLICE_X10Y99         LUT4 (Prop_lut4_I2_O)        0.146    -0.318 r  VGA_display/Display/hPos[7]_i_2/O
                         net (fo=3, routed)           0.839     0.521    VGA_display/Display/hPos[7]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.328     0.849 r  VGA_display/Display/hPos[9]_i_2/O
                         net (fo=1, routed)           0.960     1.809    VGA_display/Display/hPos[9]_i_2_n_0
    SLICE_X9Y99          LUT3 (Prop_lut3_I2_O)        0.124     1.933 r  VGA_display/Display/hPos[9]_i_1/O
                         net (fo=2, routed)           0.766     2.699    VGA_display/Display/hPos[9]
    SLICE_X11Y101        FDCE                                         r  VGA_display/Display/hPos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.512    37.973    VGA_display/Display/CLK
    SLICE_X11Y101        FDCE                                         r  VGA_display/Display/hPos_reg[9]/C
                         clock pessimism             -0.509    37.465    
                         clock uncertainty           -0.091    37.374    
    SLICE_X11Y101        FDCE (Setup_fdce_C_D)       -0.081    37.293    VGA_display/Display/hPos_reg[9]
  -------------------------------------------------------------------
                         required time                         37.293    
                         arrival time                          -2.699    
  -------------------------------------------------------------------
                         slack                                 34.593    

Slack (MET) :             34.933ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[9]_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.054ns (21.647%)  route 3.815ns (78.353%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 37.990 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.647    -2.400    VGA_display/Display/CLK
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456    -1.944 r  VGA_display/Display/hPos_reg[1]/Q
                         net (fo=15, routed)          1.480    -0.464    VGA_display/Display/hPos_reg_n_0_[1]
    SLICE_X10Y99         LUT4 (Prop_lut4_I2_O)        0.146    -0.318 r  VGA_display/Display/hPos[7]_i_2/O
                         net (fo=3, routed)           0.839     0.521    VGA_display/Display/hPos[7]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.328     0.849 r  VGA_display/Display/hPos[9]_i_2/O
                         net (fo=1, routed)           0.960     1.809    VGA_display/Display/hPos[9]_i_2_n_0
    SLICE_X9Y99          LUT3 (Prop_lut3_I2_O)        0.124     1.933 r  VGA_display/Display/hPos[9]_i_1/O
                         net (fo=2, routed)           0.536     2.469    VGA_display/Display/hPos[9]
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[9]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.528    37.990    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[9]_replica/C
                         clock pessimism             -0.430    37.560    
                         clock uncertainty           -0.091    37.469    
    SLICE_X11Y99         FDCE (Setup_fdce_C_D)       -0.067    37.402    VGA_display/Display/hPos_reg[9]_replica
  -------------------------------------------------------------------
                         required time                         37.402    
                         arrival time                          -2.469    
  -------------------------------------------------------------------
                         slack                                 34.933    

Slack (MET) :             35.299ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 1.107ns (25.455%)  route 3.242ns (74.545%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 37.990 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.648    -2.399    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.943 f  VGA_display/Display/hPos_reg[3]/Q
                         net (fo=16, routed)          1.636    -0.307    VGA_display/Display/hPos_reg_n_0_[3]
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.150    -0.157 f  VGA_display/Display/hPos[6]_i_2/O
                         net (fo=3, routed)           0.306     0.149    VGA_display/Display/hPos[6]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.348     0.497 f  VGA_display/Display/vPos[9]_i_1/O
                         net (fo=12, routed)          0.945     1.442    VGA_display/Display/vPos
    SLICE_X9Y99          LUT3 (Prop_lut3_I0_O)        0.153     1.595 r  VGA_display/Display/hPos[8]_i_1/O
                         net (fo=1, routed)           0.355     1.950    VGA_display/Display/hPos[8]
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.528    37.990    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[8]/C
                         clock pessimism             -0.389    37.601    
                         clock uncertainty           -0.091    37.510    
    SLICE_X11Y99         FDCE (Setup_fdce_C_D)       -0.261    37.249    VGA_display/Display/hPos_reg[8]
  -------------------------------------------------------------------
                         required time                         37.249    
                         arrival time                          -1.950    
  -------------------------------------------------------------------
                         slack                                 35.299    

Slack (MET) :             35.533ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.954ns (22.826%)  route 3.226ns (77.174%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 37.988 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.648    -2.399    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.943 r  VGA_display/Display/hPos_reg[3]/Q
                         net (fo=16, routed)          1.636    -0.307    VGA_display/Display/hPos_reg_n_0_[3]
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.150    -0.157 r  VGA_display/Display/hPos[6]_i_2/O
                         net (fo=3, routed)           0.306     0.149    VGA_display/Display/hPos[6]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.348     0.497 r  VGA_display/Display/vPos[9]_i_1/O
                         net (fo=12, routed)          1.284     1.781    VGA_display/Display/vPos
    SLICE_X10Y92         FDCE                                         r  VGA_display/Display/vPos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.526    37.988    VGA_display/Display/CLK
    SLICE_X10Y92         FDCE                                         r  VGA_display/Display/vPos_reg[4]/C
                         clock pessimism             -0.414    37.574    
                         clock uncertainty           -0.091    37.483    
    SLICE_X10Y92         FDCE (Setup_fdce_C_CE)      -0.169    37.314    VGA_display/Display/vPos_reg[4]
  -------------------------------------------------------------------
                         required time                         37.314    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                 35.533    

Slack (MET) :             35.540ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.954ns (22.857%)  route 3.220ns (77.143%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 37.989 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.648    -2.399    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.943 r  VGA_display/Display/hPos_reg[3]/Q
                         net (fo=16, routed)          1.636    -0.307    VGA_display/Display/hPos_reg_n_0_[3]
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.150    -0.157 r  VGA_display/Display/hPos[6]_i_2/O
                         net (fo=3, routed)           0.306     0.149    VGA_display/Display/hPos[6]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.348     0.497 r  VGA_display/Display/vPos[9]_i_1/O
                         net (fo=12, routed)          1.278     1.775    VGA_display/Display/vPos
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.527    37.989    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[6]/C
                         clock pessimism             -0.414    37.575    
                         clock uncertainty           -0.091    37.484    
    SLICE_X10Y94         FDCE (Setup_fdce_C_CE)      -0.169    37.315    VGA_display/Display/vPos_reg[6]
  -------------------------------------------------------------------
                         required time                         37.315    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                 35.540    

Slack (MET) :             35.540ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.954ns (22.857%)  route 3.220ns (77.143%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 37.989 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.648    -2.399    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.943 r  VGA_display/Display/hPos_reg[3]/Q
                         net (fo=16, routed)          1.636    -0.307    VGA_display/Display/hPos_reg_n_0_[3]
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.150    -0.157 r  VGA_display/Display/hPos[6]_i_2/O
                         net (fo=3, routed)           0.306     0.149    VGA_display/Display/hPos[6]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.348     0.497 r  VGA_display/Display/vPos[9]_i_1/O
                         net (fo=12, routed)          1.278     1.775    VGA_display/Display/vPos
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.527    37.989    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
                         clock pessimism             -0.414    37.575    
                         clock uncertainty           -0.091    37.484    
    SLICE_X10Y94         FDCE (Setup_fdce_C_CE)      -0.169    37.315    VGA_display/Display/vPos_reg[7]
  -------------------------------------------------------------------
                         required time                         37.315    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                 35.540    

Slack (MET) :             35.540ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.954ns (22.857%)  route 3.220ns (77.143%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 37.989 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.648    -2.399    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.943 r  VGA_display/Display/hPos_reg[3]/Q
                         net (fo=16, routed)          1.636    -0.307    VGA_display/Display/hPos_reg_n_0_[3]
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.150    -0.157 r  VGA_display/Display/hPos[6]_i_2/O
                         net (fo=3, routed)           0.306     0.149    VGA_display/Display/hPos[6]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.348     0.497 r  VGA_display/Display/vPos[9]_i_1/O
                         net (fo=12, routed)          1.278     1.775    VGA_display/Display/vPos
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.527    37.989    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[8]/C
                         clock pessimism             -0.414    37.575    
                         clock uncertainty           -0.091    37.484    
    SLICE_X10Y94         FDCE (Setup_fdce_C_CE)      -0.169    37.315    VGA_display/Display/vPos_reg[8]
  -------------------------------------------------------------------
                         required time                         37.315    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                 35.540    

Slack (MET) :             35.540ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.954ns (22.857%)  route 3.220ns (77.143%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 37.989 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.648    -2.399    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.943 r  VGA_display/Display/hPos_reg[3]/Q
                         net (fo=16, routed)          1.636    -0.307    VGA_display/Display/hPos_reg_n_0_[3]
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.150    -0.157 r  VGA_display/Display/hPos[6]_i_2/O
                         net (fo=3, routed)           0.306     0.149    VGA_display/Display/hPos[6]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.348     0.497 r  VGA_display/Display/vPos[9]_i_1/O
                         net (fo=12, routed)          1.278     1.775    VGA_display/Display/vPos
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.527    37.989    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[9]/C
                         clock pessimism             -0.414    37.575    
                         clock uncertainty           -0.091    37.484    
    SLICE_X10Y94         FDCE (Setup_fdce_C_CE)      -0.169    37.315    VGA_display/Display/vPos_reg[9]
  -------------------------------------------------------------------
                         required time                         37.315    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                 35.540    

Slack (MET) :             35.688ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.930ns (23.144%)  route 3.088ns (76.856%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 37.973 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.647    -2.400    VGA_display/Display/CLK
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456    -1.944 r  VGA_display/Display/hPos_reg[1]/Q
                         net (fo=15, routed)          1.480    -0.464    VGA_display/Display/hPos_reg_n_0_[1]
    SLICE_X10Y99         LUT4 (Prop_lut4_I2_O)        0.146    -0.318 r  VGA_display/Display/hPos[7]_i_2/O
                         net (fo=3, routed)           0.823     0.505    VGA_display/Display/hPos[7]_i_2_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I4_O)        0.328     0.833 r  VGA_display/Display/hPos[7]_i_1/O
                         net (fo=1, routed)           0.786     1.619    VGA_display/Display/hPos[7]
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.512    37.973    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
                         clock pessimism             -0.509    37.465    
                         clock uncertainty           -0.091    37.374    
    SLICE_X11Y100        FDCE (Setup_fdce_C_D)       -0.067    37.307    VGA_display/Display/hPos_reg[7]
  -------------------------------------------------------------------
                         required time                         37.307    
                         arrival time                          -1.619    
  -------------------------------------------------------------------
                         slack                                 35.688    

Slack (MET) :             35.719ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.954ns (23.889%)  route 3.039ns (76.111%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 37.988 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.648    -2.399    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.943 r  VGA_display/Display/hPos_reg[3]/Q
                         net (fo=16, routed)          1.636    -0.307    VGA_display/Display/hPos_reg_n_0_[3]
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.150    -0.157 r  VGA_display/Display/hPos[6]_i_2/O
                         net (fo=3, routed)           0.306     0.149    VGA_display/Display/hPos[6]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.348     0.497 r  VGA_display/Display/vPos[9]_i_1/O
                         net (fo=12, routed)          1.098     1.595    VGA_display/Display/vPos
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.526    37.988    VGA_display/Display/CLK
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[0]/C
                         clock pessimism             -0.414    37.574    
                         clock uncertainty           -0.091    37.483    
    SLICE_X10Y91         FDCE (Setup_fdce_C_CE)      -0.169    37.314    VGA_display/Display/vPos_reg[0]
  -------------------------------------------------------------------
                         required time                         37.314    
                         arrival time                          -1.595    
  -------------------------------------------------------------------
                         slack                                 35.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 VGA_display/ColorPalette/VGA_display/ColorPalette/MemoryArray_reg_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ColorPalette/MemoryArray_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.214%)  route 0.144ns (46.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.574    -0.538    VGA_display/ColorPalette/CLK
    SLICE_X8Y92          FDCE                                         r  VGA_display/ColorPalette/VGA_display/ColorPalette/MemoryArray_reg_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDCE (Prop_fdce_C_Q)         0.164    -0.374 r  VGA_display/ColorPalette/VGA_display/ColorPalette/MemoryArray_reg_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=1, routed)           0.144    -0.230    VGA_display/ColorPalette/VGA_display/ColorPalette/MemoryArray_reg_cooolgate_en_sig_1
    RAMB18_X0Y36         RAMB18E1                                     r  VGA_display/ColorPalette/MemoryArray_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.888    -0.264    VGA_display/ColorPalette/CLK
    RAMB18_X0Y36         RAMB18E1                                     r  VGA_display/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.215    -0.479    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.383    VGA_display/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.246ns (70.590%)  route 0.102ns (29.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.574    -0.538    VGA_display/Display/CLK
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDCE (Prop_fdce_C_Q)         0.148    -0.390 r  VGA_display/Display/vPos_reg[1]/Q
                         net (fo=10, routed)          0.102    -0.288    VGA_display/Display/vPos_reg_n_0_[1]
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.098    -0.190 r  VGA_display/Display/vPos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    VGA_display/Display/vPos[5]_i_1_n_0
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.845    -0.307    VGA_display/Display/CLK
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[5]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X10Y91         FDCE (Hold_fdce_C_D)         0.121    -0.417    VGA_display/Display/vPos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[5]/Q
                         net (fo=17, routed)          0.134    -0.267    VGA_display/Display/hPos_reg_n_0_[5]
    SLICE_X9Y100         LUT6 (Prop_lut6_I4_O)        0.045    -0.222 r  VGA_display/Display/hPos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    VGA_display/Display/hPos[5]
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.841    -0.311    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[5]/C
                         clock pessimism             -0.231    -0.542    
    SLICE_X9Y100         FDCE (Hold_fdce_C_D)         0.092    -0.450    VGA_display/Display/hPos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.574    -0.538    VGA_display/Display/CLK
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.374 r  VGA_display/Display/vPos_reg[0]/Q
                         net (fo=10, routed)          0.198    -0.176    VGA_display/Display/vPos_reg_n_0_[0]
    SLICE_X10Y91         LUT2 (Prop_lut2_I1_O)        0.043    -0.133 r  VGA_display/Display/vPos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    VGA_display/Display/vPos[1]_i_1_n_0
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.845    -0.307    VGA_display/Display/CLK
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[1]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X10Y91         FDCE (Hold_fdce_C_D)         0.131    -0.407    VGA_display/Display/vPos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.167%)  route 0.192ns (50.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.576    -0.536    VGA_display/Display/CLK
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  VGA_display/Display/hPos_reg[1]/Q
                         net (fo=15, routed)          0.192    -0.203    VGA_display/Display/hPos_reg_n_0_[1]
    SLICE_X9Y99          LUT2 (Prop_lut2_I1_O)        0.045    -0.158 r  VGA_display/Display/hPos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    VGA_display/Display/hPos[1]
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.847    -0.305    VGA_display/Display/CLK
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[1]/C
                         clock pessimism             -0.231    -0.536    
    SLICE_X9Y99          FDCE (Hold_fdce_C_D)         0.092    -0.444    VGA_display/Display/hPos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.576    -0.536    VGA_display/Display/CLK
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.395 f  VGA_display/Display/hPos_reg[0]/Q
                         net (fo=15, routed)          0.192    -0.204    VGA_display/Display/hPos_reg_n_0_[0]
    SLICE_X9Y99          LUT1 (Prop_lut1_I0_O)        0.045    -0.159 r  VGA_display/Display/hPos[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    VGA_display/Display/hPos[0]
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.847    -0.305    VGA_display/Display/CLK
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[0]/C
                         clock pessimism             -0.231    -0.536    
    SLICE_X9Y99          FDCE (Hold_fdce_C_D)         0.091    -0.445    VGA_display/Display/hPos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.574    -0.538    VGA_display/Display/CLK
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.374 f  VGA_display/Display/vPos_reg[0]/Q
                         net (fo=10, routed)          0.198    -0.176    VGA_display/Display/vPos_reg_n_0_[0]
    SLICE_X10Y91         LUT1 (Prop_lut1_I0_O)        0.045    -0.131 r  VGA_display/Display/vPos[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    VGA_display/Display/vPos[0]_i_1_n_0
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.845    -0.307    VGA_display/Display/CLK
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[0]/C
                         clock pessimism             -0.231    -0.538    
    SLICE_X10Y91         FDCE (Hold_fdce_C_D)         0.120    -0.418    VGA_display/Display/vPos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.606%)  route 0.205ns (52.394%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[6]/Q
                         net (fo=19, routed)          0.205    -0.196    VGA_display/Display/hPos_reg_n_0_[6]
    SLICE_X9Y100         LUT3 (Prop_lut3_I0_O)        0.045    -0.151 r  VGA_display/Display/hPos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    VGA_display/Display/hPos[6]
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.841    -0.311    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/C
                         clock pessimism             -0.231    -0.542    
    SLICE_X9Y100         FDCE (Hold_fdce_C_D)         0.092    -0.450    VGA_display/Display/hPos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.187ns (45.986%)  route 0.220ns (54.014%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.575    -0.537    VGA_display/Display/CLK
    SLICE_X11Y93         FDCE                                         r  VGA_display/Display/vPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  VGA_display/Display/vPos_reg[2]/Q
                         net (fo=11, routed)          0.220    -0.177    VGA_display/Display/vPos_reg_n_0_[2]
    SLICE_X11Y93         LUT5 (Prop_lut5_I3_O)        0.046    -0.131 r  VGA_display/Display/vPos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    VGA_display/Display/vPos[3]_i_1_n_0
    SLICE_X11Y93         FDCE                                         r  VGA_display/Display/vPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.846    -0.306    VGA_display/Display/CLK
    SLICE_X11Y93         FDCE                                         r  VGA_display/Display/vPos_reg[3]/C
                         clock pessimism             -0.231    -0.537    
    SLICE_X11Y93         FDCE (Hold_fdce_C_D)         0.107    -0.430    VGA_display/Display/vPos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.210ns (48.315%)  route 0.225ns (51.685%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.575    -0.537    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  VGA_display/Display/vPos_reg[8]/Q
                         net (fo=7, routed)           0.225    -0.149    VGA_display/Display/vPos_reg_n_0_[8]
    SLICE_X10Y94         LUT5 (Prop_lut5_I0_O)        0.046    -0.103 r  VGA_display/Display/vPos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    VGA_display/Display/vPos[8]_i_1_n_0
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.846    -0.306    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[8]/C
                         clock pessimism             -0.231    -0.537    
    SLICE_X10Y94         FDCE (Hold_fdce_C_D)         0.133    -0.404    VGA_display/Display/vPos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X0Y36    VGA_display/ColorPalette/MemoryArray_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y36    VGA_display/ColorPalette/MemoryArray_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X8Y92     VGA_display/ColorPalette/VGA_display/ColorPalette/MemoryArray_reg_cooolgate_en_gate_1_cooolDelFlop/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X9Y99     VGA_display/Display/hPos_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X9Y99     VGA_display/Display/hPos_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X9Y99     VGA_display/Display/hPos_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X11Y99    VGA_display/Display/hPos_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X11Y98    VGA_display/Display/hPos_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y92     VGA_display/ColorPalette/VGA_display/ColorPalette/MemoryArray_reg_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y92     VGA_display/ColorPalette/VGA_display/ColorPalette/MemoryArray_reg_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y99     VGA_display/Display/hPos_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y99     VGA_display/Display/hPos_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y99     VGA_display/Display/hPos_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y99     VGA_display/Display/hPos_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y99     VGA_display/Display/hPos_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y99     VGA_display/Display/hPos_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y99    VGA_display/Display/hPos_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y99    VGA_display/Display/hPos_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y92     VGA_display/ColorPalette/VGA_display/ColorPalette/MemoryArray_reg_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y92     VGA_display/ColorPalette/VGA_display/ColorPalette/MemoryArray_reg_cooolgate_en_gate_1_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y99     VGA_display/Display/hPos_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y99     VGA_display/Display/hPos_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y99     VGA_display/Display/hPos_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y99     VGA_display/Display/hPos_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y99     VGA_display/Display/hPos_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y99     VGA_display/Display/hPos_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y99    VGA_display/Display/hPos_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y99    VGA_display/Display/hPos_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           16  Failing Endpoints,  Worst Slack       -3.635ns,  Total Violation      -56.002ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.344ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.635ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_3/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        7.705ns  (logic 3.608ns (46.824%)  route 4.097ns (53.176%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 123.028 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504   124.112    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.329   124.441 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          0.850   125.290    ProcMem/ADDRBWRADDR[0]
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.567   123.028    ProcMem/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/CLKBWRCLK
                         clock pessimism             -0.593   122.436    
                         clock uncertainty           -0.215   122.221    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566   121.655    ProcMem/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                        121.655    
                         arrival time                        -125.290    
  -------------------------------------------------------------------
                         slack                                 -3.635    

Slack (VIOLATED) :        -3.622ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        7.672ns  (logic 3.608ns (47.026%)  route 4.064ns (52.974%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 123.009 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504   124.111    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.329   124.440 r  VGA_display/Display/MemoryArray_reg_0_i_3/O
                         net (fo=5, routed)           0.817   125.257    ProcMem/ADDRBWRADDR[2]
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.547   123.009    ProcMem/clk_out1
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/CLKBWRCLK
                         clock pessimism             -0.593   122.416    
                         clock uncertainty           -0.215   122.201    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566   121.635    ProcMem/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                        121.635    
                         arrival time                        -125.257    
  -------------------------------------------------------------------
                         slack                                 -3.622    

Slack (VIOLATED) :        -3.611ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_3/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        7.681ns  (logic 3.608ns (46.974%)  route 4.073ns (53.026%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 123.028 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504   124.111    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.329   124.440 r  VGA_display/Display/MemoryArray_reg_0_i_3/O
                         net (fo=5, routed)           0.826   125.266    ProcMem/ADDRBWRADDR[2]
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.567   123.028    ProcMem/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/CLKBWRCLK
                         clock pessimism             -0.593   122.436    
                         clock uncertainty           -0.215   122.221    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566   121.655    ProcMem/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                        121.655    
                         arrival time                        -125.266    
  -------------------------------------------------------------------
                         slack                                 -3.611    

Slack (VIOLATED) :        -3.610ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_2/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        7.665ns  (logic 3.608ns (47.072%)  route 4.057ns (52.928%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=3)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 123.013 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.395   124.002    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y104         LUT5 (Prop_lut5_I0_O)        0.329   124.331 r  VGA_display/Display/MemoryArray_reg_0_i_4/O
                         net (fo=5, routed)           0.919   125.250    ProcMem/ADDRBWRADDR[1]
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.551   123.013    ProcMem/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/CLKBWRCLK
                         clock pessimism             -0.593   122.420    
                         clock uncertainty           -0.215   122.205    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566   121.639    ProcMem/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                        121.639    
                         arrival time                        -125.250    
  -------------------------------------------------------------------
                         slack                                 -3.610    

Slack (VIOLATED) :        -3.566ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        7.619ns  (logic 3.608ns (47.356%)  route 4.011ns (52.644%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 123.012 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504   124.111    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.329   124.440 r  VGA_display/Display/MemoryArray_reg_0_i_3/O
                         net (fo=5, routed)           0.764   125.204    ProcMem/ADDRBWRADDR[2]
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.550   123.012    ProcMem/clk_out1
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKBWRCLK
                         clock pessimism             -0.593   122.419    
                         clock uncertainty           -0.215   122.204    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566   121.638    ProcMem/MemoryArray_reg_0
  -------------------------------------------------------------------
                         required time                        121.638    
                         arrival time                        -125.204    
  -------------------------------------------------------------------
                         slack                                 -3.566    

Slack (VIOLATED) :        -3.559ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_3/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        7.629ns  (logic 3.608ns (47.295%)  route 4.021ns (52.705%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 123.028 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.395   124.002    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y104         LUT5 (Prop_lut5_I0_O)        0.329   124.331 r  VGA_display/Display/MemoryArray_reg_0_i_4/O
                         net (fo=5, routed)           0.883   125.214    ProcMem/ADDRBWRADDR[1]
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.567   123.028    ProcMem/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/CLKBWRCLK
                         clock pessimism             -0.593   122.436    
                         clock uncertainty           -0.215   122.221    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566   121.655    ProcMem/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                        121.655    
                         arrival time                        -125.214    
  -------------------------------------------------------------------
                         slack                                 -3.559    

Slack (VIOLATED) :        -3.523ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        7.576ns  (logic 3.608ns (47.622%)  route 3.968ns (52.378%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 123.012 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.620   124.227    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X11Y106        LUT6 (Prop_lut6_I4_O)        0.329   124.556 r  VGA_display/Display/MemoryArray_reg_0_i_2_comp_replica_1/O
                         net (fo=1, routed)           0.605   125.161    ProcMem/addr2[0]_repN_1_alias
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.550   123.012    ProcMem/clk_out1
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKBWRCLK
                         clock pessimism             -0.593   122.419    
                         clock uncertainty           -0.215   122.204    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566   121.638    ProcMem/MemoryArray_reg_0
  -------------------------------------------------------------------
                         required time                        121.638    
                         arrival time                        -125.161    
  -------------------------------------------------------------------
                         slack                                 -3.523    

Slack (VIOLATED) :        -3.507ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        7.557ns  (logic 3.608ns (47.742%)  route 3.949ns (52.258%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 123.009 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504   124.112    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.329   124.441 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          0.702   125.142    ProcMem/ADDRBWRADDR[0]
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.547   123.009    ProcMem/clk_out1
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/CLKBWRCLK
                         clock pessimism             -0.593   122.416    
                         clock uncertainty           -0.215   122.201    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566   121.635    ProcMem/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                        121.635    
                         arrival time                        -125.142    
  -------------------------------------------------------------------
                         slack                                 -3.507    

Slack (VIOLATED) :        -3.469ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        7.519ns  (logic 3.608ns (47.986%)  route 3.911ns (52.014%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 123.009 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.524   124.132    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I4_O)        0.329   124.461 r  VGA_display/Display/MemoryArray_reg_0_i_2_comp_replica/O
                         net (fo=1, routed)           0.643   125.104    ProcMem/addr2[0]_repN_alias
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.547   123.009    ProcMem/clk_out1
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/CLKBWRCLK
                         clock pessimism             -0.593   122.416    
                         clock uncertainty           -0.215   122.201    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566   121.635    ProcMem/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                        121.635    
                         arrival time                        -125.104    
  -------------------------------------------------------------------
                         slack                                 -3.469    

Slack (VIOLATED) :        -3.457ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        7.511ns  (logic 3.608ns (48.035%)  route 3.903ns (51.965%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 123.013 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504   124.111    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.329   124.440 r  VGA_display/Display/MemoryArray_reg_0_i_3/O
                         net (fo=5, routed)           0.656   125.096    ProcMem/ADDRBWRADDR[2]
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.551   123.013    ProcMem/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/CLKBWRCLK
                         clock pessimism             -0.593   122.420    
                         clock uncertainty           -0.215   122.205    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566   121.639    ProcMem/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                        121.639    
                         arrival time                        -125.096    
  -------------------------------------------------------------------
                         slack                                 -3.457    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_2/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.469ns (42.489%)  route 0.635ns (57.511%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[6]/Q
                         net (fo=19, routed)          0.127    -0.274    VGA_display/Display/hPos_reg_n_0_[6]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.045    -0.229 r  VGA_display/Display/cardNumber_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.229    VGA_display/Display_n_25
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.120 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.120    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.054 r  VGA_display/cardNumber_carry__1/O[2]
                         net (fo=32, routed)          0.284     0.229    VGA_display/Display/O[2]
    SLICE_X9Y104         LUT6 (Prop_lut6_I3_O)        0.108     0.337 r  VGA_display/Display/MemoryArray_reg_0_i_2_comp/O
                         net (fo=2, routed)           0.225     0.562    ProcMem/ADDRBWRADDR[3]
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.883    -0.269    ProcMem/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/CLKBWRCLK
                         clock pessimism              0.089    -0.180    
                         clock uncertainty            0.215     0.034    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.217    ProcMem/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         -0.217    
                         arrival time                           0.562    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_3/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.469ns (41.320%)  route 0.666ns (58.680%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[6]/Q
                         net (fo=19, routed)          0.127    -0.274    VGA_display/Display/hPos_reg_n_0_[6]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.045    -0.229 r  VGA_display/Display/cardNumber_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.229    VGA_display/Display_n_25
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.120 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.120    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.054 r  VGA_display/cardNumber_carry__1/O[2]
                         net (fo=32, routed)          0.284     0.229    VGA_display/Display/O[2]
    SLICE_X9Y104         LUT6 (Prop_lut6_I3_O)        0.108     0.337 r  VGA_display/Display/MemoryArray_reg_0_i_2_comp/O
                         net (fo=2, routed)           0.256     0.593    ProcMem/ADDRBWRADDR[3]
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.888    -0.264    ProcMem/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/CLKBWRCLK
                         clock pessimism              0.089    -0.175    
                         clock uncertainty            0.215     0.039    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.222    ProcMem/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                         -0.222    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.460ns (40.244%)  route 0.683ns (59.756%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[6]/Q
                         net (fo=19, routed)          0.262    -0.139    VGA_display/Display/hPos_reg_n_0_[6]
    SLICE_X9Y102         LUT6 (Prop_lut6_I0_O)        0.045    -0.094 r  VGA_display/Display/cardNumber__50_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.094    VGA_display/Display_n_42
    SLICE_X9Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.021 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.021    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.066 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.164     0.230    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y104         LUT5 (Prop_lut5_I0_O)        0.114     0.344 r  VGA_display/Display/MemoryArray_reg_0_i_4/O
                         net (fo=5, routed)           0.257     0.601    ProcMem/ADDRBWRADDR[1]
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.882    -0.270    ProcMem/clk_out1
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKBWRCLK
                         clock pessimism              0.089    -0.181    
                         clock uncertainty            0.215     0.033    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.216    ProcMem/MemoryArray_reg_0
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.601    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_2/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.186ns (16.243%)  route 0.959ns (83.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X11Y101        FDCE                                         r  VGA_display/Display/hPos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[9]/Q
                         net (fo=22, routed)          0.691     0.290    VGA_display/Display/hPos_reg_n_0_[9]
    SLICE_X9Y106         LUT6 (Prop_lut6_I3_O)        0.045     0.335 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          0.268     0.603    ProcMem/ADDRBWRADDR[0]
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.883    -0.269    ProcMem/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/CLKBWRCLK
                         clock pessimism              0.089    -0.180    
                         clock uncertainty            0.215     0.034    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     0.217    ProcMem/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         -0.217    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.186ns (16.232%)  route 0.960ns (83.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X11Y101        FDCE                                         r  VGA_display/Display/hPos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[9]/Q
                         net (fo=22, routed)          0.691     0.290    VGA_display/Display/hPos_reg_n_0_[9]
    SLICE_X9Y106         LUT6 (Prop_lut6_I3_O)        0.045     0.335 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          0.269     0.604    ProcMem/ADDRBWRADDR[0]
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.882    -0.270    ProcMem/clk_out1
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKBWRCLK
                         clock pessimism              0.089    -0.181    
                         clock uncertainty            0.215     0.033    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     0.216    ProcMem/MemoryArray_reg_0
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.307ns (26.471%)  route 0.853ns (73.529%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X11Y101        FDCE                                         r  VGA_display/Display/hPos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.401 f  VGA_display/Display/hPos_reg[9]/Q
                         net (fo=22, routed)          0.436     0.035    VGA_display/Display/hPos_reg_n_0_[9]
    SLICE_X8Y104         LUT4 (Prop_lut4_I1_O)        0.047     0.082 r  VGA_display/Display/MemoryArray_reg_0_i_16_comp/O
                         net (fo=3, routed)           0.200     0.282    VGA_display/Display/MemoryArray_reg_0_i_16_n_0_repN
    SLICE_X11Y106        LUT6 (Prop_lut6_I5_O)        0.119     0.401 r  VGA_display/Display/MemoryArray_reg_0_i_2_comp_replica_1/O
                         net (fo=1, routed)           0.216     0.618    ProcMem/addr2[0]_repN_1_alias
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.882    -0.270    ProcMem/clk_out1
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKBWRCLK
                         clock pessimism              0.089    -0.181    
                         clock uncertainty            0.215     0.033    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.216    ProcMem/MemoryArray_reg_0
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.186ns (15.958%)  route 0.980ns (84.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X11Y101        FDCE                                         r  VGA_display/Display/hPos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[9]/Q
                         net (fo=22, routed)          0.691     0.290    VGA_display/Display/hPos_reg_n_0_[9]
    SLICE_X9Y106         LUT6 (Prop_lut6_I3_O)        0.045     0.335 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          0.289     0.623    ProcMem/ADDRBWRADDR[0]
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.880    -0.272    ProcMem/clk_out1
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/CLKBWRCLK
                         clock pessimism              0.089    -0.183    
                         clock uncertainty            0.215     0.031    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     0.214    ProcMem/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.460ns (39.430%)  route 0.707ns (60.570%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[6]/Q
                         net (fo=19, routed)          0.262    -0.139    VGA_display/Display/hPos_reg_n_0_[6]
    SLICE_X9Y102         LUT6 (Prop_lut6_I0_O)        0.045    -0.094 r  VGA_display/Display/cardNumber__50_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.094    VGA_display/Display_n_42
    SLICE_X9Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.021 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.021    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.066 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.164     0.230    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y104         LUT5 (Prop_lut5_I0_O)        0.114     0.344 r  VGA_display/Display/MemoryArray_reg_0_i_4/O
                         net (fo=5, routed)           0.281     0.624    ProcMem/ADDRBWRADDR[1]
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.880    -0.272    ProcMem/clk_out1
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/CLKBWRCLK
                         clock pessimism              0.089    -0.183    
                         clock uncertainty            0.215     0.031    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.214    ProcMem/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.460ns (38.337%)  route 0.740ns (61.663%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[6]/Q
                         net (fo=19, routed)          0.262    -0.139    VGA_display/Display/hPos_reg_n_0_[6]
    SLICE_X9Y102         LUT6 (Prop_lut6_I0_O)        0.045    -0.094 r  VGA_display/Display/cardNumber__50_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.094    VGA_display/Display_n_42
    SLICE_X9Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.021 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.021    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.066 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.235     0.301    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I4_O)        0.114     0.415 r  VGA_display/Display/MemoryArray_reg_0_i_2_comp_replica/O
                         net (fo=1, routed)           0.242     0.658    ProcMem/addr2[0]_repN_alias
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.880    -0.272    ProcMem/clk_out1
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/CLKBWRCLK
                         clock pessimism              0.089    -0.183    
                         clock uncertainty            0.215     0.031    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.214    ProcMem/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.460ns (38.045%)  route 0.749ns (61.955%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[6]/Q
                         net (fo=19, routed)          0.262    -0.139    VGA_display/Display/hPos_reg_n_0_[6]
    SLICE_X9Y102         LUT6 (Prop_lut6_I0_O)        0.045    -0.094 r  VGA_display/Display/cardNumber__50_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.094    VGA_display/Display_n_42
    SLICE_X9Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.021 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.021    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.066 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.224     0.290    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.114     0.404 r  VGA_display/Display/MemoryArray_reg_0_i_3/O
                         net (fo=5, routed)           0.263     0.667    ProcMem/ADDRBWRADDR[2]
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.883    -0.269    ProcMem/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/CLKBWRCLK
                         clock pessimism              0.089    -0.180    
                         clock uncertainty            0.215     0.034    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.217    ProcMem/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         -0.217    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.450    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            5  Failing Endpoints,  Worst Slack       -0.189ns,  Total Violation       -0.519ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.189ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        9.782ns  (logic 3.106ns (31.753%)  route 6.676ns (68.247%))
  Logic Levels:           14  (LUT2=2 LUT3=3 LUT5=5 LUT6=4)
  Clock Path Skew:        -2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 f  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 f  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 f  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 f  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 r  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.195    20.250    CPU/md_unit/B/dffe_gen[22].dff/q_reg_6
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.374 r  CPU/md_unit/B/dffe_gen[22].dff/q_i_2__21/O
                         net (fo=2, routed)           0.646    21.020    CPU/md_unit/B/dffe_gen[31].dff/q_reg_19
    SLICE_X35Y109        LUT3 (Prop_lut3_I2_O)        0.149    21.169 f  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__54/O
                         net (fo=6, routed)           0.502    21.671    CPU/md_unit/B/dffe_gen[24].dff/q_reg_17
    SLICE_X34Y109        LUT3 (Prop_lut3_I1_O)        0.332    22.003 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_2__19/O
                         net (fo=2, routed)           0.461    22.463    CPU/md_unit/B/dffe_gen[24].dff/q_i_2__19_n_0
    SLICE_X32Y110        LUT6 (Prop_lut6_I4_O)        0.124    22.587 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_1__406/O
                         net (fo=1, routed)           0.000    22.587    CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg_1
    SLICE_X32Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.502    22.963    CPU/md_unit/divide/AQ/d_flip_flop[59].dff/clk_out1
    SLICE_X32Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg/C
                         clock pessimism             -0.509    22.455    
                         clock uncertainty           -0.087    22.367    
    SLICE_X32Y110        FDCE (Setup_fdce_C_D)        0.031    22.398    CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.398    
                         arrival time                         -22.587    
  -------------------------------------------------------------------
                         slack                                 -0.189    

Slack (VIOLATED) :        -0.169ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        9.762ns  (logic 3.106ns (31.816%)  route 6.656ns (68.184%))
  Logic Levels:           14  (LUT2=2 LUT3=3 LUT5=6 LUT6=3)
  Clock Path Skew:        -2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 f  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 f  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 f  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 f  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 r  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.195    20.250    CPU/md_unit/B/dffe_gen[22].dff/q_reg_6
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.374 r  CPU/md_unit/B/dffe_gen[22].dff/q_i_2__21/O
                         net (fo=2, routed)           0.646    21.020    CPU/md_unit/B/dffe_gen[31].dff/q_reg_19
    SLICE_X35Y109        LUT3 (Prop_lut3_I2_O)        0.149    21.169 f  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__54/O
                         net (fo=6, routed)           0.502    21.671    CPU/md_unit/B/dffe_gen[24].dff/q_reg_17
    SLICE_X34Y109        LUT3 (Prop_lut3_I1_O)        0.332    22.003 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_2__19/O
                         net (fo=2, routed)           0.441    22.444    CPU/md_unit/B/dffe_gen[24].dff/q_i_2__19_n_0
    SLICE_X32Y110        LUT5 (Prop_lut5_I2_O)        0.124    22.568 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_1__407/O
                         net (fo=1, routed)           0.000    22.568    CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg_3
    SLICE_X32Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.502    22.963    CPU/md_unit/divide/AQ/d_flip_flop[58].dff/clk_out1
    SLICE_X32Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg/C
                         clock pessimism             -0.509    22.455    
                         clock uncertainty           -0.087    22.367    
    SLICE_X32Y110        FDCE (Setup_fdce_C_D)        0.031    22.398    CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.398    
                         arrival time                         -22.568    
  -------------------------------------------------------------------
                         slack                                 -0.169    

Slack (VIOLATED) :        -0.128ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        9.807ns  (logic 3.135ns (31.966%)  route 6.672ns (68.034%))
  Logic Levels:           14  (LUT2=3 LUT3=2 LUT5=5 LUT6=4)
  Clock Path Skew:        -2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 22.962 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 r  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 r  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 f  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.195    20.250    CPU/md_unit/B/dffe_gen[22].dff/q_reg_6
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.374 f  CPU/md_unit/B/dffe_gen[22].dff/q_i_2__21/O
                         net (fo=2, routed)           0.646    21.020    CPU/md_unit/B/dffe_gen[31].dff/q_reg_19
    SLICE_X35Y109        LUT3 (Prop_lut3_I2_O)        0.149    21.169 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__54/O
                         net (fo=6, routed)           0.364    21.533    CPU/md_unit/B/dffe_gen[24].dff/q_reg_17
    SLICE_X37Y110        LUT6 (Prop_lut6_I3_O)        0.332    21.865 f  CPU/md_unit/B/dffe_gen[24].dff/q_i_2__17/O
                         net (fo=2, routed)           0.595    22.460    CPU/md_unit/counter_up_64/tff1/ff/q_reg_4
    SLICE_X34Y110        LUT2 (Prop_lut2_I1_O)        0.153    22.613 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_1__404/O
                         net (fo=1, routed)           0.000    22.613    CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg_1
    SLICE_X34Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.501    22.962    CPU/md_unit/divide/AQ/d_flip_flop[63].dff/clk_out1
    SLICE_X34Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg/C
                         clock pessimism             -0.509    22.454    
                         clock uncertainty           -0.087    22.366    
    SLICE_X34Y110        FDCE (Setup_fdce_C_D)        0.118    22.484    CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.484    
                         arrival time                         -22.613    
  -------------------------------------------------------------------
                         slack                                 -0.128    

Slack (VIOLATED) :        -0.016ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        9.609ns  (logic 3.106ns (32.323%)  route 6.503ns (67.677%))
  Logic Levels:           14  (LUT2=2 LUT3=2 LUT5=6 LUT6=4)
  Clock Path Skew:        -2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 r  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 r  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 f  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.195    20.250    CPU/md_unit/B/dffe_gen[22].dff/q_reg_6
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.374 f  CPU/md_unit/B/dffe_gen[22].dff/q_i_2__21/O
                         net (fo=2, routed)           0.646    21.020    CPU/md_unit/B/dffe_gen[31].dff/q_reg_19
    SLICE_X35Y109        LUT3 (Prop_lut3_I2_O)        0.149    21.169 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__54/O
                         net (fo=6, routed)           0.383    21.552    CPU/md_unit/B/dffe_gen[24].dff/q_reg_17
    SLICE_X33Y110        LUT6 (Prop_lut6_I2_O)        0.332    21.884 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_2__20/O
                         net (fo=1, routed)           0.407    22.291    CPU/md_unit/B/dffe_gen[24].dff/q_i_2__20_n_0
    SLICE_X33Y110        LUT5 (Prop_lut5_I2_O)        0.124    22.415 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_1__409/O
                         net (fo=1, routed)           0.000    22.415    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg_2
    SLICE_X33Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.502    22.963    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/clk_out1
    SLICE_X33Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg/C
                         clock pessimism             -0.509    22.455    
                         clock uncertainty           -0.087    22.367    
    SLICE_X33Y110        FDCE (Setup_fdce_C_D)        0.031    22.398    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.398    
                         arrival time                         -22.415    
  -------------------------------------------------------------------
                         slack                                 -0.016    

Slack (VIOLATED) :        -0.016ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        9.608ns  (logic 3.106ns (32.329%)  route 6.502ns (67.671%))
  Logic Levels:           14  (LUT2=2 LUT3=3 LUT5=5 LUT6=4)
  Clock Path Skew:        -2.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 22.961 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 r  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 r  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 f  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.195    20.250    CPU/md_unit/B/dffe_gen[22].dff/q_reg_6
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.374 f  CPU/md_unit/B/dffe_gen[22].dff/q_i_2__21/O
                         net (fo=2, routed)           0.646    21.020    CPU/md_unit/B/dffe_gen[31].dff/q_reg_19
    SLICE_X35Y109        LUT3 (Prop_lut3_I2_O)        0.149    21.169 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__54/O
                         net (fo=6, routed)           0.364    21.533    CPU/md_unit/B/dffe_gen[24].dff/q_reg_17
    SLICE_X37Y110        LUT6 (Prop_lut6_I3_O)        0.332    21.865 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_2__17/O
                         net (fo=2, routed)           0.424    22.289    CPU/md_unit/A/dffe_gen[0].dff/q_reg_3
    SLICE_X35Y111        LUT3 (Prop_lut3_I2_O)        0.124    22.413 r  CPU/md_unit/A/dffe_gen[0].dff/q_i_1__67/O
                         net (fo=1, routed)           0.000    22.413    CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg_2
    SLICE_X35Y111        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.500    22.961    CPU/md_unit/divide/AQ/d_flip_flop[0].dff/clk_out1
    SLICE_X35Y111        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg/C
                         clock pessimism             -0.509    22.453    
                         clock uncertainty           -0.087    22.365    
    SLICE_X35Y111        FDCE (Setup_fdce_C_D)        0.032    22.397    CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.397    
                         arrival time                         -22.413    
  -------------------------------------------------------------------
                         slack                                 -0.016    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        9.538ns  (logic 3.106ns (32.563%)  route 6.432ns (67.437%))
  Logic Levels:           14  (LUT2=2 LUT3=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 22.962 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 r  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 r  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 f  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.195    20.250    CPU/md_unit/B/dffe_gen[22].dff/q_reg_6
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.374 f  CPU/md_unit/B/dffe_gen[22].dff/q_i_2__21/O
                         net (fo=2, routed)           0.646    21.020    CPU/md_unit/B/dffe_gen[31].dff/q_reg_19
    SLICE_X35Y109        LUT3 (Prop_lut3_I2_O)        0.149    21.169 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__54/O
                         net (fo=6, routed)           0.379    21.548    CPU/md_unit/B/dffe_gen[24].dff/q_reg_17
    SLICE_X34Y110        LUT6 (Prop_lut6_I2_O)        0.332    21.880 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_3__52/O
                         net (fo=1, routed)           0.340    22.220    CPU/md_unit/B/dffe_gen[24].dff/q_i_3__52_n_0
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    22.344 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_1__408/O
                         net (fo=1, routed)           0.000    22.344    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg_1
    SLICE_X35Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.501    22.962    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/clk_out1
    SLICE_X35Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/C
                         clock pessimism             -0.509    22.454    
                         clock uncertainty           -0.087    22.366    
    SLICE_X35Y110        FDCE (Setup_fdce_C_D)        0.031    22.397    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.397    
                         arrival time                         -22.344    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        9.530ns  (logic 3.008ns (31.565%)  route 6.522ns (68.435%))
  Logic Levels:           13  (LUT2=2 LUT3=2 LUT5=6 LUT6=3)
  Clock Path Skew:        -2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 r  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 r  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 f  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.195    20.250    CPU/md_unit/B/dffe_gen[22].dff/q_reg_6
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.374 f  CPU/md_unit/B/dffe_gen[22].dff/q_i_2__21/O
                         net (fo=2, routed)           0.646    21.020    CPU/md_unit/B/dffe_gen[31].dff/q_reg_19
    SLICE_X35Y109        LUT3 (Prop_lut3_I2_O)        0.149    21.169 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__54/O
                         net (fo=6, routed)           0.808    21.977    CPU/md_unit/B/dffe_gen[24].dff/q_reg_17
    SLICE_X32Y110        LUT5 (Prop_lut5_I1_O)        0.358    22.335 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_1__457/O
                         net (fo=1, routed)           0.000    22.335    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg_1
    SLICE_X32Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.502    22.963    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/clk_out1
    SLICE_X32Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg/C
                         clock pessimism             -0.509    22.455    
                         clock uncertainty           -0.087    22.367    
    SLICE_X32Y110        FDCE (Setup_fdce_C_D)        0.075    22.442    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.442    
                         arrival time                         -22.335    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        9.472ns  (logic 3.106ns (32.792%)  route 6.366ns (67.208%))
  Logic Levels:           14  (LUT2=2 LUT3=2 LUT5=6 LUT6=4)
  Clock Path Skew:        -2.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 22.960 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 f  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 f  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 f  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 f  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 r  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.195    20.250    CPU/md_unit/B/dffe_gen[22].dff/q_reg_6
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.374 r  CPU/md_unit/B/dffe_gen[22].dff/q_i_2__21/O
                         net (fo=2, routed)           0.646    21.020    CPU/md_unit/B/dffe_gen[31].dff/q_reg_19
    SLICE_X35Y109        LUT3 (Prop_lut3_I2_O)        0.149    21.169 f  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__54/O
                         net (fo=6, routed)           0.357    21.526    CPU/md_unit/B/dffe_gen[24].dff/q_reg_17
    SLICE_X35Y111        LUT6 (Prop_lut6_I3_O)        0.332    21.858 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_3__53/O
                         net (fo=1, routed)           0.295    22.153    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg_6
    SLICE_X35Y112        LUT5 (Prop_lut5_I3_O)        0.124    22.277 r  CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_i_1__410/O
                         net (fo=1, routed)           0.000    22.277    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_2
    SLICE_X35Y112        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.499    22.960    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/clk_out1
    SLICE_X35Y112        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg/C
                         clock pessimism             -0.509    22.452    
                         clock uncertainty           -0.087    22.364    
    SLICE_X35Y112        FDCE (Setup_fdce_C_D)        0.029    22.393    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.393    
                         arrival time                         -22.277    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        9.187ns  (logic 2.948ns (32.090%)  route 6.239ns (67.910%))
  Logic Levels:           13  (LUT2=2 LUT3=1 LUT5=6 LUT6=4)
  Clock Path Skew:        -2.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 22.964 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 r  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 r  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 f  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.593    20.648    CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg_7
    SLICE_X33Y107        LUT5 (Prop_lut5_I2_O)        0.120    20.768 r  CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_i_2__260/O
                         net (fo=3, routed)           0.472    21.241    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_10
    SLICE_X35Y108        LUT6 (Prop_lut6_I2_O)        0.327    21.568 r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_3__59/O
                         net (fo=1, routed)           0.300    21.868    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_3__59_n_0
    SLICE_X33Y108        LUT6 (Prop_lut6_I3_O)        0.124    21.992 r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_1__405/O
                         net (fo=1, routed)           0.000    21.992    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg_2
    SLICE_X33Y108        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.503    22.964    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/clk_out1
    SLICE_X33Y108        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/C
                         clock pessimism             -0.509    22.456    
                         clock uncertainty           -0.087    22.368    
    SLICE_X33Y108        FDCE (Setup_fdce_C_D)        0.031    22.399    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.399    
                         arrival time                         -21.992    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        9.069ns  (logic 2.948ns (32.507%)  route 6.121ns (67.493%))
  Logic Levels:           13  (LUT2=2 LUT3=1 LUT4=1 LUT5=6 LUT6=3)
  Clock Path Skew:        -2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 f  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 f  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 f  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 f  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 r  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.593    20.648    CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg_7
    SLICE_X33Y107        LUT5 (Prop_lut5_I2_O)        0.120    20.768 f  CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_i_2__260/O
                         net (fo=3, routed)           0.338    21.107    CPU/md_unit/B/dffe_gen[31].dff/q_reg_23
    SLICE_X34Y107        LUT4 (Prop_lut4_I3_O)        0.327    21.434 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__60/O
                         net (fo=2, routed)           0.317    21.750    CPU/md_unit/B/dffe_gen[21].dff/q_reg_7
    SLICE_X34Y108        LUT6 (Prop_lut6_I3_O)        0.124    21.874 r  CPU/md_unit/B/dffe_gen[21].dff/q_i_1__414/O
                         net (fo=1, routed)           0.000    21.874    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg_1
    SLICE_X34Y108        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.502    22.963    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/clk_out1
    SLICE_X34Y108        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/C
                         clock pessimism             -0.509    22.455    
                         clock uncertainty           -0.087    22.367    
    SLICE_X34Y108        FDCE (Setup_fdce_C_D)        0.077    22.444    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.444    
                         arrival time                         -21.874    
  -------------------------------------------------------------------
                         slack                                  0.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[30].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.301%)  route 0.114ns (44.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns = ( 13.499 - 12.500 ) 
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/fd_pc/dffe_gen[30].dff/clk0
    SLICE_X3Y116         FDCE                                         r  CPU/fd_pc/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDCE (Prop_fdce_C_Q)         0.141    13.086 r  CPU/fd_pc/dffe_gen[30].dff/q_reg/Q
                         net (fo=1, routed)           0.114    13.200    CPU/dx_pc/dffe_gen[30].dff/q_reg_0
    SLICE_X4Y115         FDCE                                         r  CPU/dx_pc/dffe_gen[30].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.863    13.499    CPU/dx_pc/dffe_gen[30].dff/clk0
    SLICE_X4Y115         FDCE                                         r  CPU/dx_pc/dffe_gen[30].dff/q_reg/C
                         clock pessimism             -0.520    12.980    
                         clock uncertainty            0.087    13.067    
    SLICE_X4Y115         FDCE (Hold_fdce_C_D)         0.070    13.137    CPU/dx_pc/dffe_gen[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.137    
                         arrival time                          13.200    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 CPU/xm_PC/dffe_gen[4].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/mw_PC/dffe_gen[4].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.472%)  route 0.354ns (71.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.009ns = ( 13.509 - 12.500 ) 
    Source Clock Delay      (SCD):    0.449ns = ( 12.949 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.599    12.949    CPU/xm_PC/dffe_gen[4].dff/clk0
    SLICE_X5Y103         FDCE                                         r  CPU/xm_PC/dffe_gen[4].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDCE (Prop_fdce_C_Q)         0.141    13.090 r  CPU/xm_PC/dffe_gen[4].dff/q_reg/Q
                         net (fo=1, routed)           0.354    13.444    CPU/mw_PC/dffe_gen[4].dff/q_reg_0
    SLICE_X5Y98          FDCE                                         r  CPU/mw_PC/dffe_gen[4].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.873    13.509    CPU/mw_PC/dffe_gen[4].dff/clk0
    SLICE_X5Y98          FDCE                                         r  CPU/mw_PC/dffe_gen[4].dff/q_reg/C
                         clock pessimism             -0.286    13.223    
                         clock uncertainty            0.087    13.310    
    SLICE_X5Y98          FDCE (Hold_fdce_C_D)         0.070    13.380    CPU/mw_PC/dffe_gen[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.380    
                         arrival time                          13.444    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 CPU/pc_latch/dffe_gen[13].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/fd_pc/dffe_gen[13].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.258ns  (logic 0.186ns (72.200%)  route 0.072ns (27.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns = ( 13.507 - 12.500 ) 
    Source Clock Delay      (SCD):    0.449ns = ( 12.949 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.599    12.949    CPU/pc_latch/dffe_gen[13].dff/clk0
    SLICE_X1Y108         FDCE                                         r  CPU/pc_latch/dffe_gen[13].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.141    13.090 r  CPU/pc_latch/dffe_gen[13].dff/q_reg/Q
                         net (fo=2, routed)           0.072    13.161    CPU/pc_latch/dffe_gen[13].dff/q_reg_0
    SLICE_X0Y108         LUT6 (Prop_lut6_I0_O)        0.045    13.206 r  CPU/pc_latch/dffe_gen[13].dff/q_i_1__8/O
                         net (fo=2, routed)           0.000    13.206    CPU/fd_pc/dffe_gen[13].dff/pc_plus_one[0]
    SLICE_X0Y108         FDCE                                         r  CPU/fd_pc/dffe_gen[13].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.871    13.507    CPU/fd_pc/dffe_gen[13].dff/clk0
    SLICE_X0Y108         FDCE                                         r  CPU/fd_pc/dffe_gen[13].dff/q_reg/C
                         clock pessimism             -0.546    12.962    
                         clock uncertainty            0.087    13.049    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.092    13.141    CPU/fd_pc/dffe_gen[13].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.141    
                         arrival time                          13.206    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[29].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns = ( 13.499 - 12.500 ) 
    Source Clock Delay      (SCD):    0.446ns = ( 12.946 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.596    12.946    CPU/fd_pc/dffe_gen[29].dff/clk0
    SLICE_X3Y115         FDCE                                         r  CPU/fd_pc/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.141    13.087 r  CPU/fd_pc/dffe_gen[29].dff/q_reg/Q
                         net (fo=1, routed)           0.113    13.200    CPU/dx_pc/dffe_gen[29].dff/q_reg_0
    SLICE_X4Y115         FDCE                                         r  CPU/dx_pc/dffe_gen[29].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.863    13.499    CPU/dx_pc/dffe_gen[29].dff/clk0
    SLICE_X4Y115         FDCE                                         r  CPU/dx_pc/dffe_gen[29].dff/q_reg/C
                         clock pessimism             -0.520    12.980    
                         clock uncertainty            0.087    13.067    
    SLICE_X4Y115         FDCE (Hold_fdce_C_D)         0.066    13.133    CPU/dx_pc/dffe_gen[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.133    
                         arrival time                          13.200    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 SW_M_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SW_Q_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.249ns  (logic 0.146ns (58.677%)  route 0.103ns (41.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns = ( 12.221 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 11.990 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.602    11.990    clock40mhz
    SLICE_X4Y91          FDRE                                         r  SW_M_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.146    12.136 r  SW_M_reg[11]/Q
                         net (fo=1, routed)           0.103    12.239    SW_M[11]
    SLICE_X7Y92          FDRE                                         r  SW_Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.873    12.221    clock40mhz
    SLICE_X7Y92          FDRE                                         r  SW_Q_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.215    12.006    
                         clock uncertainty            0.087    12.093    
    SLICE_X7Y92          FDRE (Hold_fdre_C_D)         0.077    12.170    SW_Q_reg[11]
  -------------------------------------------------------------------
                         required time                        -12.170    
                         arrival time                          12.239    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 SW_M_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SW_Q_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.256ns  (logic 0.146ns (57.030%)  route 0.110ns (42.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns = ( 12.221 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 11.990 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.602    11.990    clock40mhz
    SLICE_X5Y91          FDRE                                         r  SW_M_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.146    12.136 r  SW_M_reg[10]/Q
                         net (fo=1, routed)           0.110    12.246    SW_M[10]
    SLICE_X4Y91          FDRE                                         r  SW_Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.873    12.221    clock40mhz
    SLICE_X4Y91          FDRE                                         r  SW_Q_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.218    12.003    
                         clock uncertainty            0.087    12.090    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.077    12.167    SW_Q_reg[10]
  -------------------------------------------------------------------
                         required time                        -12.167    
                         arrival time                          12.246    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[16].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[16].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns = ( 13.504 - 12.500 ) 
    Source Clock Delay      (SCD):    0.448ns = ( 12.948 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.543ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.598    12.948    CPU/fd_pc/dffe_gen[16].dff/clk0
    SLICE_X1Y111         FDCE                                         r  CPU/fd_pc/dffe_gen[16].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.141    13.089 r  CPU/fd_pc/dffe_gen[16].dff/q_reg/Q
                         net (fo=1, routed)           0.112    13.201    CPU/dx_pc/dffe_gen[16].dff/q_reg_2
    SLICE_X1Y112         FDCE                                         r  CPU/dx_pc/dffe_gen[16].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.868    13.504    CPU/dx_pc/dffe_gen[16].dff/clk0
    SLICE_X1Y112         FDCE                                         r  CPU/dx_pc/dffe_gen[16].dff/q_reg/C
                         clock pessimism             -0.543    12.962    
                         clock uncertainty            0.087    13.049    
    SLICE_X1Y112         FDCE (Hold_fdce_C_D)         0.070    13.119    CPU/dx_pc/dffe_gen[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.119    
                         arrival time                          13.201    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[9].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[9].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.954%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns = ( 13.507 - 12.500 ) 
    Source Clock Delay      (SCD):    0.449ns = ( 12.949 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.543ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.599    12.949    CPU/fd_pc/dffe_gen[9].dff/clk0
    SLICE_X0Y108         FDCE                                         r  CPU/fd_pc/dffe_gen[9].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    13.090 r  CPU/fd_pc/dffe_gen[9].dff/q_reg/Q
                         net (fo=1, routed)           0.116    13.205    CPU/dx_pc/dffe_gen[9].dff/q_reg_2
    SLICE_X1Y107         FDCE                                         r  CPU/dx_pc/dffe_gen[9].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.871    13.507    CPU/dx_pc/dffe_gen[9].dff/clk0
    SLICE_X1Y107         FDCE                                         r  CPU/dx_pc/dffe_gen[9].dff/q_reg/C
                         clock pessimism             -0.543    12.965    
                         clock uncertainty            0.087    13.052    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.070    13.122    CPU/dx_pc/dffe_gen[9].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.122    
                         arrival time                          13.205    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 CPU/xm_PC/dffe_gen[16].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/mw_PC/dffe_gen[16].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns = ( 13.504 - 12.500 ) 
    Source Clock Delay      (SCD):    0.448ns = ( 12.948 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.598    12.948    CPU/xm_PC/dffe_gen[16].dff/clk0
    SLICE_X4Y107         FDCE                                         r  CPU/xm_PC/dffe_gen[16].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.141    13.089 r  CPU/xm_PC/dffe_gen[16].dff/q_reg/Q
                         net (fo=1, routed)           0.118    13.207    CPU/mw_PC/dffe_gen[16].dff/q_reg_0
    SLICE_X5Y107         FDCE                                         r  CPU/mw_PC/dffe_gen[16].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.868    13.504    CPU/mw_PC/dffe_gen[16].dff/clk0
    SLICE_X5Y107         FDCE                                         r  CPU/mw_PC/dffe_gen[16].dff/q_reg/C
                         clock pessimism             -0.544    12.961    
                         clock uncertainty            0.087    13.048    
    SLICE_X5Y107         FDCE (Hold_fdce_C_D)         0.075    13.123    CPU/mw_PC/dffe_gen[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.123    
                         arrival time                          13.207    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[22].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[22].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@12.500ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.006ns = ( 13.506 - 12.500 ) 
    Source Clock Delay      (SCD):    0.448ns = ( 12.948 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.543ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.598    12.948    CPU/fd_pc/dffe_gen[22].dff/clk0
    SLICE_X3Y111         FDCE                                         r  CPU/fd_pc/dffe_gen[22].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.141    13.089 r  CPU/fd_pc/dffe_gen[22].dff/q_reg/Q
                         net (fo=1, routed)           0.112    13.201    CPU/dx_pc/dffe_gen[22].dff/q_reg_3
    SLICE_X3Y110         FDCE                                         r  CPU/dx_pc/dffe_gen[22].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.871    13.506    CPU/dx_pc/dffe_gen[22].dff/clk0
    SLICE_X3Y110         FDCE                                         r  CPU/dx_pc/dffe_gen[22].dff/q_reg/C
                         clock pessimism             -0.543    12.964    
                         clock uncertainty            0.087    13.051    
    SLICE_X3Y110         FDCE (Hold_fdce_C_D)         0.066    13.117    CPU/dx_pc/dffe_gen[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.117    
                         arrival time                          13.201    
  -------------------------------------------------------------------
                         slack                                  0.084    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           16  Failing Endpoints,  Worst Slack       -3.632ns,  Total Violation      -55.946ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.348ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.632ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_3/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        7.705ns  (logic 3.608ns (46.824%)  route 4.097ns (53.176%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 123.028 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504   124.112    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.329   124.441 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          0.850   125.290    ProcMem/ADDRBWRADDR[0]
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.567   123.028    ProcMem/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/CLKBWRCLK
                         clock pessimism             -0.593   122.436    
                         clock uncertainty           -0.211   122.224    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566   121.658    ProcMem/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                        121.658    
                         arrival time                        -125.290    
  -------------------------------------------------------------------
                         slack                                 -3.632    

Slack (VIOLATED) :        -3.618ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        7.672ns  (logic 3.608ns (47.026%)  route 4.064ns (52.974%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 123.009 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504   124.111    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.329   124.440 r  VGA_display/Display/MemoryArray_reg_0_i_3/O
                         net (fo=5, routed)           0.817   125.257    ProcMem/ADDRBWRADDR[2]
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.547   123.009    ProcMem/clk_out1
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/CLKBWRCLK
                         clock pessimism             -0.593   122.416    
                         clock uncertainty           -0.211   122.205    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566   121.639    ProcMem/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                        121.639    
                         arrival time                        -125.257    
  -------------------------------------------------------------------
                         slack                                 -3.618    

Slack (VIOLATED) :        -3.607ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_3/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        7.681ns  (logic 3.608ns (46.974%)  route 4.073ns (53.026%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 123.028 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504   124.111    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.329   124.440 r  VGA_display/Display/MemoryArray_reg_0_i_3/O
                         net (fo=5, routed)           0.826   125.266    ProcMem/ADDRBWRADDR[2]
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.567   123.028    ProcMem/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/CLKBWRCLK
                         clock pessimism             -0.593   122.436    
                         clock uncertainty           -0.211   122.224    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566   121.658    ProcMem/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                        121.658    
                         arrival time                        -125.266    
  -------------------------------------------------------------------
                         slack                                 -3.607    

Slack (VIOLATED) :        -3.607ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_2/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        7.665ns  (logic 3.608ns (47.072%)  route 4.057ns (52.928%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=3)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 123.013 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.395   124.002    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y104         LUT5 (Prop_lut5_I0_O)        0.329   124.331 r  VGA_display/Display/MemoryArray_reg_0_i_4/O
                         net (fo=5, routed)           0.919   125.250    ProcMem/ADDRBWRADDR[1]
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.551   123.013    ProcMem/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/CLKBWRCLK
                         clock pessimism             -0.593   122.420    
                         clock uncertainty           -0.211   122.209    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566   121.643    ProcMem/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                        121.643    
                         arrival time                        -125.250    
  -------------------------------------------------------------------
                         slack                                 -3.607    

Slack (VIOLATED) :        -3.562ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        7.619ns  (logic 3.608ns (47.356%)  route 4.011ns (52.644%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 123.012 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504   124.111    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.329   124.440 r  VGA_display/Display/MemoryArray_reg_0_i_3/O
                         net (fo=5, routed)           0.764   125.204    ProcMem/ADDRBWRADDR[2]
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.550   123.012    ProcMem/clk_out1
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKBWRCLK
                         clock pessimism             -0.593   122.419    
                         clock uncertainty           -0.211   122.208    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566   121.642    ProcMem/MemoryArray_reg_0
  -------------------------------------------------------------------
                         required time                        121.642    
                         arrival time                        -125.204    
  -------------------------------------------------------------------
                         slack                                 -3.562    

Slack (VIOLATED) :        -3.555ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_3/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        7.629ns  (logic 3.608ns (47.295%)  route 4.021ns (52.705%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 123.028 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.395   124.002    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y104         LUT5 (Prop_lut5_I0_O)        0.329   124.331 r  VGA_display/Display/MemoryArray_reg_0_i_4/O
                         net (fo=5, routed)           0.883   125.214    ProcMem/ADDRBWRADDR[1]
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.567   123.028    ProcMem/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/CLKBWRCLK
                         clock pessimism             -0.593   122.436    
                         clock uncertainty           -0.211   122.224    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566   121.658    ProcMem/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                        121.658    
                         arrival time                        -125.214    
  -------------------------------------------------------------------
                         slack                                 -3.555    

Slack (VIOLATED) :        -3.520ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        7.576ns  (logic 3.608ns (47.622%)  route 3.968ns (52.378%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 123.012 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.620   124.227    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X11Y106        LUT6 (Prop_lut6_I4_O)        0.329   124.556 r  VGA_display/Display/MemoryArray_reg_0_i_2_comp_replica_1/O
                         net (fo=1, routed)           0.605   125.161    ProcMem/addr2[0]_repN_1_alias
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.550   123.012    ProcMem/clk_out1
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKBWRCLK
                         clock pessimism             -0.593   122.419    
                         clock uncertainty           -0.211   122.208    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566   121.642    ProcMem/MemoryArray_reg_0
  -------------------------------------------------------------------
                         required time                        121.642    
                         arrival time                        -125.161    
  -------------------------------------------------------------------
                         slack                                 -3.520    

Slack (VIOLATED) :        -3.503ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        7.557ns  (logic 3.608ns (47.742%)  route 3.949ns (52.258%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 123.009 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504   124.112    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.329   124.441 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          0.702   125.142    ProcMem/ADDRBWRADDR[0]
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.547   123.009    ProcMem/clk_out1
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/CLKBWRCLK
                         clock pessimism             -0.593   122.416    
                         clock uncertainty           -0.211   122.205    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566   121.639    ProcMem/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                        121.639    
                         arrival time                        -125.142    
  -------------------------------------------------------------------
                         slack                                 -3.503    

Slack (VIOLATED) :        -3.465ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        7.519ns  (logic 3.608ns (47.986%)  route 3.911ns (52.014%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 123.009 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.524   124.132    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I4_O)        0.329   124.461 r  VGA_display/Display/MemoryArray_reg_0_i_2_comp_replica/O
                         net (fo=1, routed)           0.643   125.104    ProcMem/addr2[0]_repN_alias
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.547   123.009    ProcMem/clk_out1
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/CLKBWRCLK
                         clock pessimism             -0.593   122.416    
                         clock uncertainty           -0.211   122.205    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566   121.639    ProcMem/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                        121.639    
                         arrival time                        -125.104    
  -------------------------------------------------------------------
                         slack                                 -3.465    

Slack (VIOLATED) :        -3.453ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@125.000ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        7.511ns  (logic 3.608ns (48.035%)  route 3.903ns (51.965%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 123.013 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504   124.111    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.329   124.440 r  VGA_display/Display/MemoryArray_reg_0_i_3/O
                         net (fo=5, routed)           0.656   125.096    ProcMem/ADDRBWRADDR[2]
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.551   123.013    ProcMem/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/CLKBWRCLK
                         clock pessimism             -0.593   122.420    
                         clock uncertainty           -0.211   122.209    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566   121.643    ProcMem/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                        121.643    
                         arrival time                        -125.096    
  -------------------------------------------------------------------
                         slack                                 -3.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_2/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.469ns (42.489%)  route 0.635ns (57.511%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[6]/Q
                         net (fo=19, routed)          0.127    -0.274    VGA_display/Display/hPos_reg_n_0_[6]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.045    -0.229 r  VGA_display/Display/cardNumber_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.229    VGA_display/Display_n_25
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.120 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.120    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.054 r  VGA_display/cardNumber_carry__1/O[2]
                         net (fo=32, routed)          0.284     0.229    VGA_display/Display/O[2]
    SLICE_X9Y104         LUT6 (Prop_lut6_I3_O)        0.108     0.337 r  VGA_display/Display/MemoryArray_reg_0_i_2_comp/O
                         net (fo=2, routed)           0.225     0.562    ProcMem/ADDRBWRADDR[3]
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.883    -0.269    ProcMem/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/CLKBWRCLK
                         clock pessimism              0.089    -0.180    
                         clock uncertainty            0.211     0.031    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.214    ProcMem/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.562    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_3/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.469ns (41.320%)  route 0.666ns (58.680%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[6]/Q
                         net (fo=19, routed)          0.127    -0.274    VGA_display/Display/hPos_reg_n_0_[6]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.045    -0.229 r  VGA_display/Display/cardNumber_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.229    VGA_display/Display_n_25
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.120 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.120    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.054 r  VGA_display/cardNumber_carry__1/O[2]
                         net (fo=32, routed)          0.284     0.229    VGA_display/Display/O[2]
    SLICE_X9Y104         LUT6 (Prop_lut6_I3_O)        0.108     0.337 r  VGA_display/Display/MemoryArray_reg_0_i_2_comp/O
                         net (fo=2, routed)           0.256     0.593    ProcMem/ADDRBWRADDR[3]
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.888    -0.264    ProcMem/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/CLKBWRCLK
                         clock pessimism              0.089    -0.175    
                         clock uncertainty            0.211     0.036    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.219    ProcMem/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                         -0.219    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.460ns (40.244%)  route 0.683ns (59.756%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[6]/Q
                         net (fo=19, routed)          0.262    -0.139    VGA_display/Display/hPos_reg_n_0_[6]
    SLICE_X9Y102         LUT6 (Prop_lut6_I0_O)        0.045    -0.094 r  VGA_display/Display/cardNumber__50_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.094    VGA_display/Display_n_42
    SLICE_X9Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.021 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.021    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.066 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.164     0.230    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y104         LUT5 (Prop_lut5_I0_O)        0.114     0.344 r  VGA_display/Display/MemoryArray_reg_0_i_4/O
                         net (fo=5, routed)           0.257     0.601    ProcMem/ADDRBWRADDR[1]
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.882    -0.270    ProcMem/clk_out1
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKBWRCLK
                         clock pessimism              0.089    -0.181    
                         clock uncertainty            0.211     0.030    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.213    ProcMem/MemoryArray_reg_0
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                           0.601    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_2/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.186ns (16.243%)  route 0.959ns (83.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X11Y101        FDCE                                         r  VGA_display/Display/hPos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[9]/Q
                         net (fo=22, routed)          0.691     0.290    VGA_display/Display/hPos_reg_n_0_[9]
    SLICE_X9Y106         LUT6 (Prop_lut6_I3_O)        0.045     0.335 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          0.268     0.603    ProcMem/ADDRBWRADDR[0]
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.883    -0.269    ProcMem/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/CLKBWRCLK
                         clock pessimism              0.089    -0.180    
                         clock uncertainty            0.211     0.031    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     0.214    ProcMem/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.186ns (16.232%)  route 0.960ns (83.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X11Y101        FDCE                                         r  VGA_display/Display/hPos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[9]/Q
                         net (fo=22, routed)          0.691     0.290    VGA_display/Display/hPos_reg_n_0_[9]
    SLICE_X9Y106         LUT6 (Prop_lut6_I3_O)        0.045     0.335 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          0.269     0.604    ProcMem/ADDRBWRADDR[0]
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.882    -0.270    ProcMem/clk_out1
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKBWRCLK
                         clock pessimism              0.089    -0.181    
                         clock uncertainty            0.211     0.030    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     0.213    ProcMem/MemoryArray_reg_0
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.307ns (26.471%)  route 0.853ns (73.529%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X11Y101        FDCE                                         r  VGA_display/Display/hPos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.401 f  VGA_display/Display/hPos_reg[9]/Q
                         net (fo=22, routed)          0.436     0.035    VGA_display/Display/hPos_reg_n_0_[9]
    SLICE_X8Y104         LUT4 (Prop_lut4_I1_O)        0.047     0.082 r  VGA_display/Display/MemoryArray_reg_0_i_16_comp/O
                         net (fo=3, routed)           0.200     0.282    VGA_display/Display/MemoryArray_reg_0_i_16_n_0_repN
    SLICE_X11Y106        LUT6 (Prop_lut6_I5_O)        0.119     0.401 r  VGA_display/Display/MemoryArray_reg_0_i_2_comp_replica_1/O
                         net (fo=1, routed)           0.216     0.618    ProcMem/addr2[0]_repN_1_alias
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.882    -0.270    ProcMem/clk_out1
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKBWRCLK
                         clock pessimism              0.089    -0.181    
                         clock uncertainty            0.211     0.030    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.213    ProcMem/MemoryArray_reg_0
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.186ns (15.958%)  route 0.980ns (84.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X11Y101        FDCE                                         r  VGA_display/Display/hPos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[9]/Q
                         net (fo=22, routed)          0.691     0.290    VGA_display/Display/hPos_reg_n_0_[9]
    SLICE_X9Y106         LUT6 (Prop_lut6_I3_O)        0.045     0.335 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          0.289     0.623    ProcMem/ADDRBWRADDR[0]
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.880    -0.272    ProcMem/clk_out1
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/CLKBWRCLK
                         clock pessimism              0.089    -0.183    
                         clock uncertainty            0.211     0.028    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     0.211    ProcMem/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.460ns (39.430%)  route 0.707ns (60.570%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[6]/Q
                         net (fo=19, routed)          0.262    -0.139    VGA_display/Display/hPos_reg_n_0_[6]
    SLICE_X9Y102         LUT6 (Prop_lut6_I0_O)        0.045    -0.094 r  VGA_display/Display/cardNumber__50_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.094    VGA_display/Display_n_42
    SLICE_X9Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.021 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.021    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.066 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.164     0.230    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y104         LUT5 (Prop_lut5_I0_O)        0.114     0.344 r  VGA_display/Display/MemoryArray_reg_0_i_4/O
                         net (fo=5, routed)           0.281     0.624    ProcMem/ADDRBWRADDR[1]
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.880    -0.272    ProcMem/clk_out1
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/CLKBWRCLK
                         clock pessimism              0.089    -0.183    
                         clock uncertainty            0.211     0.028    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.211    ProcMem/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.460ns (38.337%)  route 0.740ns (61.663%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[6]/Q
                         net (fo=19, routed)          0.262    -0.139    VGA_display/Display/hPos_reg_n_0_[6]
    SLICE_X9Y102         LUT6 (Prop_lut6_I0_O)        0.045    -0.094 r  VGA_display/Display/cardNumber__50_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.094    VGA_display/Display_n_42
    SLICE_X9Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.021 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.021    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.066 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.235     0.301    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I4_O)        0.114     0.415 r  VGA_display/Display/MemoryArray_reg_0_i_2_comp_replica/O
                         net (fo=1, routed)           0.242     0.658    ProcMem/addr2[0]_repN_alias
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.880    -0.272    ProcMem/clk_out1
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/CLKBWRCLK
                         clock pessimism              0.089    -0.183    
                         clock uncertainty            0.211     0.028    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.211    ProcMem/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.460ns (38.045%)  route 0.749ns (61.955%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[6]/Q
                         net (fo=19, routed)          0.262    -0.139    VGA_display/Display/hPos_reg_n_0_[6]
    SLICE_X9Y102         LUT6 (Prop_lut6_I0_O)        0.045    -0.094 r  VGA_display/Display/cardNumber__50_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.094    VGA_display/Display_n_42
    SLICE_X9Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.021 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.021    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.066 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.224     0.290    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.114     0.404 r  VGA_display/Display/MemoryArray_reg_0_i_3/O
                         net (fo=5, routed)           0.263     0.667    ProcMem/ADDRBWRADDR[2]
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.883    -0.269    ProcMem/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/CLKBWRCLK
                         clock pessimism              0.089    -0.180    
                         clock uncertainty            0.211     0.031    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.214    ProcMem/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.453    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.590ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.099ns  (logic 1.054ns (20.672%)  route 4.045ns (79.328%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 37.973 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.647    -2.400    VGA_display/Display/CLK
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456    -1.944 r  VGA_display/Display/hPos_reg[1]/Q
                         net (fo=15, routed)          1.480    -0.464    VGA_display/Display/hPos_reg_n_0_[1]
    SLICE_X10Y99         LUT4 (Prop_lut4_I2_O)        0.146    -0.318 r  VGA_display/Display/hPos[7]_i_2/O
                         net (fo=3, routed)           0.839     0.521    VGA_display/Display/hPos[7]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.328     0.849 r  VGA_display/Display/hPos[9]_i_2/O
                         net (fo=1, routed)           0.960     1.809    VGA_display/Display/hPos[9]_i_2_n_0
    SLICE_X9Y99          LUT3 (Prop_lut3_I2_O)        0.124     1.933 r  VGA_display/Display/hPos[9]_i_1/O
                         net (fo=2, routed)           0.766     2.699    VGA_display/Display/hPos[9]
    SLICE_X11Y101        FDCE                                         r  VGA_display/Display/hPos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.512    37.973    VGA_display/Display/CLK
    SLICE_X11Y101        FDCE                                         r  VGA_display/Display/hPos_reg[9]/C
                         clock pessimism             -0.509    37.465    
                         clock uncertainty           -0.095    37.370    
    SLICE_X11Y101        FDCE (Setup_fdce_C_D)       -0.081    37.289    VGA_display/Display/hPos_reg[9]
  -------------------------------------------------------------------
                         required time                         37.289    
                         arrival time                          -2.699    
  -------------------------------------------------------------------
                         slack                                 34.590    

Slack (MET) :             34.930ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[9]_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.054ns (21.647%)  route 3.815ns (78.353%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 37.990 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.647    -2.400    VGA_display/Display/CLK
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456    -1.944 r  VGA_display/Display/hPos_reg[1]/Q
                         net (fo=15, routed)          1.480    -0.464    VGA_display/Display/hPos_reg_n_0_[1]
    SLICE_X10Y99         LUT4 (Prop_lut4_I2_O)        0.146    -0.318 r  VGA_display/Display/hPos[7]_i_2/O
                         net (fo=3, routed)           0.839     0.521    VGA_display/Display/hPos[7]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.328     0.849 r  VGA_display/Display/hPos[9]_i_2/O
                         net (fo=1, routed)           0.960     1.809    VGA_display/Display/hPos[9]_i_2_n_0
    SLICE_X9Y99          LUT3 (Prop_lut3_I2_O)        0.124     1.933 r  VGA_display/Display/hPos[9]_i_1/O
                         net (fo=2, routed)           0.536     2.469    VGA_display/Display/hPos[9]
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[9]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.528    37.990    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[9]_replica/C
                         clock pessimism             -0.430    37.560    
                         clock uncertainty           -0.095    37.466    
    SLICE_X11Y99         FDCE (Setup_fdce_C_D)       -0.067    37.399    VGA_display/Display/hPos_reg[9]_replica
  -------------------------------------------------------------------
                         required time                         37.399    
                         arrival time                          -2.469    
  -------------------------------------------------------------------
                         slack                                 34.930    

Slack (MET) :             35.296ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 1.107ns (25.455%)  route 3.242ns (74.545%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 37.990 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.648    -2.399    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.943 f  VGA_display/Display/hPos_reg[3]/Q
                         net (fo=16, routed)          1.636    -0.307    VGA_display/Display/hPos_reg_n_0_[3]
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.150    -0.157 f  VGA_display/Display/hPos[6]_i_2/O
                         net (fo=3, routed)           0.306     0.149    VGA_display/Display/hPos[6]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.348     0.497 f  VGA_display/Display/vPos[9]_i_1/O
                         net (fo=12, routed)          0.945     1.442    VGA_display/Display/vPos
    SLICE_X9Y99          LUT3 (Prop_lut3_I0_O)        0.153     1.595 r  VGA_display/Display/hPos[8]_i_1/O
                         net (fo=1, routed)           0.355     1.950    VGA_display/Display/hPos[8]
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.528    37.990    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[8]/C
                         clock pessimism             -0.389    37.601    
                         clock uncertainty           -0.095    37.507    
    SLICE_X11Y99         FDCE (Setup_fdce_C_D)       -0.261    37.246    VGA_display/Display/hPos_reg[8]
  -------------------------------------------------------------------
                         required time                         37.246    
                         arrival time                          -1.950    
  -------------------------------------------------------------------
                         slack                                 35.296    

Slack (MET) :             35.530ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.954ns (22.826%)  route 3.226ns (77.174%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 37.988 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.648    -2.399    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.943 r  VGA_display/Display/hPos_reg[3]/Q
                         net (fo=16, routed)          1.636    -0.307    VGA_display/Display/hPos_reg_n_0_[3]
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.150    -0.157 r  VGA_display/Display/hPos[6]_i_2/O
                         net (fo=3, routed)           0.306     0.149    VGA_display/Display/hPos[6]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.348     0.497 r  VGA_display/Display/vPos[9]_i_1/O
                         net (fo=12, routed)          1.284     1.781    VGA_display/Display/vPos
    SLICE_X10Y92         FDCE                                         r  VGA_display/Display/vPos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.526    37.988    VGA_display/Display/CLK
    SLICE_X10Y92         FDCE                                         r  VGA_display/Display/vPos_reg[4]/C
                         clock pessimism             -0.414    37.574    
                         clock uncertainty           -0.095    37.480    
    SLICE_X10Y92         FDCE (Setup_fdce_C_CE)      -0.169    37.311    VGA_display/Display/vPos_reg[4]
  -------------------------------------------------------------------
                         required time                         37.311    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                 35.530    

Slack (MET) :             35.537ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.954ns (22.857%)  route 3.220ns (77.143%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 37.989 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.648    -2.399    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.943 r  VGA_display/Display/hPos_reg[3]/Q
                         net (fo=16, routed)          1.636    -0.307    VGA_display/Display/hPos_reg_n_0_[3]
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.150    -0.157 r  VGA_display/Display/hPos[6]_i_2/O
                         net (fo=3, routed)           0.306     0.149    VGA_display/Display/hPos[6]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.348     0.497 r  VGA_display/Display/vPos[9]_i_1/O
                         net (fo=12, routed)          1.278     1.775    VGA_display/Display/vPos
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.527    37.989    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[6]/C
                         clock pessimism             -0.414    37.575    
                         clock uncertainty           -0.095    37.481    
    SLICE_X10Y94         FDCE (Setup_fdce_C_CE)      -0.169    37.312    VGA_display/Display/vPos_reg[6]
  -------------------------------------------------------------------
                         required time                         37.312    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                 35.537    

Slack (MET) :             35.537ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.954ns (22.857%)  route 3.220ns (77.143%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 37.989 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.648    -2.399    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.943 r  VGA_display/Display/hPos_reg[3]/Q
                         net (fo=16, routed)          1.636    -0.307    VGA_display/Display/hPos_reg_n_0_[3]
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.150    -0.157 r  VGA_display/Display/hPos[6]_i_2/O
                         net (fo=3, routed)           0.306     0.149    VGA_display/Display/hPos[6]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.348     0.497 r  VGA_display/Display/vPos[9]_i_1/O
                         net (fo=12, routed)          1.278     1.775    VGA_display/Display/vPos
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.527    37.989    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
                         clock pessimism             -0.414    37.575    
                         clock uncertainty           -0.095    37.481    
    SLICE_X10Y94         FDCE (Setup_fdce_C_CE)      -0.169    37.312    VGA_display/Display/vPos_reg[7]
  -------------------------------------------------------------------
                         required time                         37.312    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                 35.537    

Slack (MET) :             35.537ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.954ns (22.857%)  route 3.220ns (77.143%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 37.989 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.648    -2.399    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.943 r  VGA_display/Display/hPos_reg[3]/Q
                         net (fo=16, routed)          1.636    -0.307    VGA_display/Display/hPos_reg_n_0_[3]
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.150    -0.157 r  VGA_display/Display/hPos[6]_i_2/O
                         net (fo=3, routed)           0.306     0.149    VGA_display/Display/hPos[6]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.348     0.497 r  VGA_display/Display/vPos[9]_i_1/O
                         net (fo=12, routed)          1.278     1.775    VGA_display/Display/vPos
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.527    37.989    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[8]/C
                         clock pessimism             -0.414    37.575    
                         clock uncertainty           -0.095    37.481    
    SLICE_X10Y94         FDCE (Setup_fdce_C_CE)      -0.169    37.312    VGA_display/Display/vPos_reg[8]
  -------------------------------------------------------------------
                         required time                         37.312    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                 35.537    

Slack (MET) :             35.537ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.954ns (22.857%)  route 3.220ns (77.143%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 37.989 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.648    -2.399    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.943 r  VGA_display/Display/hPos_reg[3]/Q
                         net (fo=16, routed)          1.636    -0.307    VGA_display/Display/hPos_reg_n_0_[3]
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.150    -0.157 r  VGA_display/Display/hPos[6]_i_2/O
                         net (fo=3, routed)           0.306     0.149    VGA_display/Display/hPos[6]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.348     0.497 r  VGA_display/Display/vPos[9]_i_1/O
                         net (fo=12, routed)          1.278     1.775    VGA_display/Display/vPos
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.527    37.989    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[9]/C
                         clock pessimism             -0.414    37.575    
                         clock uncertainty           -0.095    37.481    
    SLICE_X10Y94         FDCE (Setup_fdce_C_CE)      -0.169    37.312    VGA_display/Display/vPos_reg[9]
  -------------------------------------------------------------------
                         required time                         37.312    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                 35.537    

Slack (MET) :             35.684ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.930ns (23.144%)  route 3.088ns (76.856%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 37.973 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.647    -2.400    VGA_display/Display/CLK
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456    -1.944 r  VGA_display/Display/hPos_reg[1]/Q
                         net (fo=15, routed)          1.480    -0.464    VGA_display/Display/hPos_reg_n_0_[1]
    SLICE_X10Y99         LUT4 (Prop_lut4_I2_O)        0.146    -0.318 r  VGA_display/Display/hPos[7]_i_2/O
                         net (fo=3, routed)           0.823     0.505    VGA_display/Display/hPos[7]_i_2_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I4_O)        0.328     0.833 r  VGA_display/Display/hPos[7]_i_1/O
                         net (fo=1, routed)           0.786     1.619    VGA_display/Display/hPos[7]
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.512    37.973    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
                         clock pessimism             -0.509    37.465    
                         clock uncertainty           -0.095    37.370    
    SLICE_X11Y100        FDCE (Setup_fdce_C_D)       -0.067    37.303    VGA_display/Display/hPos_reg[7]
  -------------------------------------------------------------------
                         required time                         37.303    
                         arrival time                          -1.619    
  -------------------------------------------------------------------
                         slack                                 35.684    

Slack (MET) :             35.716ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.954ns (23.889%)  route 3.039ns (76.111%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 37.988 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.648    -2.399    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.943 r  VGA_display/Display/hPos_reg[3]/Q
                         net (fo=16, routed)          1.636    -0.307    VGA_display/Display/hPos_reg_n_0_[3]
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.150    -0.157 r  VGA_display/Display/hPos[6]_i_2/O
                         net (fo=3, routed)           0.306     0.149    VGA_display/Display/hPos[6]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.348     0.497 r  VGA_display/Display/vPos[9]_i_1/O
                         net (fo=12, routed)          1.098     1.595    VGA_display/Display/vPos
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.526    37.988    VGA_display/Display/CLK
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[0]/C
                         clock pessimism             -0.414    37.574    
                         clock uncertainty           -0.095    37.480    
    SLICE_X10Y91         FDCE (Setup_fdce_C_CE)      -0.169    37.311    VGA_display/Display/vPos_reg[0]
  -------------------------------------------------------------------
                         required time                         37.311    
                         arrival time                          -1.595    
  -------------------------------------------------------------------
                         slack                                 35.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 VGA_display/ColorPalette/VGA_display/ColorPalette/MemoryArray_reg_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ColorPalette/MemoryArray_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.214%)  route 0.144ns (46.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.574    -0.538    VGA_display/ColorPalette/CLK
    SLICE_X8Y92          FDCE                                         r  VGA_display/ColorPalette/VGA_display/ColorPalette/MemoryArray_reg_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDCE (Prop_fdce_C_Q)         0.164    -0.374 r  VGA_display/ColorPalette/VGA_display/ColorPalette/MemoryArray_reg_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=1, routed)           0.144    -0.230    VGA_display/ColorPalette/VGA_display/ColorPalette/MemoryArray_reg_cooolgate_en_sig_1
    RAMB18_X0Y36         RAMB18E1                                     r  VGA_display/ColorPalette/MemoryArray_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.888    -0.264    VGA_display/ColorPalette/CLK
    RAMB18_X0Y36         RAMB18E1                                     r  VGA_display/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.215    -0.479    
                         clock uncertainty            0.095    -0.384    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.288    VGA_display/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.246ns (70.590%)  route 0.102ns (29.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.574    -0.538    VGA_display/Display/CLK
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDCE (Prop_fdce_C_Q)         0.148    -0.390 r  VGA_display/Display/vPos_reg[1]/Q
                         net (fo=10, routed)          0.102    -0.288    VGA_display/Display/vPos_reg_n_0_[1]
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.098    -0.190 r  VGA_display/Display/vPos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    VGA_display/Display/vPos[5]_i_1_n_0
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.845    -0.307    VGA_display/Display/CLK
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[5]/C
                         clock pessimism             -0.231    -0.538    
                         clock uncertainty            0.095    -0.444    
    SLICE_X10Y91         FDCE (Hold_fdce_C_D)         0.121    -0.323    VGA_display/Display/vPos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[5]/Q
                         net (fo=17, routed)          0.134    -0.267    VGA_display/Display/hPos_reg_n_0_[5]
    SLICE_X9Y100         LUT6 (Prop_lut6_I4_O)        0.045    -0.222 r  VGA_display/Display/hPos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    VGA_display/Display/hPos[5]
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.841    -0.311    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[5]/C
                         clock pessimism             -0.231    -0.542    
                         clock uncertainty            0.095    -0.448    
    SLICE_X9Y100         FDCE (Hold_fdce_C_D)         0.092    -0.356    VGA_display/Display/hPos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.574    -0.538    VGA_display/Display/CLK
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.374 r  VGA_display/Display/vPos_reg[0]/Q
                         net (fo=10, routed)          0.198    -0.176    VGA_display/Display/vPos_reg_n_0_[0]
    SLICE_X10Y91         LUT2 (Prop_lut2_I1_O)        0.043    -0.133 r  VGA_display/Display/vPos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    VGA_display/Display/vPos[1]_i_1_n_0
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.845    -0.307    VGA_display/Display/CLK
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[1]/C
                         clock pessimism             -0.231    -0.538    
                         clock uncertainty            0.095    -0.444    
    SLICE_X10Y91         FDCE (Hold_fdce_C_D)         0.131    -0.313    VGA_display/Display/vPos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.167%)  route 0.192ns (50.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.576    -0.536    VGA_display/Display/CLK
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  VGA_display/Display/hPos_reg[1]/Q
                         net (fo=15, routed)          0.192    -0.203    VGA_display/Display/hPos_reg_n_0_[1]
    SLICE_X9Y99          LUT2 (Prop_lut2_I1_O)        0.045    -0.158 r  VGA_display/Display/hPos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    VGA_display/Display/hPos[1]
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.847    -0.305    VGA_display/Display/CLK
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[1]/C
                         clock pessimism             -0.231    -0.536    
                         clock uncertainty            0.095    -0.442    
    SLICE_X9Y99          FDCE (Hold_fdce_C_D)         0.092    -0.350    VGA_display/Display/hPos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.576    -0.536    VGA_display/Display/CLK
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.395 f  VGA_display/Display/hPos_reg[0]/Q
                         net (fo=15, routed)          0.192    -0.204    VGA_display/Display/hPos_reg_n_0_[0]
    SLICE_X9Y99          LUT1 (Prop_lut1_I0_O)        0.045    -0.159 r  VGA_display/Display/hPos[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    VGA_display/Display/hPos[0]
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.847    -0.305    VGA_display/Display/CLK
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[0]/C
                         clock pessimism             -0.231    -0.536    
                         clock uncertainty            0.095    -0.442    
    SLICE_X9Y99          FDCE (Hold_fdce_C_D)         0.091    -0.351    VGA_display/Display/hPos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.574    -0.538    VGA_display/Display/CLK
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.374 f  VGA_display/Display/vPos_reg[0]/Q
                         net (fo=10, routed)          0.198    -0.176    VGA_display/Display/vPos_reg_n_0_[0]
    SLICE_X10Y91         LUT1 (Prop_lut1_I0_O)        0.045    -0.131 r  VGA_display/Display/vPos[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    VGA_display/Display/vPos[0]_i_1_n_0
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.845    -0.307    VGA_display/Display/CLK
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[0]/C
                         clock pessimism             -0.231    -0.538    
                         clock uncertainty            0.095    -0.444    
    SLICE_X10Y91         FDCE (Hold_fdce_C_D)         0.120    -0.324    VGA_display/Display/vPos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.606%)  route 0.205ns (52.394%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[6]/Q
                         net (fo=19, routed)          0.205    -0.196    VGA_display/Display/hPos_reg_n_0_[6]
    SLICE_X9Y100         LUT3 (Prop_lut3_I0_O)        0.045    -0.151 r  VGA_display/Display/hPos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    VGA_display/Display/hPos[6]
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.841    -0.311    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/C
                         clock pessimism             -0.231    -0.542    
                         clock uncertainty            0.095    -0.448    
    SLICE_X9Y100         FDCE (Hold_fdce_C_D)         0.092    -0.356    VGA_display/Display/hPos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.187ns (45.986%)  route 0.220ns (54.014%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.575    -0.537    VGA_display/Display/CLK
    SLICE_X11Y93         FDCE                                         r  VGA_display/Display/vPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  VGA_display/Display/vPos_reg[2]/Q
                         net (fo=11, routed)          0.220    -0.177    VGA_display/Display/vPos_reg_n_0_[2]
    SLICE_X11Y93         LUT5 (Prop_lut5_I3_O)        0.046    -0.131 r  VGA_display/Display/vPos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    VGA_display/Display/vPos[3]_i_1_n_0
    SLICE_X11Y93         FDCE                                         r  VGA_display/Display/vPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.846    -0.306    VGA_display/Display/CLK
    SLICE_X11Y93         FDCE                                         r  VGA_display/Display/vPos_reg[3]/C
                         clock pessimism             -0.231    -0.537    
                         clock uncertainty            0.095    -0.443    
    SLICE_X11Y93         FDCE (Hold_fdce_C_D)         0.107    -0.336    VGA_display/Display/vPos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.210ns (48.315%)  route 0.225ns (51.685%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.575    -0.537    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  VGA_display/Display/vPos_reg[8]/Q
                         net (fo=7, routed)           0.225    -0.149    VGA_display/Display/vPos_reg_n_0_[8]
    SLICE_X10Y94         LUT5 (Prop_lut5_I0_O)        0.046    -0.103 r  VGA_display/Display/vPos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    VGA_display/Display/vPos[8]_i_1_n_0
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.846    -0.306    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[8]/C
                         clock pessimism             -0.231    -0.537    
                         clock uncertainty            0.095    -0.443    
    SLICE_X10Y94         FDCE (Hold_fdce_C_D)         0.133    -0.310    VGA_display/Display/vPos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.207    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            5  Failing Endpoints,  Worst Slack       -0.189ns,  Total Violation       -0.519ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.189ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        9.782ns  (logic 3.106ns (31.753%)  route 6.676ns (68.247%))
  Logic Levels:           14  (LUT2=2 LUT3=3 LUT5=5 LUT6=4)
  Clock Path Skew:        -2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 f  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 f  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 f  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 f  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 r  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.195    20.250    CPU/md_unit/B/dffe_gen[22].dff/q_reg_6
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.374 r  CPU/md_unit/B/dffe_gen[22].dff/q_i_2__21/O
                         net (fo=2, routed)           0.646    21.020    CPU/md_unit/B/dffe_gen[31].dff/q_reg_19
    SLICE_X35Y109        LUT3 (Prop_lut3_I2_O)        0.149    21.169 f  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__54/O
                         net (fo=6, routed)           0.502    21.671    CPU/md_unit/B/dffe_gen[24].dff/q_reg_17
    SLICE_X34Y109        LUT3 (Prop_lut3_I1_O)        0.332    22.003 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_2__19/O
                         net (fo=2, routed)           0.461    22.463    CPU/md_unit/B/dffe_gen[24].dff/q_i_2__19_n_0
    SLICE_X32Y110        LUT6 (Prop_lut6_I4_O)        0.124    22.587 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_1__406/O
                         net (fo=1, routed)           0.000    22.587    CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg_1
    SLICE_X32Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.502    22.963    CPU/md_unit/divide/AQ/d_flip_flop[59].dff/clk_out1
    SLICE_X32Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg/C
                         clock pessimism             -0.509    22.455    
                         clock uncertainty           -0.087    22.367    
    SLICE_X32Y110        FDCE (Setup_fdce_C_D)        0.031    22.398    CPU/md_unit/divide/AQ/d_flip_flop[59].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.398    
                         arrival time                         -22.587    
  -------------------------------------------------------------------
                         slack                                 -0.189    

Slack (VIOLATED) :        -0.169ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        9.762ns  (logic 3.106ns (31.816%)  route 6.656ns (68.184%))
  Logic Levels:           14  (LUT2=2 LUT3=3 LUT5=6 LUT6=3)
  Clock Path Skew:        -2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 f  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 f  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 f  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 f  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 r  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.195    20.250    CPU/md_unit/B/dffe_gen[22].dff/q_reg_6
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.374 r  CPU/md_unit/B/dffe_gen[22].dff/q_i_2__21/O
                         net (fo=2, routed)           0.646    21.020    CPU/md_unit/B/dffe_gen[31].dff/q_reg_19
    SLICE_X35Y109        LUT3 (Prop_lut3_I2_O)        0.149    21.169 f  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__54/O
                         net (fo=6, routed)           0.502    21.671    CPU/md_unit/B/dffe_gen[24].dff/q_reg_17
    SLICE_X34Y109        LUT3 (Prop_lut3_I1_O)        0.332    22.003 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_2__19/O
                         net (fo=2, routed)           0.441    22.444    CPU/md_unit/B/dffe_gen[24].dff/q_i_2__19_n_0
    SLICE_X32Y110        LUT5 (Prop_lut5_I2_O)        0.124    22.568 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_1__407/O
                         net (fo=1, routed)           0.000    22.568    CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg_3
    SLICE_X32Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.502    22.963    CPU/md_unit/divide/AQ/d_flip_flop[58].dff/clk_out1
    SLICE_X32Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg/C
                         clock pessimism             -0.509    22.455    
                         clock uncertainty           -0.087    22.367    
    SLICE_X32Y110        FDCE (Setup_fdce_C_D)        0.031    22.398    CPU/md_unit/divide/AQ/d_flip_flop[58].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.398    
                         arrival time                         -22.568    
  -------------------------------------------------------------------
                         slack                                 -0.169    

Slack (VIOLATED) :        -0.128ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        9.807ns  (logic 3.135ns (31.966%)  route 6.672ns (68.034%))
  Logic Levels:           14  (LUT2=3 LUT3=2 LUT5=5 LUT6=4)
  Clock Path Skew:        -2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 22.962 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 r  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 r  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 f  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.195    20.250    CPU/md_unit/B/dffe_gen[22].dff/q_reg_6
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.374 f  CPU/md_unit/B/dffe_gen[22].dff/q_i_2__21/O
                         net (fo=2, routed)           0.646    21.020    CPU/md_unit/B/dffe_gen[31].dff/q_reg_19
    SLICE_X35Y109        LUT3 (Prop_lut3_I2_O)        0.149    21.169 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__54/O
                         net (fo=6, routed)           0.364    21.533    CPU/md_unit/B/dffe_gen[24].dff/q_reg_17
    SLICE_X37Y110        LUT6 (Prop_lut6_I3_O)        0.332    21.865 f  CPU/md_unit/B/dffe_gen[24].dff/q_i_2__17/O
                         net (fo=2, routed)           0.595    22.460    CPU/md_unit/counter_up_64/tff1/ff/q_reg_4
    SLICE_X34Y110        LUT2 (Prop_lut2_I1_O)        0.153    22.613 r  CPU/md_unit/counter_up_64/tff1/ff/q_i_1__404/O
                         net (fo=1, routed)           0.000    22.613    CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg_1
    SLICE_X34Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.501    22.962    CPU/md_unit/divide/AQ/d_flip_flop[63].dff/clk_out1
    SLICE_X34Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg/C
                         clock pessimism             -0.509    22.454    
                         clock uncertainty           -0.087    22.366    
    SLICE_X34Y110        FDCE (Setup_fdce_C_D)        0.118    22.484    CPU/md_unit/divide/AQ/d_flip_flop[63].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.484    
                         arrival time                         -22.613    
  -------------------------------------------------------------------
                         slack                                 -0.128    

Slack (VIOLATED) :        -0.016ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        9.609ns  (logic 3.106ns (32.323%)  route 6.503ns (67.677%))
  Logic Levels:           14  (LUT2=2 LUT3=2 LUT5=6 LUT6=4)
  Clock Path Skew:        -2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 r  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 r  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 f  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.195    20.250    CPU/md_unit/B/dffe_gen[22].dff/q_reg_6
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.374 f  CPU/md_unit/B/dffe_gen[22].dff/q_i_2__21/O
                         net (fo=2, routed)           0.646    21.020    CPU/md_unit/B/dffe_gen[31].dff/q_reg_19
    SLICE_X35Y109        LUT3 (Prop_lut3_I2_O)        0.149    21.169 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__54/O
                         net (fo=6, routed)           0.383    21.552    CPU/md_unit/B/dffe_gen[24].dff/q_reg_17
    SLICE_X33Y110        LUT6 (Prop_lut6_I2_O)        0.332    21.884 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_2__20/O
                         net (fo=1, routed)           0.407    22.291    CPU/md_unit/B/dffe_gen[24].dff/q_i_2__20_n_0
    SLICE_X33Y110        LUT5 (Prop_lut5_I2_O)        0.124    22.415 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_1__409/O
                         net (fo=1, routed)           0.000    22.415    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg_2
    SLICE_X33Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.502    22.963    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/clk_out1
    SLICE_X33Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg/C
                         clock pessimism             -0.509    22.455    
                         clock uncertainty           -0.087    22.367    
    SLICE_X33Y110        FDCE (Setup_fdce_C_D)        0.031    22.398    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.398    
                         arrival time                         -22.415    
  -------------------------------------------------------------------
                         slack                                 -0.016    

Slack (VIOLATED) :        -0.016ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        9.608ns  (logic 3.106ns (32.329%)  route 6.502ns (67.671%))
  Logic Levels:           14  (LUT2=2 LUT3=3 LUT5=5 LUT6=4)
  Clock Path Skew:        -2.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 22.961 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 r  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 r  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 f  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.195    20.250    CPU/md_unit/B/dffe_gen[22].dff/q_reg_6
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.374 f  CPU/md_unit/B/dffe_gen[22].dff/q_i_2__21/O
                         net (fo=2, routed)           0.646    21.020    CPU/md_unit/B/dffe_gen[31].dff/q_reg_19
    SLICE_X35Y109        LUT3 (Prop_lut3_I2_O)        0.149    21.169 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__54/O
                         net (fo=6, routed)           0.364    21.533    CPU/md_unit/B/dffe_gen[24].dff/q_reg_17
    SLICE_X37Y110        LUT6 (Prop_lut6_I3_O)        0.332    21.865 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_2__17/O
                         net (fo=2, routed)           0.424    22.289    CPU/md_unit/A/dffe_gen[0].dff/q_reg_3
    SLICE_X35Y111        LUT3 (Prop_lut3_I2_O)        0.124    22.413 r  CPU/md_unit/A/dffe_gen[0].dff/q_i_1__67/O
                         net (fo=1, routed)           0.000    22.413    CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg_2
    SLICE_X35Y111        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.500    22.961    CPU/md_unit/divide/AQ/d_flip_flop[0].dff/clk_out1
    SLICE_X35Y111        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg/C
                         clock pessimism             -0.509    22.453    
                         clock uncertainty           -0.087    22.365    
    SLICE_X35Y111        FDCE (Setup_fdce_C_D)        0.032    22.397    CPU/md_unit/divide/AQ/d_flip_flop[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.397    
                         arrival time                         -22.413    
  -------------------------------------------------------------------
                         slack                                 -0.016    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        9.538ns  (logic 3.106ns (32.563%)  route 6.432ns (67.437%))
  Logic Levels:           14  (LUT2=2 LUT3=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.038ns = ( 22.962 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 r  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 r  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 f  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.195    20.250    CPU/md_unit/B/dffe_gen[22].dff/q_reg_6
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.374 f  CPU/md_unit/B/dffe_gen[22].dff/q_i_2__21/O
                         net (fo=2, routed)           0.646    21.020    CPU/md_unit/B/dffe_gen[31].dff/q_reg_19
    SLICE_X35Y109        LUT3 (Prop_lut3_I2_O)        0.149    21.169 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__54/O
                         net (fo=6, routed)           0.379    21.548    CPU/md_unit/B/dffe_gen[24].dff/q_reg_17
    SLICE_X34Y110        LUT6 (Prop_lut6_I2_O)        0.332    21.880 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_3__52/O
                         net (fo=1, routed)           0.340    22.220    CPU/md_unit/B/dffe_gen[24].dff/q_i_3__52_n_0
    SLICE_X35Y110        LUT6 (Prop_lut6_I5_O)        0.124    22.344 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_1__408/O
                         net (fo=1, routed)           0.000    22.344    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg_1
    SLICE_X35Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.501    22.962    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/clk_out1
    SLICE_X35Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg/C
                         clock pessimism             -0.509    22.454    
                         clock uncertainty           -0.087    22.366    
    SLICE_X35Y110        FDCE (Setup_fdce_C_D)        0.031    22.397    CPU/md_unit/divide/AQ/d_flip_flop[60].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.397    
                         arrival time                         -22.344    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        9.530ns  (logic 3.008ns (31.565%)  route 6.522ns (68.435%))
  Logic Levels:           13  (LUT2=2 LUT3=2 LUT5=6 LUT6=3)
  Clock Path Skew:        -2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 r  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 r  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 f  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.195    20.250    CPU/md_unit/B/dffe_gen[22].dff/q_reg_6
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.374 f  CPU/md_unit/B/dffe_gen[22].dff/q_i_2__21/O
                         net (fo=2, routed)           0.646    21.020    CPU/md_unit/B/dffe_gen[31].dff/q_reg_19
    SLICE_X35Y109        LUT3 (Prop_lut3_I2_O)        0.149    21.169 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__54/O
                         net (fo=6, routed)           0.808    21.977    CPU/md_unit/B/dffe_gen[24].dff/q_reg_17
    SLICE_X32Y110        LUT5 (Prop_lut5_I1_O)        0.358    22.335 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_1__457/O
                         net (fo=1, routed)           0.000    22.335    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg_1
    SLICE_X32Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.502    22.963    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/clk_out1
    SLICE_X32Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg/C
                         clock pessimism             -0.509    22.455    
                         clock uncertainty           -0.087    22.367    
    SLICE_X32Y110        FDCE (Setup_fdce_C_D)        0.075    22.442    CPU/md_unit/divide/AQ/d_flip_flop[57].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.442    
                         arrival time                         -22.335    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        9.472ns  (logic 3.106ns (32.792%)  route 6.366ns (67.208%))
  Logic Levels:           14  (LUT2=2 LUT3=2 LUT5=6 LUT6=4)
  Clock Path Skew:        -2.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 22.960 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 f  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 f  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 f  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 f  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 r  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.195    20.250    CPU/md_unit/B/dffe_gen[22].dff/q_reg_6
    SLICE_X34Y108        LUT6 (Prop_lut6_I0_O)        0.124    20.374 r  CPU/md_unit/B/dffe_gen[22].dff/q_i_2__21/O
                         net (fo=2, routed)           0.646    21.020    CPU/md_unit/B/dffe_gen[31].dff/q_reg_19
    SLICE_X35Y109        LUT3 (Prop_lut3_I2_O)        0.149    21.169 f  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__54/O
                         net (fo=6, routed)           0.357    21.526    CPU/md_unit/B/dffe_gen[24].dff/q_reg_17
    SLICE_X35Y111        LUT6 (Prop_lut6_I3_O)        0.332    21.858 r  CPU/md_unit/B/dffe_gen[24].dff/q_i_3__53/O
                         net (fo=1, routed)           0.295    22.153    CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_reg_6
    SLICE_X35Y112        LUT5 (Prop_lut5_I3_O)        0.124    22.277 r  CPU/md_unit/divide/AQ/d_flip_flop[61].dff/q_i_1__410/O
                         net (fo=1, routed)           0.000    22.277    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg_2
    SLICE_X35Y112        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.499    22.960    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/clk_out1
    SLICE_X35Y112        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg/C
                         clock pessimism             -0.509    22.452    
                         clock uncertainty           -0.087    22.364    
    SLICE_X35Y112        FDCE (Setup_fdce_C_D)        0.029    22.393    CPU/md_unit/divide/AQ/d_flip_flop[62].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.393    
                         arrival time                         -22.277    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        9.187ns  (logic 2.948ns (32.090%)  route 6.239ns (67.910%))
  Logic Levels:           13  (LUT2=2 LUT3=1 LUT5=6 LUT6=4)
  Clock Path Skew:        -2.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 22.964 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 r  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 r  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 f  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.593    20.648    CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg_7
    SLICE_X33Y107        LUT5 (Prop_lut5_I2_O)        0.120    20.768 r  CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_i_2__260/O
                         net (fo=3, routed)           0.472    21.241    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_reg_10
    SLICE_X35Y108        LUT6 (Prop_lut6_I2_O)        0.327    21.568 r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_3__59/O
                         net (fo=1, routed)           0.300    21.868    CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_3__59_n_0
    SLICE_X33Y108        LUT6 (Prop_lut6_I3_O)        0.124    21.992 r  CPU/md_unit/divide/AQ/d_flip_flop[52].dff/q_i_1__405/O
                         net (fo=1, routed)           0.000    21.992    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg_2
    SLICE_X33Y108        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.503    22.964    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/clk_out1
    SLICE_X33Y108        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/C
                         clock pessimism             -0.509    22.456    
                         clock uncertainty           -0.087    22.368    
    SLICE_X33Y108        FDCE (Setup_fdce_C_D)        0.031    22.399    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.399    
                         arrival time                         -21.992    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        9.069ns  (logic 2.948ns (32.507%)  route 6.121ns (67.493%))
  Logic Levels:           13  (LUT2=2 LUT3=1 LUT4=1 LUT5=6 LUT6=3)
  Clock Path Skew:        -2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    0.306ns = ( 12.806 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.629    12.806    CPU/md_unit/B/dffe_gen[2].dff/clk0
    SLICE_X28Y102        FDRE                                         r  CPU/md_unit/B/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDRE (Prop_fdre_C_Q)         0.456    13.262 f  CPU/md_unit/B/dffe_gen[2].dff/q_reg/Q
                         net (fo=5, routed)           0.695    13.957    CPU/md_unit/B/dffe_gen[3].dff/data_operandB_latched[0]
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.152    14.109 r  CPU/md_unit/B/dffe_gen[3].dff/q_i_4__23/O
                         net (fo=6, routed)           0.847    14.956    CPU/md_unit/B/dffe_gen[7].dff/q_i_3__127_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I3_O)        0.354    15.310 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_6__23/O
                         net (fo=10, routed)          0.710    16.020    CPU/md_unit/B/dffe_gen[7].dff/q_reg_1
    SLICE_X30Y102        LUT5 (Prop_lut5_I0_O)        0.348    16.368 r  CPU/md_unit/B/dffe_gen[7].dff/q_i_4__21/O
                         net (fo=2, routed)           0.443    16.811    CPU/md_unit/B/dffe_gen[14].dff/q_reg_8
    SLICE_X28Y102        LUT5 (Prop_lut5_I3_O)        0.120    16.931 f  CPU/md_unit/B/dffe_gen[14].dff/q_i_2__35/O
                         net (fo=4, routed)           0.584    17.515    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_10
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.327    17.842 f  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_14__10/O
                         net (fo=3, routed)           0.314    18.156    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X32Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.280 f  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_i_11__11/O
                         net (fo=1, routed)           0.159    18.439    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_4__16_1
    SLICE_X32Y104        LUT6 (Prop_lut6_I2_O)        0.124    18.563 f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_8__110/O
                         net (fo=2, routed)           0.296    18.859    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.124    18.983 f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_i_5__22/O
                         net (fo=1, routed)           0.306    19.289    CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_reg_24
    SLICE_X32Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.413 f  CPU/md_unit/divide/AQ/d_flip_flop[39].dff/q_i_2__26/O
                         net (fo=3, routed)           0.518    19.931    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    20.055 r  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_i_2__25/O
                         net (fo=4, routed)           0.593    20.648    CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg_7
    SLICE_X33Y107        LUT5 (Prop_lut5_I2_O)        0.120    20.768 f  CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_i_2__260/O
                         net (fo=3, routed)           0.338    21.107    CPU/md_unit/B/dffe_gen[31].dff/q_reg_23
    SLICE_X34Y107        LUT4 (Prop_lut4_I3_O)        0.327    21.434 r  CPU/md_unit/B/dffe_gen[31].dff/q_i_3__60/O
                         net (fo=2, routed)           0.317    21.750    CPU/md_unit/B/dffe_gen[21].dff/q_reg_7
    SLICE_X34Y108        LUT6 (Prop_lut6_I3_O)        0.124    21.874 r  CPU/md_unit/B/dffe_gen[21].dff/q_i_1__414/O
                         net (fo=1, routed)           0.000    21.874    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg_1
    SLICE_X34Y108        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.502    22.963    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/clk_out1
    SLICE_X34Y108        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/C
                         clock pessimism             -0.509    22.455    
                         clock uncertainty           -0.087    22.367    
    SLICE_X34Y108        FDCE (Setup_fdce_C_D)        0.077    22.444    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg
  -------------------------------------------------------------------
                         required time                         22.444    
                         arrival time                         -21.874    
  -------------------------------------------------------------------
                         slack                                  0.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[30].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[30].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.301%)  route 0.114ns (44.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns = ( 13.499 - 12.500 ) 
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/fd_pc/dffe_gen[30].dff/clk0
    SLICE_X3Y116         FDCE                                         r  CPU/fd_pc/dffe_gen[30].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDCE (Prop_fdce_C_Q)         0.141    13.086 r  CPU/fd_pc/dffe_gen[30].dff/q_reg/Q
                         net (fo=1, routed)           0.114    13.200    CPU/dx_pc/dffe_gen[30].dff/q_reg_0
    SLICE_X4Y115         FDCE                                         r  CPU/dx_pc/dffe_gen[30].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.863    13.499    CPU/dx_pc/dffe_gen[30].dff/clk0
    SLICE_X4Y115         FDCE                                         r  CPU/dx_pc/dffe_gen[30].dff/q_reg/C
                         clock pessimism             -0.520    12.980    
                         clock uncertainty            0.087    13.067    
    SLICE_X4Y115         FDCE (Hold_fdce_C_D)         0.070    13.137    CPU/dx_pc/dffe_gen[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.137    
                         arrival time                          13.200    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 CPU/xm_PC/dffe_gen[4].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/mw_PC/dffe_gen[4].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.472%)  route 0.354ns (71.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.009ns = ( 13.509 - 12.500 ) 
    Source Clock Delay      (SCD):    0.449ns = ( 12.949 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.599    12.949    CPU/xm_PC/dffe_gen[4].dff/clk0
    SLICE_X5Y103         FDCE                                         r  CPU/xm_PC/dffe_gen[4].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDCE (Prop_fdce_C_Q)         0.141    13.090 r  CPU/xm_PC/dffe_gen[4].dff/q_reg/Q
                         net (fo=1, routed)           0.354    13.444    CPU/mw_PC/dffe_gen[4].dff/q_reg_0
    SLICE_X5Y98          FDCE                                         r  CPU/mw_PC/dffe_gen[4].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.873    13.509    CPU/mw_PC/dffe_gen[4].dff/clk0
    SLICE_X5Y98          FDCE                                         r  CPU/mw_PC/dffe_gen[4].dff/q_reg/C
                         clock pessimism             -0.286    13.223    
                         clock uncertainty            0.087    13.310    
    SLICE_X5Y98          FDCE (Hold_fdce_C_D)         0.070    13.380    CPU/mw_PC/dffe_gen[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.380    
                         arrival time                          13.444    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 CPU/pc_latch/dffe_gen[13].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/fd_pc/dffe_gen[13].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.258ns  (logic 0.186ns (72.200%)  route 0.072ns (27.801%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns = ( 13.507 - 12.500 ) 
    Source Clock Delay      (SCD):    0.449ns = ( 12.949 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.599    12.949    CPU/pc_latch/dffe_gen[13].dff/clk0
    SLICE_X1Y108         FDCE                                         r  CPU/pc_latch/dffe_gen[13].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDCE (Prop_fdce_C_Q)         0.141    13.090 r  CPU/pc_latch/dffe_gen[13].dff/q_reg/Q
                         net (fo=2, routed)           0.072    13.161    CPU/pc_latch/dffe_gen[13].dff/q_reg_0
    SLICE_X0Y108         LUT6 (Prop_lut6_I0_O)        0.045    13.206 r  CPU/pc_latch/dffe_gen[13].dff/q_i_1__8/O
                         net (fo=2, routed)           0.000    13.206    CPU/fd_pc/dffe_gen[13].dff/pc_plus_one[0]
    SLICE_X0Y108         FDCE                                         r  CPU/fd_pc/dffe_gen[13].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.871    13.507    CPU/fd_pc/dffe_gen[13].dff/clk0
    SLICE_X0Y108         FDCE                                         r  CPU/fd_pc/dffe_gen[13].dff/q_reg/C
                         clock pessimism             -0.546    12.962    
                         clock uncertainty            0.087    13.049    
    SLICE_X0Y108         FDCE (Hold_fdce_C_D)         0.092    13.141    CPU/fd_pc/dffe_gen[13].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.141    
                         arrival time                          13.206    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[29].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[29].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns = ( 13.499 - 12.500 ) 
    Source Clock Delay      (SCD):    0.446ns = ( 12.946 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.596    12.946    CPU/fd_pc/dffe_gen[29].dff/clk0
    SLICE_X3Y115         FDCE                                         r  CPU/fd_pc/dffe_gen[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.141    13.087 r  CPU/fd_pc/dffe_gen[29].dff/q_reg/Q
                         net (fo=1, routed)           0.113    13.200    CPU/dx_pc/dffe_gen[29].dff/q_reg_0
    SLICE_X4Y115         FDCE                                         r  CPU/dx_pc/dffe_gen[29].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.863    13.499    CPU/dx_pc/dffe_gen[29].dff/clk0
    SLICE_X4Y115         FDCE                                         r  CPU/dx_pc/dffe_gen[29].dff/q_reg/C
                         clock pessimism             -0.520    12.980    
                         clock uncertainty            0.087    13.067    
    SLICE_X4Y115         FDCE (Hold_fdce_C_D)         0.066    13.133    CPU/dx_pc/dffe_gen[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.133    
                         arrival time                          13.200    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 SW_M_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SW_Q_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.249ns  (logic 0.146ns (58.677%)  route 0.103ns (41.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns = ( 12.221 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 11.990 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.602    11.990    clock40mhz
    SLICE_X4Y91          FDRE                                         r  SW_M_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.146    12.136 r  SW_M_reg[11]/Q
                         net (fo=1, routed)           0.103    12.239    SW_M[11]
    SLICE_X7Y92          FDRE                                         r  SW_Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.873    12.221    clock40mhz
    SLICE_X7Y92          FDRE                                         r  SW_Q_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.215    12.006    
                         clock uncertainty            0.087    12.093    
    SLICE_X7Y92          FDRE (Hold_fdre_C_D)         0.077    12.170    SW_Q_reg[11]
  -------------------------------------------------------------------
                         required time                        -12.170    
                         arrival time                          12.239    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 SW_M_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            SW_Q_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.256ns  (logic 0.146ns (57.030%)  route 0.110ns (42.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns = ( 12.221 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 11.990 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.602    11.990    clock40mhz
    SLICE_X5Y91          FDRE                                         r  SW_M_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.146    12.136 r  SW_M_reg[10]/Q
                         net (fo=1, routed)           0.110    12.246    SW_M[10]
    SLICE_X4Y91          FDRE                                         r  SW_Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.873    12.221    clock40mhz
    SLICE_X4Y91          FDRE                                         r  SW_Q_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.218    12.003    
                         clock uncertainty            0.087    12.090    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.077    12.167    SW_Q_reg[10]
  -------------------------------------------------------------------
                         required time                        -12.167    
                         arrival time                          12.246    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[16].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[16].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns = ( 13.504 - 12.500 ) 
    Source Clock Delay      (SCD):    0.448ns = ( 12.948 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.543ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.598    12.948    CPU/fd_pc/dffe_gen[16].dff/clk0
    SLICE_X1Y111         FDCE                                         r  CPU/fd_pc/dffe_gen[16].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDCE (Prop_fdce_C_Q)         0.141    13.089 r  CPU/fd_pc/dffe_gen[16].dff/q_reg/Q
                         net (fo=1, routed)           0.112    13.201    CPU/dx_pc/dffe_gen[16].dff/q_reg_2
    SLICE_X1Y112         FDCE                                         r  CPU/dx_pc/dffe_gen[16].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.868    13.504    CPU/dx_pc/dffe_gen[16].dff/clk0
    SLICE_X1Y112         FDCE                                         r  CPU/dx_pc/dffe_gen[16].dff/q_reg/C
                         clock pessimism             -0.543    12.962    
                         clock uncertainty            0.087    13.049    
    SLICE_X1Y112         FDCE (Hold_fdce_C_D)         0.070    13.119    CPU/dx_pc/dffe_gen[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.119    
                         arrival time                          13.201    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[9].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[9].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.954%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns = ( 13.507 - 12.500 ) 
    Source Clock Delay      (SCD):    0.449ns = ( 12.949 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.543ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.599    12.949    CPU/fd_pc/dffe_gen[9].dff/clk0
    SLICE_X0Y108         FDCE                                         r  CPU/fd_pc/dffe_gen[9].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDCE (Prop_fdce_C_Q)         0.141    13.090 r  CPU/fd_pc/dffe_gen[9].dff/q_reg/Q
                         net (fo=1, routed)           0.116    13.205    CPU/dx_pc/dffe_gen[9].dff/q_reg_2
    SLICE_X1Y107         FDCE                                         r  CPU/dx_pc/dffe_gen[9].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.871    13.507    CPU/dx_pc/dffe_gen[9].dff/clk0
    SLICE_X1Y107         FDCE                                         r  CPU/dx_pc/dffe_gen[9].dff/q_reg/C
                         clock pessimism             -0.543    12.965    
                         clock uncertainty            0.087    13.052    
    SLICE_X1Y107         FDCE (Hold_fdce_C_D)         0.070    13.122    CPU/dx_pc/dffe_gen[9].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.122    
                         arrival time                          13.205    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 CPU/xm_PC/dffe_gen[16].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/mw_PC/dffe_gen[16].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.004ns = ( 13.504 - 12.500 ) 
    Source Clock Delay      (SCD):    0.448ns = ( 12.948 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.598    12.948    CPU/xm_PC/dffe_gen[16].dff/clk0
    SLICE_X4Y107         FDCE                                         r  CPU/xm_PC/dffe_gen[16].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.141    13.089 r  CPU/xm_PC/dffe_gen[16].dff/q_reg/Q
                         net (fo=1, routed)           0.118    13.207    CPU/mw_PC/dffe_gen[16].dff/q_reg_0
    SLICE_X5Y107         FDCE                                         r  CPU/mw_PC/dffe_gen[16].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.868    13.504    CPU/mw_PC/dffe_gen[16].dff/clk0
    SLICE_X5Y107         FDCE                                         r  CPU/mw_PC/dffe_gen[16].dff/q_reg/C
                         clock pessimism             -0.544    12.961    
                         clock uncertainty            0.087    13.048    
    SLICE_X5Y107         FDCE (Hold_fdce_C_D)         0.075    13.123    CPU/mw_PC/dffe_gen[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.123    
                         arrival time                          13.207    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[22].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/dx_pc/dffe_gen[22].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@12.500ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.006ns = ( 13.506 - 12.500 ) 
    Source Clock Delay      (SCD):    0.448ns = ( 12.948 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.543ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.598    12.948    CPU/fd_pc/dffe_gen[22].dff/clk0
    SLICE_X3Y111         FDCE                                         r  CPU/fd_pc/dffe_gen[22].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDCE (Prop_fdce_C_Q)         0.141    13.089 r  CPU/fd_pc/dffe_gen[22].dff/q_reg/Q
                         net (fo=1, routed)           0.112    13.201    CPU/dx_pc/dffe_gen[22].dff/q_reg_3
    SLICE_X3Y110         FDCE                                         r  CPU/dx_pc/dffe_gen[22].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.904    12.252    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    12.308 r  q_reg_i_6/O
                         net (fo=1, routed)           0.299    12.607    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.636 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.871    13.506    CPU/dx_pc/dffe_gen[22].dff/clk0
    SLICE_X3Y110         FDCE                                         r  CPU/dx_pc/dffe_gen[22].dff/q_reg/C
                         clock pessimism             -0.543    12.964    
                         clock uncertainty            0.087    13.051    
    SLICE_X3Y110         FDCE (Hold_fdce_C_D)         0.066    13.117    CPU/dx_pc/dffe_gen[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -13.117    
                         arrival time                          13.201    
  -------------------------------------------------------------------
                         slack                                  0.084    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           16  Failing Endpoints,  Worst Slack       -3.635ns,  Total Violation      -56.002ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.344ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.635ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_3/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@125.000ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        7.705ns  (logic 3.608ns (46.824%)  route 4.097ns (53.176%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 123.028 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504   124.112    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.329   124.441 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          0.850   125.290    ProcMem/ADDRBWRADDR[0]
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.567   123.028    ProcMem/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/CLKBWRCLK
                         clock pessimism             -0.593   122.436    
                         clock uncertainty           -0.215   122.221    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566   121.655    ProcMem/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                        121.655    
                         arrival time                        -125.290    
  -------------------------------------------------------------------
                         slack                                 -3.635    

Slack (VIOLATED) :        -3.622ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@125.000ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        7.672ns  (logic 3.608ns (47.026%)  route 4.064ns (52.974%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 123.009 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504   124.111    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.329   124.440 r  VGA_display/Display/MemoryArray_reg_0_i_3/O
                         net (fo=5, routed)           0.817   125.257    ProcMem/ADDRBWRADDR[2]
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.547   123.009    ProcMem/clk_out1
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/CLKBWRCLK
                         clock pessimism             -0.593   122.416    
                         clock uncertainty           -0.215   122.201    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566   121.635    ProcMem/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                        121.635    
                         arrival time                        -125.257    
  -------------------------------------------------------------------
                         slack                                 -3.622    

Slack (VIOLATED) :        -3.611ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_3/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@125.000ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        7.681ns  (logic 3.608ns (46.974%)  route 4.073ns (53.026%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 123.028 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504   124.111    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.329   124.440 r  VGA_display/Display/MemoryArray_reg_0_i_3/O
                         net (fo=5, routed)           0.826   125.266    ProcMem/ADDRBWRADDR[2]
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.567   123.028    ProcMem/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/CLKBWRCLK
                         clock pessimism             -0.593   122.436    
                         clock uncertainty           -0.215   122.221    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566   121.655    ProcMem/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                        121.655    
                         arrival time                        -125.266    
  -------------------------------------------------------------------
                         slack                                 -3.611    

Slack (VIOLATED) :        -3.610ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_2/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@125.000ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        7.665ns  (logic 3.608ns (47.072%)  route 4.057ns (52.928%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=3)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 123.013 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.395   124.002    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y104         LUT5 (Prop_lut5_I0_O)        0.329   124.331 r  VGA_display/Display/MemoryArray_reg_0_i_4/O
                         net (fo=5, routed)           0.919   125.250    ProcMem/ADDRBWRADDR[1]
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.551   123.013    ProcMem/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/CLKBWRCLK
                         clock pessimism             -0.593   122.420    
                         clock uncertainty           -0.215   122.205    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566   121.639    ProcMem/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                        121.639    
                         arrival time                        -125.250    
  -------------------------------------------------------------------
                         slack                                 -3.610    

Slack (VIOLATED) :        -3.566ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@125.000ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        7.619ns  (logic 3.608ns (47.356%)  route 4.011ns (52.644%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 123.012 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504   124.111    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.329   124.440 r  VGA_display/Display/MemoryArray_reg_0_i_3/O
                         net (fo=5, routed)           0.764   125.204    ProcMem/ADDRBWRADDR[2]
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.550   123.012    ProcMem/clk_out1
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKBWRCLK
                         clock pessimism             -0.593   122.419    
                         clock uncertainty           -0.215   122.204    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566   121.638    ProcMem/MemoryArray_reg_0
  -------------------------------------------------------------------
                         required time                        121.638    
                         arrival time                        -125.204    
  -------------------------------------------------------------------
                         slack                                 -3.566    

Slack (VIOLATED) :        -3.559ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_3/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@125.000ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        7.629ns  (logic 3.608ns (47.295%)  route 4.021ns (52.705%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 123.028 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.395   124.002    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y104         LUT5 (Prop_lut5_I0_O)        0.329   124.331 r  VGA_display/Display/MemoryArray_reg_0_i_4/O
                         net (fo=5, routed)           0.883   125.214    ProcMem/ADDRBWRADDR[1]
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.567   123.028    ProcMem/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/CLKBWRCLK
                         clock pessimism             -0.593   122.436    
                         clock uncertainty           -0.215   122.221    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566   121.655    ProcMem/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                        121.655    
                         arrival time                        -125.214    
  -------------------------------------------------------------------
                         slack                                 -3.559    

Slack (VIOLATED) :        -3.523ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@125.000ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        7.576ns  (logic 3.608ns (47.622%)  route 3.968ns (52.378%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 123.012 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.620   124.227    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X11Y106        LUT6 (Prop_lut6_I4_O)        0.329   124.556 r  VGA_display/Display/MemoryArray_reg_0_i_2_comp_replica_1/O
                         net (fo=1, routed)           0.605   125.161    ProcMem/addr2[0]_repN_1_alias
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.550   123.012    ProcMem/clk_out1
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKBWRCLK
                         clock pessimism             -0.593   122.419    
                         clock uncertainty           -0.215   122.204    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566   121.638    ProcMem/MemoryArray_reg_0
  -------------------------------------------------------------------
                         required time                        121.638    
                         arrival time                        -125.161    
  -------------------------------------------------------------------
                         slack                                 -3.523    

Slack (VIOLATED) :        -3.507ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@125.000ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        7.557ns  (logic 3.608ns (47.742%)  route 3.949ns (52.258%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 123.009 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504   124.112    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.329   124.441 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          0.702   125.142    ProcMem/ADDRBWRADDR[0]
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.547   123.009    ProcMem/clk_out1
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/CLKBWRCLK
                         clock pessimism             -0.593   122.416    
                         clock uncertainty           -0.215   122.201    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566   121.635    ProcMem/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                        121.635    
                         arrival time                        -125.142    
  -------------------------------------------------------------------
                         slack                                 -3.507    

Slack (VIOLATED) :        -3.469ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@125.000ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        7.519ns  (logic 3.608ns (47.986%)  route 3.911ns (52.014%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 123.009 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.524   124.132    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I4_O)        0.329   124.461 r  VGA_display/Display/MemoryArray_reg_0_i_2_comp_replica/O
                         net (fo=1, routed)           0.643   125.104    ProcMem/addr2[0]_repN_alias
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.547   123.009    ProcMem/clk_out1
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/CLKBWRCLK
                         clock pessimism             -0.593   122.416    
                         clock uncertainty           -0.215   122.201    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566   121.635    ProcMem/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                        121.635    
                         arrival time                        -125.104    
  -------------------------------------------------------------------
                         slack                                 -3.469    

Slack (VIOLATED) :        -3.457ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@125.000ns - clk_out2_clk_wiz_0 rise@120.000ns)
  Data Path Delay:        7.511ns  (logic 3.608ns (48.035%)  route 3.903ns (51.965%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 123.013 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504   124.111    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.329   124.440 r  VGA_display/Display/MemoryArray_reg_0_i_3/O
                         net (fo=5, routed)           0.656   125.096    ProcMem/ADDRBWRADDR[2]
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.551   123.013    ProcMem/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/CLKBWRCLK
                         clock pessimism             -0.593   122.420    
                         clock uncertainty           -0.215   122.205    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566   121.639    ProcMem/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                        121.639    
                         arrival time                        -125.096    
  -------------------------------------------------------------------
                         slack                                 -3.457    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_2/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.469ns (42.489%)  route 0.635ns (57.511%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[6]/Q
                         net (fo=19, routed)          0.127    -0.274    VGA_display/Display/hPos_reg_n_0_[6]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.045    -0.229 r  VGA_display/Display/cardNumber_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.229    VGA_display/Display_n_25
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.120 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.120    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.054 r  VGA_display/cardNumber_carry__1/O[2]
                         net (fo=32, routed)          0.284     0.229    VGA_display/Display/O[2]
    SLICE_X9Y104         LUT6 (Prop_lut6_I3_O)        0.108     0.337 r  VGA_display/Display/MemoryArray_reg_0_i_2_comp/O
                         net (fo=2, routed)           0.225     0.562    ProcMem/ADDRBWRADDR[3]
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.883    -0.269    ProcMem/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/CLKBWRCLK
                         clock pessimism              0.089    -0.180    
                         clock uncertainty            0.215     0.034    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.217    ProcMem/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         -0.217    
                         arrival time                           0.562    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_3/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.469ns (41.320%)  route 0.666ns (58.680%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[6]/Q
                         net (fo=19, routed)          0.127    -0.274    VGA_display/Display/hPos_reg_n_0_[6]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.045    -0.229 r  VGA_display/Display/cardNumber_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.229    VGA_display/Display_n_25
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.120 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.120    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.054 r  VGA_display/cardNumber_carry__1/O[2]
                         net (fo=32, routed)          0.284     0.229    VGA_display/Display/O[2]
    SLICE_X9Y104         LUT6 (Prop_lut6_I3_O)        0.108     0.337 r  VGA_display/Display/MemoryArray_reg_0_i_2_comp/O
                         net (fo=2, routed)           0.256     0.593    ProcMem/ADDRBWRADDR[3]
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.888    -0.264    ProcMem/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/CLKBWRCLK
                         clock pessimism              0.089    -0.175    
                         clock uncertainty            0.215     0.039    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.222    ProcMem/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                         -0.222    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.460ns (40.244%)  route 0.683ns (59.756%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[6]/Q
                         net (fo=19, routed)          0.262    -0.139    VGA_display/Display/hPos_reg_n_0_[6]
    SLICE_X9Y102         LUT6 (Prop_lut6_I0_O)        0.045    -0.094 r  VGA_display/Display/cardNumber__50_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.094    VGA_display/Display_n_42
    SLICE_X9Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.021 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.021    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.066 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.164     0.230    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y104         LUT5 (Prop_lut5_I0_O)        0.114     0.344 r  VGA_display/Display/MemoryArray_reg_0_i_4/O
                         net (fo=5, routed)           0.257     0.601    ProcMem/ADDRBWRADDR[1]
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.882    -0.270    ProcMem/clk_out1
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKBWRCLK
                         clock pessimism              0.089    -0.181    
                         clock uncertainty            0.215     0.033    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.216    ProcMem/MemoryArray_reg_0
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.601    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_2/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.186ns (16.243%)  route 0.959ns (83.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X11Y101        FDCE                                         r  VGA_display/Display/hPos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[9]/Q
                         net (fo=22, routed)          0.691     0.290    VGA_display/Display/hPos_reg_n_0_[9]
    SLICE_X9Y106         LUT6 (Prop_lut6_I3_O)        0.045     0.335 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          0.268     0.603    ProcMem/ADDRBWRADDR[0]
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.883    -0.269    ProcMem/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/CLKBWRCLK
                         clock pessimism              0.089    -0.180    
                         clock uncertainty            0.215     0.034    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     0.217    ProcMem/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         -0.217    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.186ns (16.232%)  route 0.960ns (83.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X11Y101        FDCE                                         r  VGA_display/Display/hPos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[9]/Q
                         net (fo=22, routed)          0.691     0.290    VGA_display/Display/hPos_reg_n_0_[9]
    SLICE_X9Y106         LUT6 (Prop_lut6_I3_O)        0.045     0.335 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          0.269     0.604    ProcMem/ADDRBWRADDR[0]
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.882    -0.270    ProcMem/clk_out1
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKBWRCLK
                         clock pessimism              0.089    -0.181    
                         clock uncertainty            0.215     0.033    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     0.216    ProcMem/MemoryArray_reg_0
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.307ns (26.471%)  route 0.853ns (73.529%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X11Y101        FDCE                                         r  VGA_display/Display/hPos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.401 f  VGA_display/Display/hPos_reg[9]/Q
                         net (fo=22, routed)          0.436     0.035    VGA_display/Display/hPos_reg_n_0_[9]
    SLICE_X8Y104         LUT4 (Prop_lut4_I1_O)        0.047     0.082 r  VGA_display/Display/MemoryArray_reg_0_i_16_comp/O
                         net (fo=3, routed)           0.200     0.282    VGA_display/Display/MemoryArray_reg_0_i_16_n_0_repN
    SLICE_X11Y106        LUT6 (Prop_lut6_I5_O)        0.119     0.401 r  VGA_display/Display/MemoryArray_reg_0_i_2_comp_replica_1/O
                         net (fo=1, routed)           0.216     0.618    ProcMem/addr2[0]_repN_1_alias
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.882    -0.270    ProcMem/clk_out1
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKBWRCLK
                         clock pessimism              0.089    -0.181    
                         clock uncertainty            0.215     0.033    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.216    ProcMem/MemoryArray_reg_0
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.186ns (15.958%)  route 0.980ns (84.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X11Y101        FDCE                                         r  VGA_display/Display/hPos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[9]/Q
                         net (fo=22, routed)          0.691     0.290    VGA_display/Display/hPos_reg_n_0_[9]
    SLICE_X9Y106         LUT6 (Prop_lut6_I3_O)        0.045     0.335 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          0.289     0.623    ProcMem/ADDRBWRADDR[0]
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.880    -0.272    ProcMem/clk_out1
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/CLKBWRCLK
                         clock pessimism              0.089    -0.183    
                         clock uncertainty            0.215     0.031    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     0.214    ProcMem/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.460ns (39.430%)  route 0.707ns (60.570%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[6]/Q
                         net (fo=19, routed)          0.262    -0.139    VGA_display/Display/hPos_reg_n_0_[6]
    SLICE_X9Y102         LUT6 (Prop_lut6_I0_O)        0.045    -0.094 r  VGA_display/Display/cardNumber__50_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.094    VGA_display/Display_n_42
    SLICE_X9Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.021 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.021    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.066 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.164     0.230    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y104         LUT5 (Prop_lut5_I0_O)        0.114     0.344 r  VGA_display/Display/MemoryArray_reg_0_i_4/O
                         net (fo=5, routed)           0.281     0.624    ProcMem/ADDRBWRADDR[1]
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.880    -0.272    ProcMem/clk_out1
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/CLKBWRCLK
                         clock pessimism              0.089    -0.183    
                         clock uncertainty            0.215     0.031    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.214    ProcMem/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.460ns (38.337%)  route 0.740ns (61.663%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[6]/Q
                         net (fo=19, routed)          0.262    -0.139    VGA_display/Display/hPos_reg_n_0_[6]
    SLICE_X9Y102         LUT6 (Prop_lut6_I0_O)        0.045    -0.094 r  VGA_display/Display/cardNumber__50_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.094    VGA_display/Display_n_42
    SLICE_X9Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.021 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.021    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.066 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.235     0.301    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I4_O)        0.114     0.415 r  VGA_display/Display/MemoryArray_reg_0_i_2_comp_replica/O
                         net (fo=1, routed)           0.242     0.658    ProcMem/addr2[0]_repN_alias
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.880    -0.272    ProcMem/clk_out1
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/CLKBWRCLK
                         clock pessimism              0.089    -0.183    
                         clock uncertainty            0.215     0.031    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.214    ProcMem/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.460ns (38.045%)  route 0.749ns (61.955%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[6]/Q
                         net (fo=19, routed)          0.262    -0.139    VGA_display/Display/hPos_reg_n_0_[6]
    SLICE_X9Y102         LUT6 (Prop_lut6_I0_O)        0.045    -0.094 r  VGA_display/Display/cardNumber__50_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.094    VGA_display/Display_n_42
    SLICE_X9Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.021 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.021    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.066 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.224     0.290    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.114     0.404 r  VGA_display/Display/MemoryArray_reg_0_i_3/O
                         net (fo=5, routed)           0.263     0.667    ProcMem/ADDRBWRADDR[2]
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.883    -0.269    ProcMem/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/CLKBWRCLK
                         clock pessimism              0.089    -0.180    
                         clock uncertainty            0.215     0.034    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.217    ProcMem/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         -0.217    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.450    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           16  Failing Endpoints,  Worst Slack       -3.632ns,  Total Violation      -55.946ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.348ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.632ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_3/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@125.000ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        7.705ns  (logic 3.608ns (46.824%)  route 4.097ns (53.176%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 123.028 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504   124.112    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.329   124.441 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          0.850   125.290    ProcMem/ADDRBWRADDR[0]
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.567   123.028    ProcMem/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/CLKBWRCLK
                         clock pessimism             -0.593   122.436    
                         clock uncertainty           -0.211   122.224    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566   121.658    ProcMem/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                        121.658    
                         arrival time                        -125.290    
  -------------------------------------------------------------------
                         slack                                 -3.632    

Slack (VIOLATED) :        -3.618ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@125.000ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        7.672ns  (logic 3.608ns (47.026%)  route 4.064ns (52.974%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 123.009 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504   124.111    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.329   124.440 r  VGA_display/Display/MemoryArray_reg_0_i_3/O
                         net (fo=5, routed)           0.817   125.257    ProcMem/ADDRBWRADDR[2]
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.547   123.009    ProcMem/clk_out1
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/CLKBWRCLK
                         clock pessimism             -0.593   122.416    
                         clock uncertainty           -0.211   122.205    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566   121.639    ProcMem/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                        121.639    
                         arrival time                        -125.257    
  -------------------------------------------------------------------
                         slack                                 -3.618    

Slack (VIOLATED) :        -3.607ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_3/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@125.000ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        7.681ns  (logic 3.608ns (46.974%)  route 4.073ns (53.026%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 123.028 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504   124.111    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.329   124.440 r  VGA_display/Display/MemoryArray_reg_0_i_3/O
                         net (fo=5, routed)           0.826   125.266    ProcMem/ADDRBWRADDR[2]
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.567   123.028    ProcMem/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/CLKBWRCLK
                         clock pessimism             -0.593   122.436    
                         clock uncertainty           -0.211   122.224    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566   121.658    ProcMem/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                        121.658    
                         arrival time                        -125.266    
  -------------------------------------------------------------------
                         slack                                 -3.607    

Slack (VIOLATED) :        -3.607ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_2/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@125.000ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        7.665ns  (logic 3.608ns (47.072%)  route 4.057ns (52.928%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=3)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 123.013 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.395   124.002    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y104         LUT5 (Prop_lut5_I0_O)        0.329   124.331 r  VGA_display/Display/MemoryArray_reg_0_i_4/O
                         net (fo=5, routed)           0.919   125.250    ProcMem/ADDRBWRADDR[1]
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.551   123.013    ProcMem/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/CLKBWRCLK
                         clock pessimism             -0.593   122.420    
                         clock uncertainty           -0.211   122.209    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566   121.643    ProcMem/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                        121.643    
                         arrival time                        -125.250    
  -------------------------------------------------------------------
                         slack                                 -3.607    

Slack (VIOLATED) :        -3.562ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@125.000ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        7.619ns  (logic 3.608ns (47.356%)  route 4.011ns (52.644%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 123.012 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504   124.111    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.329   124.440 r  VGA_display/Display/MemoryArray_reg_0_i_3/O
                         net (fo=5, routed)           0.764   125.204    ProcMem/ADDRBWRADDR[2]
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.550   123.012    ProcMem/clk_out1
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKBWRCLK
                         clock pessimism             -0.593   122.419    
                         clock uncertainty           -0.211   122.208    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566   121.642    ProcMem/MemoryArray_reg_0
  -------------------------------------------------------------------
                         required time                        121.642    
                         arrival time                        -125.204    
  -------------------------------------------------------------------
                         slack                                 -3.562    

Slack (VIOLATED) :        -3.555ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_3/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@125.000ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        7.629ns  (logic 3.608ns (47.295%)  route 4.021ns (52.705%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=3)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.972ns = ( 123.028 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.395   124.002    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y104         LUT5 (Prop_lut5_I0_O)        0.329   124.331 r  VGA_display/Display/MemoryArray_reg_0_i_4/O
                         net (fo=5, routed)           0.883   125.214    ProcMem/ADDRBWRADDR[1]
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.567   123.028    ProcMem/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/CLKBWRCLK
                         clock pessimism             -0.593   122.436    
                         clock uncertainty           -0.211   122.224    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566   121.658    ProcMem/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                        121.658    
                         arrival time                        -125.214    
  -------------------------------------------------------------------
                         slack                                 -3.555    

Slack (VIOLATED) :        -3.520ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@125.000ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        7.576ns  (logic 3.608ns (47.622%)  route 3.968ns (52.378%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.988ns = ( 123.012 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.620   124.227    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X11Y106        LUT6 (Prop_lut6_I4_O)        0.329   124.556 r  VGA_display/Display/MemoryArray_reg_0_i_2_comp_replica_1/O
                         net (fo=1, routed)           0.605   125.161    ProcMem/addr2[0]_repN_1_alias
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.550   123.012    ProcMem/clk_out1
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKBWRCLK
                         clock pessimism             -0.593   122.419    
                         clock uncertainty           -0.211   122.208    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566   121.642    ProcMem/MemoryArray_reg_0
  -------------------------------------------------------------------
                         required time                        121.642    
                         arrival time                        -125.161    
  -------------------------------------------------------------------
                         slack                                 -3.520    

Slack (VIOLATED) :        -3.503ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@125.000ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        7.557ns  (logic 3.608ns (47.742%)  route 3.949ns (52.258%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 123.009 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504   124.112    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.329   124.441 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          0.702   125.142    ProcMem/ADDRBWRADDR[0]
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.547   123.009    ProcMem/clk_out1
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/CLKBWRCLK
                         clock pessimism             -0.593   122.416    
                         clock uncertainty           -0.211   122.205    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566   121.639    ProcMem/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                        121.639    
                         arrival time                        -125.142    
  -------------------------------------------------------------------
                         slack                                 -3.503    

Slack (VIOLATED) :        -3.465ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@125.000ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        7.519ns  (logic 3.608ns (47.986%)  route 3.911ns (52.014%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 123.009 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.524   124.132    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I4_O)        0.329   124.461 r  VGA_display/Display/MemoryArray_reg_0_i_2_comp_replica/O
                         net (fo=1, routed)           0.643   125.104    ProcMem/addr2[0]_repN_alias
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.547   123.009    ProcMem/clk_out1
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/CLKBWRCLK
                         clock pessimism             -0.593   122.416    
                         clock uncertainty           -0.211   122.205    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566   121.639    ProcMem/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                        121.639    
                         arrival time                        -125.104    
  -------------------------------------------------------------------
                         slack                                 -3.465    

Slack (VIOLATED) :        -3.453ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@125.000ns - clk_out2_clk_wiz_0_1 rise@120.000ns)
  Data Path Delay:        7.511ns  (logic 3.608ns (48.035%)  route 3.903ns (51.965%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.987ns = ( 123.013 - 125.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 117.585 - 120.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   120.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   121.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   122.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591   114.143 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   115.857    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   115.953 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632   117.585    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456   118.041 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943   118.984    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124   119.108 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000   119.108    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   119.641 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001   119.641    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   119.758 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000   119.758    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   119.977 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669   120.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295   120.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000   120.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578   121.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476   121.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301   122.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655   122.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   123.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000   123.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   123.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000   123.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   123.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504   124.111    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.329   124.440 r  VGA_display/Display/MemoryArray_reg_0_i_3/O
                         net (fo=5, routed)           0.656   125.096    ProcMem/ADDRBWRADDR[2]
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    E3                                                0.000   125.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   125.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   126.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   127.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856   119.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   121.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.551   123.013    ProcMem/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/CLKBWRCLK
                         clock pessimism             -0.593   122.420    
                         clock uncertainty           -0.211   122.209    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566   121.643    ProcMem/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                        121.643    
                         arrival time                        -125.096    
  -------------------------------------------------------------------
                         slack                                 -3.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_2/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.469ns (42.489%)  route 0.635ns (57.511%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[6]/Q
                         net (fo=19, routed)          0.127    -0.274    VGA_display/Display/hPos_reg_n_0_[6]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.045    -0.229 r  VGA_display/Display/cardNumber_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.229    VGA_display/Display_n_25
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.120 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.120    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.054 r  VGA_display/cardNumber_carry__1/O[2]
                         net (fo=32, routed)          0.284     0.229    VGA_display/Display/O[2]
    SLICE_X9Y104         LUT6 (Prop_lut6_I3_O)        0.108     0.337 r  VGA_display/Display/MemoryArray_reg_0_i_2_comp/O
                         net (fo=2, routed)           0.225     0.562    ProcMem/ADDRBWRADDR[3]
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.883    -0.269    ProcMem/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/CLKBWRCLK
                         clock pessimism              0.089    -0.180    
                         clock uncertainty            0.211     0.031    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.214    ProcMem/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.562    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_3/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.469ns (41.320%)  route 0.666ns (58.680%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[6]/Q
                         net (fo=19, routed)          0.127    -0.274    VGA_display/Display/hPos_reg_n_0_[6]
    SLICE_X8Y100         LUT4 (Prop_lut4_I3_O)        0.045    -0.229 r  VGA_display/Display/cardNumber_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.229    VGA_display/Display_n_25
    SLICE_X8Y100         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.120 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.120    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.054 r  VGA_display/cardNumber_carry__1/O[2]
                         net (fo=32, routed)          0.284     0.229    VGA_display/Display/O[2]
    SLICE_X9Y104         LUT6 (Prop_lut6_I3_O)        0.108     0.337 r  VGA_display/Display/MemoryArray_reg_0_i_2_comp/O
                         net (fo=2, routed)           0.256     0.593    ProcMem/ADDRBWRADDR[3]
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.888    -0.264    ProcMem/clk_out1
    RAMB36_X0Y19         RAMB36E1                                     r  ProcMem/MemoryArray_reg_3/CLKBWRCLK
                         clock pessimism              0.089    -0.175    
                         clock uncertainty            0.211     0.036    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.219    ProcMem/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                         -0.219    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.460ns (40.244%)  route 0.683ns (59.756%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[6]/Q
                         net (fo=19, routed)          0.262    -0.139    VGA_display/Display/hPos_reg_n_0_[6]
    SLICE_X9Y102         LUT6 (Prop_lut6_I0_O)        0.045    -0.094 r  VGA_display/Display/cardNumber__50_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.094    VGA_display/Display_n_42
    SLICE_X9Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.021 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.021    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.066 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.164     0.230    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y104         LUT5 (Prop_lut5_I0_O)        0.114     0.344 r  VGA_display/Display/MemoryArray_reg_0_i_4/O
                         net (fo=5, routed)           0.257     0.601    ProcMem/ADDRBWRADDR[1]
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.882    -0.270    ProcMem/clk_out1
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKBWRCLK
                         clock pessimism              0.089    -0.181    
                         clock uncertainty            0.211     0.030    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.213    ProcMem/MemoryArray_reg_0
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                           0.601    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_2/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.186ns (16.243%)  route 0.959ns (83.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X11Y101        FDCE                                         r  VGA_display/Display/hPos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[9]/Q
                         net (fo=22, routed)          0.691     0.290    VGA_display/Display/hPos_reg_n_0_[9]
    SLICE_X9Y106         LUT6 (Prop_lut6_I3_O)        0.045     0.335 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          0.268     0.603    ProcMem/ADDRBWRADDR[0]
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.883    -0.269    ProcMem/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/CLKBWRCLK
                         clock pessimism              0.089    -0.180    
                         clock uncertainty            0.211     0.031    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     0.214    ProcMem/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.186ns (16.232%)  route 0.960ns (83.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X11Y101        FDCE                                         r  VGA_display/Display/hPos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[9]/Q
                         net (fo=22, routed)          0.691     0.290    VGA_display/Display/hPos_reg_n_0_[9]
    SLICE_X9Y106         LUT6 (Prop_lut6_I3_O)        0.045     0.335 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          0.269     0.604    ProcMem/ADDRBWRADDR[0]
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.882    -0.270    ProcMem/clk_out1
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKBWRCLK
                         clock pessimism              0.089    -0.181    
                         clock uncertainty            0.211     0.030    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     0.213    ProcMem/MemoryArray_reg_0
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.307ns (26.471%)  route 0.853ns (73.529%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X11Y101        FDCE                                         r  VGA_display/Display/hPos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.401 f  VGA_display/Display/hPos_reg[9]/Q
                         net (fo=22, routed)          0.436     0.035    VGA_display/Display/hPos_reg_n_0_[9]
    SLICE_X8Y104         LUT4 (Prop_lut4_I1_O)        0.047     0.082 r  VGA_display/Display/MemoryArray_reg_0_i_16_comp/O
                         net (fo=3, routed)           0.200     0.282    VGA_display/Display/MemoryArray_reg_0_i_16_n_0_repN
    SLICE_X11Y106        LUT6 (Prop_lut6_I5_O)        0.119     0.401 r  VGA_display/Display/MemoryArray_reg_0_i_2_comp_replica_1/O
                         net (fo=1, routed)           0.216     0.618    ProcMem/addr2[0]_repN_1_alias
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.882    -0.270    ProcMem/clk_out1
    RAMB36_X0Y21         RAMB36E1                                     r  ProcMem/MemoryArray_reg_0/CLKBWRCLK
                         clock pessimism              0.089    -0.181    
                         clock uncertainty            0.211     0.030    
    RAMB36_X0Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.213    ProcMem/MemoryArray_reg_0
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.166ns  (logic 0.186ns (15.958%)  route 0.980ns (84.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X11Y101        FDCE                                         r  VGA_display/Display/hPos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[9]/Q
                         net (fo=22, routed)          0.691     0.290    VGA_display/Display/hPos_reg_n_0_[9]
    SLICE_X9Y106         LUT6 (Prop_lut6_I3_O)        0.045     0.335 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          0.289     0.623    ProcMem/ADDRBWRADDR[0]
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.880    -0.272    ProcMem/clk_out1
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/CLKBWRCLK
                         clock pessimism              0.089    -0.183    
                         clock uncertainty            0.211     0.028    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     0.211    ProcMem/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.460ns (39.430%)  route 0.707ns (60.570%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[6]/Q
                         net (fo=19, routed)          0.262    -0.139    VGA_display/Display/hPos_reg_n_0_[6]
    SLICE_X9Y102         LUT6 (Prop_lut6_I0_O)        0.045    -0.094 r  VGA_display/Display/cardNumber__50_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.094    VGA_display/Display_n_42
    SLICE_X9Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.021 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.021    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.066 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.164     0.230    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y104         LUT5 (Prop_lut5_I0_O)        0.114     0.344 r  VGA_display/Display/MemoryArray_reg_0_i_4/O
                         net (fo=5, routed)           0.281     0.624    ProcMem/ADDRBWRADDR[1]
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.880    -0.272    ProcMem/clk_out1
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/CLKBWRCLK
                         clock pessimism              0.089    -0.183    
                         clock uncertainty            0.211     0.028    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.211    ProcMem/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.460ns (38.337%)  route 0.740ns (61.663%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.272ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[6]/Q
                         net (fo=19, routed)          0.262    -0.139    VGA_display/Display/hPos_reg_n_0_[6]
    SLICE_X9Y102         LUT6 (Prop_lut6_I0_O)        0.045    -0.094 r  VGA_display/Display/cardNumber__50_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.094    VGA_display/Display_n_42
    SLICE_X9Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.021 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.021    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.066 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.235     0.301    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X8Y106         LUT6 (Prop_lut6_I4_O)        0.114     0.415 r  VGA_display/Display/MemoryArray_reg_0_i_2_comp_replica/O
                         net (fo=1, routed)           0.242     0.658    ProcMem/addr2[0]_repN_alias
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.880    -0.272    ProcMem/clk_out1
    RAMB36_X0Y22         RAMB36E1                                     r  ProcMem/MemoryArray_reg_1/CLKBWRCLK
                         clock pessimism              0.089    -0.183    
                         clock uncertainty            0.211     0.028    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.211    ProcMem/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                           0.658    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ProcMem/MemoryArray_reg_2/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.460ns (38.045%)  route 0.749ns (61.955%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[6]/Q
                         net (fo=19, routed)          0.262    -0.139    VGA_display/Display/hPos_reg_n_0_[6]
    SLICE_X9Y102         LUT6 (Prop_lut6_I0_O)        0.045    -0.094 r  VGA_display/Display/cardNumber__50_carry__0_i_5/O
                         net (fo=1, routed)           0.000    -0.094    VGA_display/Display_n_42
    SLICE_X9Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.021 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.021    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.066 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.224     0.290    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X8Y105         LUT6 (Prop_lut6_I1_O)        0.114     0.404 r  VGA_display/Display/MemoryArray_reg_0_i_3/O
                         net (fo=5, routed)           0.263     0.667    ProcMem/ADDRBWRADDR[2]
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.883    -0.269    ProcMem/clk_out1
    RAMB36_X0Y20         RAMB36E1                                     r  ProcMem/MemoryArray_reg_2/CLKBWRCLK
                         clock pessimism              0.089    -0.180    
                         clock uncertainty            0.211     0.031    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.214    ProcMem/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.453    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.590ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.099ns  (logic 1.054ns (20.672%)  route 4.045ns (79.328%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 37.973 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.647    -2.400    VGA_display/Display/CLK
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456    -1.944 r  VGA_display/Display/hPos_reg[1]/Q
                         net (fo=15, routed)          1.480    -0.464    VGA_display/Display/hPos_reg_n_0_[1]
    SLICE_X10Y99         LUT4 (Prop_lut4_I2_O)        0.146    -0.318 r  VGA_display/Display/hPos[7]_i_2/O
                         net (fo=3, routed)           0.839     0.521    VGA_display/Display/hPos[7]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.328     0.849 r  VGA_display/Display/hPos[9]_i_2/O
                         net (fo=1, routed)           0.960     1.809    VGA_display/Display/hPos[9]_i_2_n_0
    SLICE_X9Y99          LUT3 (Prop_lut3_I2_O)        0.124     1.933 r  VGA_display/Display/hPos[9]_i_1/O
                         net (fo=2, routed)           0.766     2.699    VGA_display/Display/hPos[9]
    SLICE_X11Y101        FDCE                                         r  VGA_display/Display/hPos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.512    37.973    VGA_display/Display/CLK
    SLICE_X11Y101        FDCE                                         r  VGA_display/Display/hPos_reg[9]/C
                         clock pessimism             -0.509    37.465    
                         clock uncertainty           -0.095    37.370    
    SLICE_X11Y101        FDCE (Setup_fdce_C_D)       -0.081    37.289    VGA_display/Display/hPos_reg[9]
  -------------------------------------------------------------------
                         required time                         37.289    
                         arrival time                          -2.699    
  -------------------------------------------------------------------
                         slack                                 34.590    

Slack (MET) :             34.930ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[9]_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.054ns (21.647%)  route 3.815ns (78.353%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 37.990 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.647    -2.400    VGA_display/Display/CLK
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456    -1.944 r  VGA_display/Display/hPos_reg[1]/Q
                         net (fo=15, routed)          1.480    -0.464    VGA_display/Display/hPos_reg_n_0_[1]
    SLICE_X10Y99         LUT4 (Prop_lut4_I2_O)        0.146    -0.318 r  VGA_display/Display/hPos[7]_i_2/O
                         net (fo=3, routed)           0.839     0.521    VGA_display/Display/hPos[7]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.328     0.849 r  VGA_display/Display/hPos[9]_i_2/O
                         net (fo=1, routed)           0.960     1.809    VGA_display/Display/hPos[9]_i_2_n_0
    SLICE_X9Y99          LUT3 (Prop_lut3_I2_O)        0.124     1.933 r  VGA_display/Display/hPos[9]_i_1/O
                         net (fo=2, routed)           0.536     2.469    VGA_display/Display/hPos[9]
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[9]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.528    37.990    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[9]_replica/C
                         clock pessimism             -0.430    37.560    
                         clock uncertainty           -0.095    37.466    
    SLICE_X11Y99         FDCE (Setup_fdce_C_D)       -0.067    37.399    VGA_display/Display/hPos_reg[9]_replica
  -------------------------------------------------------------------
                         required time                         37.399    
                         arrival time                          -2.469    
  -------------------------------------------------------------------
                         slack                                 34.930    

Slack (MET) :             35.296ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 1.107ns (25.455%)  route 3.242ns (74.545%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns = ( 37.990 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.648    -2.399    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.943 f  VGA_display/Display/hPos_reg[3]/Q
                         net (fo=16, routed)          1.636    -0.307    VGA_display/Display/hPos_reg_n_0_[3]
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.150    -0.157 f  VGA_display/Display/hPos[6]_i_2/O
                         net (fo=3, routed)           0.306     0.149    VGA_display/Display/hPos[6]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.348     0.497 f  VGA_display/Display/vPos[9]_i_1/O
                         net (fo=12, routed)          0.945     1.442    VGA_display/Display/vPos
    SLICE_X9Y99          LUT3 (Prop_lut3_I0_O)        0.153     1.595 r  VGA_display/Display/hPos[8]_i_1/O
                         net (fo=1, routed)           0.355     1.950    VGA_display/Display/hPos[8]
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.528    37.990    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[8]/C
                         clock pessimism             -0.389    37.601    
                         clock uncertainty           -0.095    37.507    
    SLICE_X11Y99         FDCE (Setup_fdce_C_D)       -0.261    37.246    VGA_display/Display/hPos_reg[8]
  -------------------------------------------------------------------
                         required time                         37.246    
                         arrival time                          -1.950    
  -------------------------------------------------------------------
                         slack                                 35.296    

Slack (MET) :             35.530ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.954ns (22.826%)  route 3.226ns (77.174%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 37.988 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.648    -2.399    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.943 r  VGA_display/Display/hPos_reg[3]/Q
                         net (fo=16, routed)          1.636    -0.307    VGA_display/Display/hPos_reg_n_0_[3]
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.150    -0.157 r  VGA_display/Display/hPos[6]_i_2/O
                         net (fo=3, routed)           0.306     0.149    VGA_display/Display/hPos[6]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.348     0.497 r  VGA_display/Display/vPos[9]_i_1/O
                         net (fo=12, routed)          1.284     1.781    VGA_display/Display/vPos
    SLICE_X10Y92         FDCE                                         r  VGA_display/Display/vPos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.526    37.988    VGA_display/Display/CLK
    SLICE_X10Y92         FDCE                                         r  VGA_display/Display/vPos_reg[4]/C
                         clock pessimism             -0.414    37.574    
                         clock uncertainty           -0.095    37.480    
    SLICE_X10Y92         FDCE (Setup_fdce_C_CE)      -0.169    37.311    VGA_display/Display/vPos_reg[4]
  -------------------------------------------------------------------
                         required time                         37.311    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                 35.530    

Slack (MET) :             35.537ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.954ns (22.857%)  route 3.220ns (77.143%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 37.989 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.648    -2.399    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.943 r  VGA_display/Display/hPos_reg[3]/Q
                         net (fo=16, routed)          1.636    -0.307    VGA_display/Display/hPos_reg_n_0_[3]
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.150    -0.157 r  VGA_display/Display/hPos[6]_i_2/O
                         net (fo=3, routed)           0.306     0.149    VGA_display/Display/hPos[6]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.348     0.497 r  VGA_display/Display/vPos[9]_i_1/O
                         net (fo=12, routed)          1.278     1.775    VGA_display/Display/vPos
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.527    37.989    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[6]/C
                         clock pessimism             -0.414    37.575    
                         clock uncertainty           -0.095    37.481    
    SLICE_X10Y94         FDCE (Setup_fdce_C_CE)      -0.169    37.312    VGA_display/Display/vPos_reg[6]
  -------------------------------------------------------------------
                         required time                         37.312    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                 35.537    

Slack (MET) :             35.537ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.954ns (22.857%)  route 3.220ns (77.143%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 37.989 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.648    -2.399    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.943 r  VGA_display/Display/hPos_reg[3]/Q
                         net (fo=16, routed)          1.636    -0.307    VGA_display/Display/hPos_reg_n_0_[3]
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.150    -0.157 r  VGA_display/Display/hPos[6]_i_2/O
                         net (fo=3, routed)           0.306     0.149    VGA_display/Display/hPos[6]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.348     0.497 r  VGA_display/Display/vPos[9]_i_1/O
                         net (fo=12, routed)          1.278     1.775    VGA_display/Display/vPos
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.527    37.989    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[7]/C
                         clock pessimism             -0.414    37.575    
                         clock uncertainty           -0.095    37.481    
    SLICE_X10Y94         FDCE (Setup_fdce_C_CE)      -0.169    37.312    VGA_display/Display/vPos_reg[7]
  -------------------------------------------------------------------
                         required time                         37.312    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                 35.537    

Slack (MET) :             35.537ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.954ns (22.857%)  route 3.220ns (77.143%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 37.989 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.648    -2.399    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.943 r  VGA_display/Display/hPos_reg[3]/Q
                         net (fo=16, routed)          1.636    -0.307    VGA_display/Display/hPos_reg_n_0_[3]
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.150    -0.157 r  VGA_display/Display/hPos[6]_i_2/O
                         net (fo=3, routed)           0.306     0.149    VGA_display/Display/hPos[6]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.348     0.497 r  VGA_display/Display/vPos[9]_i_1/O
                         net (fo=12, routed)          1.278     1.775    VGA_display/Display/vPos
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.527    37.989    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[8]/C
                         clock pessimism             -0.414    37.575    
                         clock uncertainty           -0.095    37.481    
    SLICE_X10Y94         FDCE (Setup_fdce_C_CE)      -0.169    37.312    VGA_display/Display/vPos_reg[8]
  -------------------------------------------------------------------
                         required time                         37.312    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                 35.537    

Slack (MET) :             35.537ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.954ns (22.857%)  route 3.220ns (77.143%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 37.989 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.648    -2.399    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.943 r  VGA_display/Display/hPos_reg[3]/Q
                         net (fo=16, routed)          1.636    -0.307    VGA_display/Display/hPos_reg_n_0_[3]
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.150    -0.157 r  VGA_display/Display/hPos[6]_i_2/O
                         net (fo=3, routed)           0.306     0.149    VGA_display/Display/hPos[6]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.348     0.497 r  VGA_display/Display/vPos[9]_i_1/O
                         net (fo=12, routed)          1.278     1.775    VGA_display/Display/vPos
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.527    37.989    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[9]/C
                         clock pessimism             -0.414    37.575    
                         clock uncertainty           -0.095    37.481    
    SLICE_X10Y94         FDCE (Setup_fdce_C_CE)      -0.169    37.312    VGA_display/Display/vPos_reg[9]
  -------------------------------------------------------------------
                         required time                         37.312    
                         arrival time                          -1.775    
  -------------------------------------------------------------------
                         slack                                 35.537    

Slack (MET) :             35.684ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.930ns (23.144%)  route 3.088ns (76.856%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 37.973 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.647    -2.400    VGA_display/Display/CLK
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.456    -1.944 r  VGA_display/Display/hPos_reg[1]/Q
                         net (fo=15, routed)          1.480    -0.464    VGA_display/Display/hPos_reg_n_0_[1]
    SLICE_X10Y99         LUT4 (Prop_lut4_I2_O)        0.146    -0.318 r  VGA_display/Display/hPos[7]_i_2/O
                         net (fo=3, routed)           0.823     0.505    VGA_display/Display/hPos[7]_i_2_n_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I4_O)        0.328     0.833 r  VGA_display/Display/hPos[7]_i_1/O
                         net (fo=1, routed)           0.786     1.619    VGA_display/Display/hPos[7]
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.512    37.973    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
                         clock pessimism             -0.509    37.465    
                         clock uncertainty           -0.095    37.370    
    SLICE_X11Y100        FDCE (Setup_fdce_C_D)       -0.067    37.303    VGA_display/Display/hPos_reg[7]
  -------------------------------------------------------------------
                         required time                         37.303    
                         arrival time                          -1.619    
  -------------------------------------------------------------------
                         slack                                 35.684    

Slack (MET) :             35.716ns  (required time - arrival time)
  Source:                 VGA_display/Display/hPos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0_1 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.954ns (23.889%)  route 3.039ns (76.111%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 37.988 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.648    -2.399    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDCE (Prop_fdce_C_Q)         0.456    -1.943 r  VGA_display/Display/hPos_reg[3]/Q
                         net (fo=16, routed)          1.636    -0.307    VGA_display/Display/hPos_reg_n_0_[3]
    SLICE_X10Y99         LUT5 (Prop_lut5_I4_O)        0.150    -0.157 r  VGA_display/Display/hPos[6]_i_2/O
                         net (fo=3, routed)           0.306     0.149    VGA_display/Display/hPos[6]_i_2_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.348     0.497 r  VGA_display/Display/vPos[9]_i_1/O
                         net (fo=12, routed)          1.098     1.595    VGA_display/Display/vPos
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.526    37.988    VGA_display/Display/CLK
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[0]/C
                         clock pessimism             -0.414    37.574    
                         clock uncertainty           -0.095    37.480    
    SLICE_X10Y91         FDCE (Setup_fdce_C_CE)      -0.169    37.311    VGA_display/Display/vPos_reg[0]
  -------------------------------------------------------------------
                         required time                         37.311    
                         arrival time                          -1.595    
  -------------------------------------------------------------------
                         slack                                 35.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 VGA_display/ColorPalette/VGA_display/ColorPalette/MemoryArray_reg_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ColorPalette/MemoryArray_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.214%)  route 0.144ns (46.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.574    -0.538    VGA_display/ColorPalette/CLK
    SLICE_X8Y92          FDCE                                         r  VGA_display/ColorPalette/VGA_display/ColorPalette/MemoryArray_reg_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDCE (Prop_fdce_C_Q)         0.164    -0.374 r  VGA_display/ColorPalette/VGA_display/ColorPalette/MemoryArray_reg_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=1, routed)           0.144    -0.230    VGA_display/ColorPalette/VGA_display/ColorPalette/MemoryArray_reg_cooolgate_en_sig_1
    RAMB18_X0Y36         RAMB18E1                                     r  VGA_display/ColorPalette/MemoryArray_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.888    -0.264    VGA_display/ColorPalette/CLK
    RAMB18_X0Y36         RAMB18E1                                     r  VGA_display/ColorPalette/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.215    -0.479    
                         clock uncertainty            0.095    -0.384    
    RAMB18_X0Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.288    VGA_display/ColorPalette/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.246ns (70.590%)  route 0.102ns (29.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.574    -0.538    VGA_display/Display/CLK
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDCE (Prop_fdce_C_Q)         0.148    -0.390 r  VGA_display/Display/vPos_reg[1]/Q
                         net (fo=10, routed)          0.102    -0.288    VGA_display/Display/vPos_reg_n_0_[1]
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.098    -0.190 r  VGA_display/Display/vPos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    VGA_display/Display/vPos[5]_i_1_n_0
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.845    -0.307    VGA_display/Display/CLK
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[5]/C
                         clock pessimism             -0.231    -0.538    
                         clock uncertainty            0.095    -0.444    
    SLICE_X10Y91         FDCE (Hold_fdce_C_D)         0.121    -0.323    VGA_display/Display/vPos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[5]/Q
                         net (fo=17, routed)          0.134    -0.267    VGA_display/Display/hPos_reg_n_0_[5]
    SLICE_X9Y100         LUT6 (Prop_lut6_I4_O)        0.045    -0.222 r  VGA_display/Display/hPos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    VGA_display/Display/hPos[5]
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.841    -0.311    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[5]/C
                         clock pessimism             -0.231    -0.542    
                         clock uncertainty            0.095    -0.448    
    SLICE_X9Y100         FDCE (Hold_fdce_C_D)         0.092    -0.356    VGA_display/Display/hPos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.574    -0.538    VGA_display/Display/CLK
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.374 r  VGA_display/Display/vPos_reg[0]/Q
                         net (fo=10, routed)          0.198    -0.176    VGA_display/Display/vPos_reg_n_0_[0]
    SLICE_X10Y91         LUT2 (Prop_lut2_I1_O)        0.043    -0.133 r  VGA_display/Display/vPos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    VGA_display/Display/vPos[1]_i_1_n_0
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.845    -0.307    VGA_display/Display/CLK
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[1]/C
                         clock pessimism             -0.231    -0.538    
                         clock uncertainty            0.095    -0.444    
    SLICE_X10Y91         FDCE (Hold_fdce_C_D)         0.131    -0.313    VGA_display/Display/vPos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.167%)  route 0.192ns (50.833%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.576    -0.536    VGA_display/Display/CLK
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  VGA_display/Display/hPos_reg[1]/Q
                         net (fo=15, routed)          0.192    -0.203    VGA_display/Display/hPos_reg_n_0_[1]
    SLICE_X9Y99          LUT2 (Prop_lut2_I1_O)        0.045    -0.158 r  VGA_display/Display/hPos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    VGA_display/Display/hPos[1]
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.847    -0.305    VGA_display/Display/CLK
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[1]/C
                         clock pessimism             -0.231    -0.536    
                         clock uncertainty            0.095    -0.442    
    SLICE_X9Y99          FDCE (Hold_fdce_C_D)         0.092    -0.350    VGA_display/Display/hPos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.576    -0.536    VGA_display/Display/CLK
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.395 f  VGA_display/Display/hPos_reg[0]/Q
                         net (fo=15, routed)          0.192    -0.204    VGA_display/Display/hPos_reg_n_0_[0]
    SLICE_X9Y99          LUT1 (Prop_lut1_I0_O)        0.045    -0.159 r  VGA_display/Display/hPos[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    VGA_display/Display/hPos[0]
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.847    -0.305    VGA_display/Display/CLK
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[0]/C
                         clock pessimism             -0.231    -0.536    
                         clock uncertainty            0.095    -0.442    
    SLICE_X9Y99          FDCE (Hold_fdce_C_D)         0.091    -0.351    VGA_display/Display/hPos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.574    -0.538    VGA_display/Display/CLK
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.374 f  VGA_display/Display/vPos_reg[0]/Q
                         net (fo=10, routed)          0.198    -0.176    VGA_display/Display/vPos_reg_n_0_[0]
    SLICE_X10Y91         LUT1 (Prop_lut1_I0_O)        0.045    -0.131 r  VGA_display/Display/vPos[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    VGA_display/Display/vPos[0]_i_1_n_0
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.845    -0.307    VGA_display/Display/CLK
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[0]/C
                         clock pessimism             -0.231    -0.538    
                         clock uncertainty            0.095    -0.444    
    SLICE_X10Y91         FDCE (Hold_fdce_C_D)         0.120    -0.324    VGA_display/Display/vPos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 VGA_display/Display/hPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/hPos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.606%)  route 0.205ns (52.394%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.311ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDCE (Prop_fdce_C_Q)         0.141    -0.401 r  VGA_display/Display/hPos_reg[6]/Q
                         net (fo=19, routed)          0.205    -0.196    VGA_display/Display/hPos_reg_n_0_[6]
    SLICE_X9Y100         LUT3 (Prop_lut3_I0_O)        0.045    -0.151 r  VGA_display/Display/hPos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    VGA_display/Display/hPos[6]
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.841    -0.311    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/C
                         clock pessimism             -0.231    -0.542    
                         clock uncertainty            0.095    -0.448    
    SLICE_X9Y100         FDCE (Hold_fdce_C_D)         0.092    -0.356    VGA_display/Display/hPos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.187ns (45.986%)  route 0.220ns (54.014%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.575    -0.537    VGA_display/Display/CLK
    SLICE_X11Y93         FDCE                                         r  VGA_display/Display/vPos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.141    -0.396 r  VGA_display/Display/vPos_reg[2]/Q
                         net (fo=11, routed)          0.220    -0.177    VGA_display/Display/vPos_reg_n_0_[2]
    SLICE_X11Y93         LUT5 (Prop_lut5_I3_O)        0.046    -0.131 r  VGA_display/Display/vPos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    VGA_display/Display/vPos[3]_i_1_n_0
    SLICE_X11Y93         FDCE                                         r  VGA_display/Display/vPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.846    -0.306    VGA_display/Display/CLK
    SLICE_X11Y93         FDCE                                         r  VGA_display/Display/vPos_reg[3]/C
                         clock pessimism             -0.231    -0.537    
                         clock uncertainty            0.095    -0.443    
    SLICE_X11Y93         FDCE (Hold_fdce_C_D)         0.107    -0.336    VGA_display/Display/vPos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 VGA_display/Display/vPos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/Display/vPos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.210ns (48.315%)  route 0.225ns (51.685%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.575    -0.537    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  VGA_display/Display/vPos_reg[8]/Q
                         net (fo=7, routed)           0.225    -0.149    VGA_display/Display/vPos_reg_n_0_[8]
    SLICE_X10Y94         LUT5 (Prop_lut5_I0_O)        0.046    -0.103 r  VGA_display/Display/vPos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    VGA_display/Display/vPos[8]_i_1_n_0
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.846    -0.306    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[8]/C
                         clock pessimism             -0.231    -0.537    
                         clock uncertainty            0.095    -0.443    
    SLICE_X10Y94         FDCE (Hold_fdce_C_D)         0.133    -0.310    VGA_display/Display/vPos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.207    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.201ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[46].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        8.806ns  (logic 1.086ns (12.332%)  route 7.720ns (87.668%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 22.961 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          2.031    21.685    CPU/md_unit/multiply/AQ/d_flip_flop[46].dff/q_reg_2
    SLICE_X42Y100        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[46].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.500    22.961    CPU/md_unit/multiply/AQ/d_flip_flop[46].dff/clk_out1
    SLICE_X42Y100        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[46].dff/q_reg/C
                         clock pessimism             -0.509    22.453    
                         clock uncertainty           -0.087    22.365    
    SLICE_X42Y100        FDCE (Recov_fdce_C_CLR)     -0.527    21.838    CPU/md_unit/multiply/AQ/d_flip_flop[46].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.838    
                         arrival time                         -21.685    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[56].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        8.643ns  (logic 1.086ns (12.565%)  route 7.557ns (87.435%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          1.867    21.521    CPU/md_unit/multiply/AQ/d_flip_flop[56].dff/q_reg_2
    SLICE_X40Y106        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[56].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.502    22.963    CPU/md_unit/multiply/AQ/d_flip_flop[56].dff/clk_out1
    SLICE_X40Y106        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[56].dff/q_reg/C
                         clock pessimism             -0.509    22.455    
                         clock uncertainty           -0.087    22.367    
    SLICE_X40Y106        FDCE (Recov_fdce_C_CLR)     -0.613    21.754    CPU/md_unit/multiply/AQ/d_flip_flop[56].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.754    
                         arrival time                         -21.521    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[60].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        8.643ns  (logic 1.086ns (12.565%)  route 7.557ns (87.435%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          1.867    21.521    CPU/md_unit/multiply/AQ/d_flip_flop[60].dff/q_reg_3
    SLICE_X40Y106        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[60].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.502    22.963    CPU/md_unit/multiply/AQ/d_flip_flop[60].dff/clk_out1
    SLICE_X40Y106        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[60].dff/q_reg/C
                         clock pessimism             -0.509    22.455    
                         clock uncertainty           -0.087    22.367    
    SLICE_X40Y106        FDCE (Recov_fdce_C_CLR)     -0.613    21.754    CPU/md_unit/multiply/AQ/d_flip_flop[60].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.754    
                         arrival time                         -21.521    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        8.639ns  (logic 1.086ns (12.572%)  route 7.553ns (87.428%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          1.863    21.517    CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg_4
    SLICE_X41Y106        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.502    22.963    CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/clk_out1
    SLICE_X41Y106        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg/C
                         clock pessimism             -0.509    22.455    
                         clock uncertainty           -0.087    22.367    
    SLICE_X41Y106        FDCE (Recov_fdce_C_CLR)     -0.613    21.754    CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.754    
                         arrival time                         -21.517    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        8.600ns  (logic 1.086ns (12.627%)  route 7.514ns (87.373%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 22.960 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          1.825    21.479    CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg_1
    SLICE_X43Y105        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.499    22.960    CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/clk_out1
    SLICE_X43Y105        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg/C
                         clock pessimism             -0.509    22.452    
                         clock uncertainty           -0.087    22.364    
    SLICE_X43Y105        FDCE (Recov_fdce_C_CLR)     -0.613    21.751    CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.751    
                         arrival time                         -21.479    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        8.542ns  (logic 1.086ns (12.713%)  route 7.456ns (87.287%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 22.964 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          1.767    21.421    CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X39Y101        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.503    22.964    CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/clk_out1
    SLICE_X39Y101        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg/C
                         clock pessimism             -0.509    22.456    
                         clock uncertainty           -0.087    22.368    
    SLICE_X39Y101        FDCE (Recov_fdce_C_CLR)     -0.613    21.755    CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.755    
                         arrival time                         -21.421    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[53].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        8.497ns  (logic 1.086ns (12.781%)  route 7.411ns (87.219%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          1.721    21.376    CPU/md_unit/multiply/AQ/d_flip_flop[53].dff/q_reg_6
    SLICE_X40Y105        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[53].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.502    22.963    CPU/md_unit/multiply/AQ/d_flip_flop[53].dff/clk_out1
    SLICE_X40Y105        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[53].dff/q_reg/C
                         clock pessimism             -0.509    22.455    
                         clock uncertainty           -0.087    22.367    
    SLICE_X40Y105        FDCE (Recov_fdce_C_CLR)     -0.613    21.754    CPU/md_unit/multiply/AQ/d_flip_flop[53].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.754    
                         arrival time                         -21.376    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        8.491ns  (logic 1.086ns (12.790%)  route 7.405ns (87.210%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 22.964 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          1.716    21.370    CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg_1
    SLICE_X39Y102        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.503    22.964    CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/clk_out1
    SLICE_X39Y102        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg/C
                         clock pessimism             -0.509    22.456    
                         clock uncertainty           -0.087    22.368    
    SLICE_X39Y102        FDCE (Recov_fdce_C_CLR)     -0.613    21.755    CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.755    
                         arrival time                         -21.370    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        8.477ns  (logic 1.086ns (12.812%)  route 7.391ns (87.188%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 22.964 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          1.701    21.355    CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg_3
    SLICE_X40Y101        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.503    22.964    CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/clk_out1
    SLICE_X40Y101        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg/C
                         clock pessimism             -0.509    22.456    
                         clock uncertainty           -0.087    22.368    
    SLICE_X40Y101        FDCE (Recov_fdce_C_CLR)     -0.613    21.755    CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.755    
                         arrival time                         -21.355    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        8.474ns  (logic 1.086ns (12.815%)  route 7.388ns (87.185%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 22.964 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          1.699    21.353    CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg_4
    SLICE_X41Y100        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.503    22.964    CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/clk_out1
    SLICE_X41Y100        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg/C
                         clock pessimism             -0.509    22.456    
                         clock uncertainty           -0.087    22.368    
    SLICE_X41Y100        FDCE (Recov_fdce_C_CLR)     -0.613    21.755    CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.755    
                         arrival time                         -21.353    
  -------------------------------------------------------------------
                         slack                                  0.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.201ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.912ns  (logic 0.210ns (23.034%)  route 0.702ns (76.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.498    13.607    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X28Y112        LUT2 (Prop_lut2_I0_O)        0.046    13.653 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=64, routed)          0.203    13.856    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg_3
    SLICE_X33Y108        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.835    -0.317    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/clk_out1
    SLICE_X33Y108        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/C
                         clock pessimism              0.040    -0.277    
                         clock uncertainty            0.087    -0.190    
    SLICE_X33Y108        FDCE (Remov_fdce_C_CLR)     -0.154    -0.344    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          13.856    
  -------------------------------------------------------------------
                         slack                                 14.201    

Slack (MET) :             14.271ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.981ns  (logic 0.210ns (21.415%)  route 0.771ns (78.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.498    13.607    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X28Y112        LUT2 (Prop_lut2_I0_O)        0.046    13.653 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=64, routed)          0.272    13.925    CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg_3
    SLICE_X37Y110        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.833    -0.319    CPU/md_unit/divide/AQ/d_flip_flop[25].dff/clk_out1
    SLICE_X37Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg/C
                         clock pessimism              0.040    -0.279    
                         clock uncertainty            0.087    -0.192    
    SLICE_X37Y110        FDCE (Remov_fdce_C_CLR)     -0.154    -0.346    CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          13.925    
  -------------------------------------------------------------------
                         slack                                 14.271    

Slack (MET) :             14.271ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[26].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.981ns  (logic 0.210ns (21.415%)  route 0.771ns (78.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.498    13.607    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X28Y112        LUT2 (Prop_lut2_I0_O)        0.046    13.653 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=64, routed)          0.272    13.925    CPU/md_unit/divide/AQ/d_flip_flop[26].dff/q_reg_4
    SLICE_X37Y110        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[26].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.833    -0.319    CPU/md_unit/divide/AQ/d_flip_flop[26].dff/clk_out1
    SLICE_X37Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[26].dff/q_reg/C
                         clock pessimism              0.040    -0.279    
                         clock uncertainty            0.087    -0.192    
    SLICE_X37Y110        FDCE (Remov_fdce_C_CLR)     -0.154    -0.346    CPU/md_unit/divide/AQ/d_flip_flop[26].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          13.925    
  -------------------------------------------------------------------
                         slack                                 14.271    

Slack (MET) :             14.290ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.003ns  (logic 0.210ns (20.939%)  route 0.793ns (79.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.498    13.607    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X28Y112        LUT2 (Prop_lut2_I0_O)        0.046    13.653 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=64, routed)          0.295    13.948    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_5
    SLICE_X33Y102        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.837    -0.315    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/clk_out1
    SLICE_X33Y102        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg/C
                         clock pessimism              0.040    -0.275    
                         clock uncertainty            0.087    -0.188    
    SLICE_X33Y102        FDCE (Remov_fdce_C_CLR)     -0.154    -0.342    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          13.948    
  -------------------------------------------------------------------
                         slack                                 14.290    

Slack (MET) :             14.290ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.003ns  (logic 0.210ns (20.939%)  route 0.793ns (79.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.498    13.607    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X28Y112        LUT2 (Prop_lut2_I0_O)        0.046    13.653 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=64, routed)          0.295    13.948    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_reg_5
    SLICE_X33Y102        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.837    -0.315    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/clk_out1
    SLICE_X33Y102        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_reg/C
                         clock pessimism              0.040    -0.275    
                         clock uncertainty            0.087    -0.188    
    SLICE_X33Y102        FDCE (Remov_fdce_C_CLR)     -0.154    -0.342    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          13.948    
  -------------------------------------------------------------------
                         slack                                 14.290    

Slack (MET) :             14.294ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.007ns  (logic 0.210ns (20.849%)  route 0.797ns (79.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.498    13.607    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X28Y112        LUT2 (Prop_lut2_I0_O)        0.046    13.653 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=64, routed)          0.299    13.952    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_5
    SLICE_X32Y102        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.837    -0.315    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/clk_out1
    SLICE_X32Y102        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg/C
                         clock pessimism              0.040    -0.275    
                         clock uncertainty            0.087    -0.188    
    SLICE_X32Y102        FDCE (Remov_fdce_C_CLR)     -0.154    -0.342    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          13.952    
  -------------------------------------------------------------------
                         slack                                 14.294    

Slack (MET) :             14.324ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.028ns  (logic 0.209ns (20.339%)  route 0.819ns (79.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.548    13.657    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X28Y110        LUT2 (Prop_lut2_I1_O)        0.045    13.702 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          0.270    13.972    CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg_1
    SLICE_X32Y112        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.832    -0.320    CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/clk_out1
    SLICE_X32Y112        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg/C
                         clock pessimism              0.040    -0.280    
                         clock uncertainty            0.087    -0.193    
    SLICE_X32Y112        FDCE (Remov_fdce_C_CLR)     -0.159    -0.352    CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          13.972    
  -------------------------------------------------------------------
                         slack                                 14.324    

Slack (MET) :             14.324ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.028ns  (logic 0.209ns (20.339%)  route 0.819ns (79.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.548    13.657    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X28Y110        LUT2 (Prop_lut2_I1_O)        0.045    13.702 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          0.270    13.972    CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg_1
    SLICE_X32Y112        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.832    -0.320    CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/clk_out1
    SLICE_X32Y112        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg/C
                         clock pessimism              0.040    -0.280    
                         clock uncertainty            0.087    -0.193    
    SLICE_X32Y112        FDCE (Remov_fdce_C_CLR)     -0.159    -0.352    CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          13.972    
  -------------------------------------------------------------------
                         slack                                 14.324    

Slack (MET) :             14.329ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[14].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.066ns  (logic 0.210ns (19.697%)  route 0.856ns (80.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.498    13.607    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X28Y112        LUT2 (Prop_lut2_I0_O)        0.046    13.653 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=64, routed)          0.358    14.011    CPU/md_unit/divide/AQ/d_flip_flop[14].dff/q_reg_2
    SLICE_X34Y101        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[14].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.836    -0.316    CPU/md_unit/divide/AQ/d_flip_flop[14].dff/clk_out1
    SLICE_X34Y101        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[14].dff/q_reg/C
                         clock pessimism              0.040    -0.276    
                         clock uncertainty            0.087    -0.189    
    SLICE_X34Y101        FDCE (Remov_fdce_C_CLR)     -0.129    -0.318    CPU/md_unit/divide/AQ/d_flip_flop[14].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          14.011    
  -------------------------------------------------------------------
                         slack                                 14.329    

Slack (MET) :             14.347ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[22].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.053ns  (logic 0.209ns (19.839%)  route 0.844ns (80.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.548    13.657    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X28Y110        LUT2 (Prop_lut2_I1_O)        0.045    13.702 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          0.296    13.998    CPU/md_unit/multiply/AQ/d_flip_flop[22].dff/q_reg_1
    SLICE_X33Y109        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[22].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.835    -0.317    CPU/md_unit/multiply/AQ/d_flip_flop[22].dff/clk_out1
    SLICE_X33Y109        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[22].dff/q_reg/C
                         clock pessimism              0.040    -0.277    
                         clock uncertainty            0.087    -0.190    
    SLICE_X33Y109        FDCE (Remov_fdce_C_CLR)     -0.159    -0.349    CPU/md_unit/multiply/AQ/d_flip_flop[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          13.998    
  -------------------------------------------------------------------
                         slack                                 14.347    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.201ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[46].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        8.806ns  (logic 1.086ns (12.332%)  route 7.720ns (87.668%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 22.961 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          2.031    21.685    CPU/md_unit/multiply/AQ/d_flip_flop[46].dff/q_reg_2
    SLICE_X42Y100        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[46].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.500    22.961    CPU/md_unit/multiply/AQ/d_flip_flop[46].dff/clk_out1
    SLICE_X42Y100        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[46].dff/q_reg/C
                         clock pessimism             -0.509    22.453    
                         clock uncertainty           -0.087    22.365    
    SLICE_X42Y100        FDCE (Recov_fdce_C_CLR)     -0.527    21.838    CPU/md_unit/multiply/AQ/d_flip_flop[46].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.838    
                         arrival time                         -21.685    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[56].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        8.643ns  (logic 1.086ns (12.565%)  route 7.557ns (87.435%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          1.867    21.521    CPU/md_unit/multiply/AQ/d_flip_flop[56].dff/q_reg_2
    SLICE_X40Y106        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[56].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.502    22.963    CPU/md_unit/multiply/AQ/d_flip_flop[56].dff/clk_out1
    SLICE_X40Y106        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[56].dff/q_reg/C
                         clock pessimism             -0.509    22.455    
                         clock uncertainty           -0.087    22.367    
    SLICE_X40Y106        FDCE (Recov_fdce_C_CLR)     -0.613    21.754    CPU/md_unit/multiply/AQ/d_flip_flop[56].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.754    
                         arrival time                         -21.521    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[60].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        8.643ns  (logic 1.086ns (12.565%)  route 7.557ns (87.435%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          1.867    21.521    CPU/md_unit/multiply/AQ/d_flip_flop[60].dff/q_reg_3
    SLICE_X40Y106        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[60].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.502    22.963    CPU/md_unit/multiply/AQ/d_flip_flop[60].dff/clk_out1
    SLICE_X40Y106        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[60].dff/q_reg/C
                         clock pessimism             -0.509    22.455    
                         clock uncertainty           -0.087    22.367    
    SLICE_X40Y106        FDCE (Recov_fdce_C_CLR)     -0.613    21.754    CPU/md_unit/multiply/AQ/d_flip_flop[60].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.754    
                         arrival time                         -21.521    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        8.639ns  (logic 1.086ns (12.572%)  route 7.553ns (87.428%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          1.863    21.517    CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg_4
    SLICE_X41Y106        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.502    22.963    CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/clk_out1
    SLICE_X41Y106        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg/C
                         clock pessimism             -0.509    22.455    
                         clock uncertainty           -0.087    22.367    
    SLICE_X41Y106        FDCE (Recov_fdce_C_CLR)     -0.613    21.754    CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.754    
                         arrival time                         -21.517    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        8.600ns  (logic 1.086ns (12.627%)  route 7.514ns (87.373%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 22.960 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          1.825    21.479    CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg_1
    SLICE_X43Y105        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.499    22.960    CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/clk_out1
    SLICE_X43Y105        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg/C
                         clock pessimism             -0.509    22.452    
                         clock uncertainty           -0.087    22.364    
    SLICE_X43Y105        FDCE (Recov_fdce_C_CLR)     -0.613    21.751    CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.751    
                         arrival time                         -21.479    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        8.542ns  (logic 1.086ns (12.713%)  route 7.456ns (87.287%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 22.964 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          1.767    21.421    CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X39Y101        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.503    22.964    CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/clk_out1
    SLICE_X39Y101        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg/C
                         clock pessimism             -0.509    22.456    
                         clock uncertainty           -0.087    22.368    
    SLICE_X39Y101        FDCE (Recov_fdce_C_CLR)     -0.613    21.755    CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.755    
                         arrival time                         -21.421    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[53].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        8.497ns  (logic 1.086ns (12.781%)  route 7.411ns (87.219%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          1.721    21.376    CPU/md_unit/multiply/AQ/d_flip_flop[53].dff/q_reg_6
    SLICE_X40Y105        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[53].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.502    22.963    CPU/md_unit/multiply/AQ/d_flip_flop[53].dff/clk_out1
    SLICE_X40Y105        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[53].dff/q_reg/C
                         clock pessimism             -0.509    22.455    
                         clock uncertainty           -0.087    22.367    
    SLICE_X40Y105        FDCE (Recov_fdce_C_CLR)     -0.613    21.754    CPU/md_unit/multiply/AQ/d_flip_flop[53].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.754    
                         arrival time                         -21.376    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        8.491ns  (logic 1.086ns (12.790%)  route 7.405ns (87.210%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 22.964 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          1.716    21.370    CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg_1
    SLICE_X39Y102        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.503    22.964    CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/clk_out1
    SLICE_X39Y102        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg/C
                         clock pessimism             -0.509    22.456    
                         clock uncertainty           -0.087    22.368    
    SLICE_X39Y102        FDCE (Recov_fdce_C_CLR)     -0.613    21.755    CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.755    
                         arrival time                         -21.370    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        8.477ns  (logic 1.086ns (12.812%)  route 7.391ns (87.188%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 22.964 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          1.701    21.355    CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg_3
    SLICE_X40Y101        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.503    22.964    CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/clk_out1
    SLICE_X40Y101        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg/C
                         clock pessimism             -0.509    22.456    
                         clock uncertainty           -0.087    22.368    
    SLICE_X40Y101        FDCE (Recov_fdce_C_CLR)     -0.613    21.755    CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.755    
                         arrival time                         -21.355    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        8.474ns  (logic 1.086ns (12.815%)  route 7.388ns (87.185%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 22.964 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          1.699    21.353    CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg_4
    SLICE_X41Y100        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.503    22.964    CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/clk_out1
    SLICE_X41Y100        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg/C
                         clock pessimism             -0.509    22.456    
                         clock uncertainty           -0.087    22.368    
    SLICE_X41Y100        FDCE (Recov_fdce_C_CLR)     -0.613    21.755    CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.755    
                         arrival time                         -21.353    
  -------------------------------------------------------------------
                         slack                                  0.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.201ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.912ns  (logic 0.210ns (23.034%)  route 0.702ns (76.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.498    13.607    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X28Y112        LUT2 (Prop_lut2_I0_O)        0.046    13.653 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=64, routed)          0.203    13.856    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg_3
    SLICE_X33Y108        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.835    -0.317    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/clk_out1
    SLICE_X33Y108        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/C
                         clock pessimism              0.040    -0.277    
                         clock uncertainty            0.087    -0.190    
    SLICE_X33Y108        FDCE (Remov_fdce_C_CLR)     -0.154    -0.344    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          13.856    
  -------------------------------------------------------------------
                         slack                                 14.201    

Slack (MET) :             14.271ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.981ns  (logic 0.210ns (21.415%)  route 0.771ns (78.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.498    13.607    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X28Y112        LUT2 (Prop_lut2_I0_O)        0.046    13.653 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=64, routed)          0.272    13.925    CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg_3
    SLICE_X37Y110        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.833    -0.319    CPU/md_unit/divide/AQ/d_flip_flop[25].dff/clk_out1
    SLICE_X37Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg/C
                         clock pessimism              0.040    -0.279    
                         clock uncertainty            0.087    -0.192    
    SLICE_X37Y110        FDCE (Remov_fdce_C_CLR)     -0.154    -0.346    CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          13.925    
  -------------------------------------------------------------------
                         slack                                 14.271    

Slack (MET) :             14.271ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[26].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.981ns  (logic 0.210ns (21.415%)  route 0.771ns (78.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.498    13.607    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X28Y112        LUT2 (Prop_lut2_I0_O)        0.046    13.653 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=64, routed)          0.272    13.925    CPU/md_unit/divide/AQ/d_flip_flop[26].dff/q_reg_4
    SLICE_X37Y110        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[26].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.833    -0.319    CPU/md_unit/divide/AQ/d_flip_flop[26].dff/clk_out1
    SLICE_X37Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[26].dff/q_reg/C
                         clock pessimism              0.040    -0.279    
                         clock uncertainty            0.087    -0.192    
    SLICE_X37Y110        FDCE (Remov_fdce_C_CLR)     -0.154    -0.346    CPU/md_unit/divide/AQ/d_flip_flop[26].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          13.925    
  -------------------------------------------------------------------
                         slack                                 14.271    

Slack (MET) :             14.290ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        1.003ns  (logic 0.210ns (20.939%)  route 0.793ns (79.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.498    13.607    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X28Y112        LUT2 (Prop_lut2_I0_O)        0.046    13.653 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=64, routed)          0.295    13.948    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_5
    SLICE_X33Y102        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.837    -0.315    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/clk_out1
    SLICE_X33Y102        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg/C
                         clock pessimism              0.040    -0.275    
                         clock uncertainty            0.087    -0.188    
    SLICE_X33Y102        FDCE (Remov_fdce_C_CLR)     -0.154    -0.342    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          13.948    
  -------------------------------------------------------------------
                         slack                                 14.290    

Slack (MET) :             14.290ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        1.003ns  (logic 0.210ns (20.939%)  route 0.793ns (79.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.498    13.607    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X28Y112        LUT2 (Prop_lut2_I0_O)        0.046    13.653 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=64, routed)          0.295    13.948    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_reg_5
    SLICE_X33Y102        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.837    -0.315    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/clk_out1
    SLICE_X33Y102        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_reg/C
                         clock pessimism              0.040    -0.275    
                         clock uncertainty            0.087    -0.188    
    SLICE_X33Y102        FDCE (Remov_fdce_C_CLR)     -0.154    -0.342    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          13.948    
  -------------------------------------------------------------------
                         slack                                 14.290    

Slack (MET) :             14.294ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        1.007ns  (logic 0.210ns (20.849%)  route 0.797ns (79.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.498    13.607    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X28Y112        LUT2 (Prop_lut2_I0_O)        0.046    13.653 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=64, routed)          0.299    13.952    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_5
    SLICE_X32Y102        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.837    -0.315    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/clk_out1
    SLICE_X32Y102        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg/C
                         clock pessimism              0.040    -0.275    
                         clock uncertainty            0.087    -0.188    
    SLICE_X32Y102        FDCE (Remov_fdce_C_CLR)     -0.154    -0.342    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          13.952    
  -------------------------------------------------------------------
                         slack                                 14.294    

Slack (MET) :             14.324ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        1.028ns  (logic 0.209ns (20.339%)  route 0.819ns (79.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.548    13.657    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X28Y110        LUT2 (Prop_lut2_I1_O)        0.045    13.702 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          0.270    13.972    CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg_1
    SLICE_X32Y112        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.832    -0.320    CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/clk_out1
    SLICE_X32Y112        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg/C
                         clock pessimism              0.040    -0.280    
                         clock uncertainty            0.087    -0.193    
    SLICE_X32Y112        FDCE (Remov_fdce_C_CLR)     -0.159    -0.352    CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          13.972    
  -------------------------------------------------------------------
                         slack                                 14.324    

Slack (MET) :             14.324ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        1.028ns  (logic 0.209ns (20.339%)  route 0.819ns (79.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.548    13.657    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X28Y110        LUT2 (Prop_lut2_I1_O)        0.045    13.702 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          0.270    13.972    CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg_1
    SLICE_X32Y112        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.832    -0.320    CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/clk_out1
    SLICE_X32Y112        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg/C
                         clock pessimism              0.040    -0.280    
                         clock uncertainty            0.087    -0.193    
    SLICE_X32Y112        FDCE (Remov_fdce_C_CLR)     -0.159    -0.352    CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          13.972    
  -------------------------------------------------------------------
                         slack                                 14.324    

Slack (MET) :             14.329ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[14].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        1.066ns  (logic 0.210ns (19.697%)  route 0.856ns (80.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.498    13.607    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X28Y112        LUT2 (Prop_lut2_I0_O)        0.046    13.653 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=64, routed)          0.358    14.011    CPU/md_unit/divide/AQ/d_flip_flop[14].dff/q_reg_2
    SLICE_X34Y101        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[14].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.836    -0.316    CPU/md_unit/divide/AQ/d_flip_flop[14].dff/clk_out1
    SLICE_X34Y101        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[14].dff/q_reg/C
                         clock pessimism              0.040    -0.276    
                         clock uncertainty            0.087    -0.189    
    SLICE_X34Y101        FDCE (Remov_fdce_C_CLR)     -0.129    -0.318    CPU/md_unit/divide/AQ/d_flip_flop[14].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          14.011    
  -------------------------------------------------------------------
                         slack                                 14.329    

Slack (MET) :             14.347ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[22].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        1.053ns  (logic 0.209ns (19.839%)  route 0.844ns (80.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.548    13.657    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X28Y110        LUT2 (Prop_lut2_I1_O)        0.045    13.702 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          0.296    13.998    CPU/md_unit/multiply/AQ/d_flip_flop[22].dff/q_reg_1
    SLICE_X33Y109        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[22].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.835    -0.317    CPU/md_unit/multiply/AQ/d_flip_flop[22].dff/clk_out1
    SLICE_X33Y109        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[22].dff/q_reg/C
                         clock pessimism              0.040    -0.277    
                         clock uncertainty            0.087    -0.190    
    SLICE_X33Y109        FDCE (Remov_fdce_C_CLR)     -0.159    -0.349    CPU/md_unit/multiply/AQ/d_flip_flop[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          13.998    
  -------------------------------------------------------------------
                         slack                                 14.347    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.201ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[46].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        8.806ns  (logic 1.086ns (12.332%)  route 7.720ns (87.668%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 22.961 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          2.031    21.685    CPU/md_unit/multiply/AQ/d_flip_flop[46].dff/q_reg_2
    SLICE_X42Y100        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[46].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.500    22.961    CPU/md_unit/multiply/AQ/d_flip_flop[46].dff/clk_out1
    SLICE_X42Y100        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[46].dff/q_reg/C
                         clock pessimism             -0.509    22.453    
                         clock uncertainty           -0.087    22.365    
    SLICE_X42Y100        FDCE (Recov_fdce_C_CLR)     -0.527    21.838    CPU/md_unit/multiply/AQ/d_flip_flop[46].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.838    
                         arrival time                         -21.685    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[56].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        8.643ns  (logic 1.086ns (12.565%)  route 7.557ns (87.435%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          1.867    21.521    CPU/md_unit/multiply/AQ/d_flip_flop[56].dff/q_reg_2
    SLICE_X40Y106        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[56].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.502    22.963    CPU/md_unit/multiply/AQ/d_flip_flop[56].dff/clk_out1
    SLICE_X40Y106        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[56].dff/q_reg/C
                         clock pessimism             -0.509    22.455    
                         clock uncertainty           -0.087    22.367    
    SLICE_X40Y106        FDCE (Recov_fdce_C_CLR)     -0.613    21.754    CPU/md_unit/multiply/AQ/d_flip_flop[56].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.754    
                         arrival time                         -21.521    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[60].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        8.643ns  (logic 1.086ns (12.565%)  route 7.557ns (87.435%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          1.867    21.521    CPU/md_unit/multiply/AQ/d_flip_flop[60].dff/q_reg_3
    SLICE_X40Y106        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[60].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.502    22.963    CPU/md_unit/multiply/AQ/d_flip_flop[60].dff/clk_out1
    SLICE_X40Y106        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[60].dff/q_reg/C
                         clock pessimism             -0.509    22.455    
                         clock uncertainty           -0.087    22.367    
    SLICE_X40Y106        FDCE (Recov_fdce_C_CLR)     -0.613    21.754    CPU/md_unit/multiply/AQ/d_flip_flop[60].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.754    
                         arrival time                         -21.521    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        8.639ns  (logic 1.086ns (12.572%)  route 7.553ns (87.428%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          1.863    21.517    CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg_4
    SLICE_X41Y106        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.502    22.963    CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/clk_out1
    SLICE_X41Y106        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg/C
                         clock pessimism             -0.509    22.455    
                         clock uncertainty           -0.087    22.367    
    SLICE_X41Y106        FDCE (Recov_fdce_C_CLR)     -0.613    21.754    CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.754    
                         arrival time                         -21.517    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        8.600ns  (logic 1.086ns (12.627%)  route 7.514ns (87.373%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 22.960 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          1.825    21.479    CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg_1
    SLICE_X43Y105        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.499    22.960    CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/clk_out1
    SLICE_X43Y105        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg/C
                         clock pessimism             -0.509    22.452    
                         clock uncertainty           -0.087    22.364    
    SLICE_X43Y105        FDCE (Recov_fdce_C_CLR)     -0.613    21.751    CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.751    
                         arrival time                         -21.479    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        8.542ns  (logic 1.086ns (12.713%)  route 7.456ns (87.287%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 22.964 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          1.767    21.421    CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X39Y101        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.503    22.964    CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/clk_out1
    SLICE_X39Y101        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg/C
                         clock pessimism             -0.509    22.456    
                         clock uncertainty           -0.087    22.368    
    SLICE_X39Y101        FDCE (Recov_fdce_C_CLR)     -0.613    21.755    CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.755    
                         arrival time                         -21.421    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[53].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        8.497ns  (logic 1.086ns (12.781%)  route 7.411ns (87.219%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          1.721    21.376    CPU/md_unit/multiply/AQ/d_flip_flop[53].dff/q_reg_6
    SLICE_X40Y105        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[53].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.502    22.963    CPU/md_unit/multiply/AQ/d_flip_flop[53].dff/clk_out1
    SLICE_X40Y105        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[53].dff/q_reg/C
                         clock pessimism             -0.509    22.455    
                         clock uncertainty           -0.087    22.367    
    SLICE_X40Y105        FDCE (Recov_fdce_C_CLR)     -0.613    21.754    CPU/md_unit/multiply/AQ/d_flip_flop[53].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.754    
                         arrival time                         -21.376    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        8.491ns  (logic 1.086ns (12.790%)  route 7.405ns (87.210%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 22.964 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          1.716    21.370    CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg_1
    SLICE_X39Y102        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.503    22.964    CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/clk_out1
    SLICE_X39Y102        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg/C
                         clock pessimism             -0.509    22.456    
                         clock uncertainty           -0.087    22.368    
    SLICE_X39Y102        FDCE (Recov_fdce_C_CLR)     -0.613    21.755    CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.755    
                         arrival time                         -21.370    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        8.477ns  (logic 1.086ns (12.812%)  route 7.391ns (87.188%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 22.964 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          1.701    21.355    CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg_3
    SLICE_X40Y101        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.503    22.964    CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/clk_out1
    SLICE_X40Y101        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg/C
                         clock pessimism             -0.509    22.456    
                         clock uncertainty           -0.087    22.368    
    SLICE_X40Y101        FDCE (Recov_fdce_C_CLR)     -0.613    21.755    CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.755    
                         arrival time                         -21.355    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        8.474ns  (logic 1.086ns (12.815%)  route 7.388ns (87.185%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 22.964 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          1.699    21.353    CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg_4
    SLICE_X41Y100        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.503    22.964    CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/clk_out1
    SLICE_X41Y100        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg/C
                         clock pessimism             -0.509    22.456    
                         clock uncertainty           -0.087    22.368    
    SLICE_X41Y100        FDCE (Recov_fdce_C_CLR)     -0.613    21.755    CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.755    
                         arrival time                         -21.353    
  -------------------------------------------------------------------
                         slack                                  0.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.201ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.912ns  (logic 0.210ns (23.034%)  route 0.702ns (76.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.498    13.607    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X28Y112        LUT2 (Prop_lut2_I0_O)        0.046    13.653 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=64, routed)          0.203    13.856    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg_3
    SLICE_X33Y108        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.835    -0.317    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/clk_out1
    SLICE_X33Y108        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/C
                         clock pessimism              0.040    -0.277    
                         clock uncertainty            0.087    -0.190    
    SLICE_X33Y108        FDCE (Remov_fdce_C_CLR)     -0.154    -0.344    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          13.856    
  -------------------------------------------------------------------
                         slack                                 14.201    

Slack (MET) :             14.271ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.981ns  (logic 0.210ns (21.415%)  route 0.771ns (78.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.498    13.607    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X28Y112        LUT2 (Prop_lut2_I0_O)        0.046    13.653 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=64, routed)          0.272    13.925    CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg_3
    SLICE_X37Y110        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.833    -0.319    CPU/md_unit/divide/AQ/d_flip_flop[25].dff/clk_out1
    SLICE_X37Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg/C
                         clock pessimism              0.040    -0.279    
                         clock uncertainty            0.087    -0.192    
    SLICE_X37Y110        FDCE (Remov_fdce_C_CLR)     -0.154    -0.346    CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          13.925    
  -------------------------------------------------------------------
                         slack                                 14.271    

Slack (MET) :             14.271ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[26].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        0.981ns  (logic 0.210ns (21.415%)  route 0.771ns (78.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.498    13.607    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X28Y112        LUT2 (Prop_lut2_I0_O)        0.046    13.653 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=64, routed)          0.272    13.925    CPU/md_unit/divide/AQ/d_flip_flop[26].dff/q_reg_4
    SLICE_X37Y110        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[26].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.833    -0.319    CPU/md_unit/divide/AQ/d_flip_flop[26].dff/clk_out1
    SLICE_X37Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[26].dff/q_reg/C
                         clock pessimism              0.040    -0.279    
                         clock uncertainty            0.087    -0.192    
    SLICE_X37Y110        FDCE (Remov_fdce_C_CLR)     -0.154    -0.346    CPU/md_unit/divide/AQ/d_flip_flop[26].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          13.925    
  -------------------------------------------------------------------
                         slack                                 14.271    

Slack (MET) :             14.290ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.003ns  (logic 0.210ns (20.939%)  route 0.793ns (79.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.498    13.607    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X28Y112        LUT2 (Prop_lut2_I0_O)        0.046    13.653 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=64, routed)          0.295    13.948    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_5
    SLICE_X33Y102        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.837    -0.315    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/clk_out1
    SLICE_X33Y102        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg/C
                         clock pessimism              0.040    -0.275    
                         clock uncertainty            0.087    -0.188    
    SLICE_X33Y102        FDCE (Remov_fdce_C_CLR)     -0.154    -0.342    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          13.948    
  -------------------------------------------------------------------
                         slack                                 14.290    

Slack (MET) :             14.290ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.003ns  (logic 0.210ns (20.939%)  route 0.793ns (79.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.498    13.607    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X28Y112        LUT2 (Prop_lut2_I0_O)        0.046    13.653 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=64, routed)          0.295    13.948    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_reg_5
    SLICE_X33Y102        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.837    -0.315    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/clk_out1
    SLICE_X33Y102        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_reg/C
                         clock pessimism              0.040    -0.275    
                         clock uncertainty            0.087    -0.188    
    SLICE_X33Y102        FDCE (Remov_fdce_C_CLR)     -0.154    -0.342    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          13.948    
  -------------------------------------------------------------------
                         slack                                 14.290    

Slack (MET) :             14.294ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.007ns  (logic 0.210ns (20.849%)  route 0.797ns (79.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.498    13.607    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X28Y112        LUT2 (Prop_lut2_I0_O)        0.046    13.653 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=64, routed)          0.299    13.952    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_5
    SLICE_X32Y102        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.837    -0.315    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/clk_out1
    SLICE_X32Y102        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg/C
                         clock pessimism              0.040    -0.275    
                         clock uncertainty            0.087    -0.188    
    SLICE_X32Y102        FDCE (Remov_fdce_C_CLR)     -0.154    -0.342    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          13.952    
  -------------------------------------------------------------------
                         slack                                 14.294    

Slack (MET) :             14.324ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.028ns  (logic 0.209ns (20.339%)  route 0.819ns (79.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.548    13.657    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X28Y110        LUT2 (Prop_lut2_I1_O)        0.045    13.702 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          0.270    13.972    CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg_1
    SLICE_X32Y112        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.832    -0.320    CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/clk_out1
    SLICE_X32Y112        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg/C
                         clock pessimism              0.040    -0.280    
                         clock uncertainty            0.087    -0.193    
    SLICE_X32Y112        FDCE (Remov_fdce_C_CLR)     -0.159    -0.352    CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          13.972    
  -------------------------------------------------------------------
                         slack                                 14.324    

Slack (MET) :             14.324ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.028ns  (logic 0.209ns (20.339%)  route 0.819ns (79.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.548    13.657    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X28Y110        LUT2 (Prop_lut2_I1_O)        0.045    13.702 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          0.270    13.972    CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg_1
    SLICE_X32Y112        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.832    -0.320    CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/clk_out1
    SLICE_X32Y112        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg/C
                         clock pessimism              0.040    -0.280    
                         clock uncertainty            0.087    -0.193    
    SLICE_X32Y112        FDCE (Remov_fdce_C_CLR)     -0.159    -0.352    CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          13.972    
  -------------------------------------------------------------------
                         slack                                 14.324    

Slack (MET) :             14.329ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[14].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.066ns  (logic 0.210ns (19.697%)  route 0.856ns (80.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.498    13.607    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X28Y112        LUT2 (Prop_lut2_I0_O)        0.046    13.653 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=64, routed)          0.358    14.011    CPU/md_unit/divide/AQ/d_flip_flop[14].dff/q_reg_2
    SLICE_X34Y101        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[14].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.836    -0.316    CPU/md_unit/divide/AQ/d_flip_flop[14].dff/clk_out1
    SLICE_X34Y101        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[14].dff/q_reg/C
                         clock pessimism              0.040    -0.276    
                         clock uncertainty            0.087    -0.189    
    SLICE_X34Y101        FDCE (Remov_fdce_C_CLR)     -0.129    -0.318    CPU/md_unit/divide/AQ/d_flip_flop[14].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          14.011    
  -------------------------------------------------------------------
                         slack                                 14.329    

Slack (MET) :             14.347ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[22].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@12.500ns)
  Data Path Delay:        1.053ns  (logic 0.209ns (19.839%)  route 0.844ns (80.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.548    13.657    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X28Y110        LUT2 (Prop_lut2_I1_O)        0.045    13.702 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          0.296    13.998    CPU/md_unit/multiply/AQ/d_flip_flop[22].dff/q_reg_1
    SLICE_X33Y109        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[22].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.835    -0.317    CPU/md_unit/multiply/AQ/d_flip_flop[22].dff/clk_out1
    SLICE_X33Y109        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[22].dff/q_reg/C
                         clock pessimism              0.040    -0.277    
                         clock uncertainty            0.087    -0.190    
    SLICE_X33Y109        FDCE (Remov_fdce_C_CLR)     -0.159    -0.349    CPU/md_unit/multiply/AQ/d_flip_flop[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          13.998    
  -------------------------------------------------------------------
                         slack                                 14.347    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[46].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        8.806ns  (logic 1.086ns (12.332%)  route 7.720ns (87.668%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns = ( 22.961 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          2.031    21.685    CPU/md_unit/multiply/AQ/d_flip_flop[46].dff/q_reg_2
    SLICE_X42Y100        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[46].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.500    22.961    CPU/md_unit/multiply/AQ/d_flip_flop[46].dff/clk_out1
    SLICE_X42Y100        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[46].dff/q_reg/C
                         clock pessimism             -0.509    22.453    
                         clock uncertainty           -0.085    22.368    
    SLICE_X42Y100        FDCE (Recov_fdce_C_CLR)     -0.527    21.841    CPU/md_unit/multiply/AQ/d_flip_flop[46].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.841    
                         arrival time                         -21.685    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[56].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        8.643ns  (logic 1.086ns (12.565%)  route 7.557ns (87.435%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          1.867    21.521    CPU/md_unit/multiply/AQ/d_flip_flop[56].dff/q_reg_2
    SLICE_X40Y106        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[56].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.502    22.963    CPU/md_unit/multiply/AQ/d_flip_flop[56].dff/clk_out1
    SLICE_X40Y106        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[56].dff/q_reg/C
                         clock pessimism             -0.509    22.455    
                         clock uncertainty           -0.085    22.370    
    SLICE_X40Y106        FDCE (Recov_fdce_C_CLR)     -0.613    21.757    CPU/md_unit/multiply/AQ/d_flip_flop[56].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.757    
                         arrival time                         -21.521    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[60].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        8.643ns  (logic 1.086ns (12.565%)  route 7.557ns (87.435%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          1.867    21.521    CPU/md_unit/multiply/AQ/d_flip_flop[60].dff/q_reg_3
    SLICE_X40Y106        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[60].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.502    22.963    CPU/md_unit/multiply/AQ/d_flip_flop[60].dff/clk_out1
    SLICE_X40Y106        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[60].dff/q_reg/C
                         clock pessimism             -0.509    22.455    
                         clock uncertainty           -0.085    22.370    
    SLICE_X40Y106        FDCE (Recov_fdce_C_CLR)     -0.613    21.757    CPU/md_unit/multiply/AQ/d_flip_flop[60].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.757    
                         arrival time                         -21.521    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        8.639ns  (logic 1.086ns (12.572%)  route 7.553ns (87.428%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          1.863    21.517    CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg_4
    SLICE_X41Y106        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.502    22.963    CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/clk_out1
    SLICE_X41Y106        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg/C
                         clock pessimism             -0.509    22.455    
                         clock uncertainty           -0.085    22.370    
    SLICE_X41Y106        FDCE (Recov_fdce_C_CLR)     -0.613    21.757    CPU/md_unit/multiply/AQ/d_flip_flop[54].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.757    
                         arrival time                         -21.517    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        8.600ns  (logic 1.086ns (12.627%)  route 7.514ns (87.373%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.040ns = ( 22.960 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          1.825    21.479    CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg_1
    SLICE_X43Y105        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.499    22.960    CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/clk_out1
    SLICE_X43Y105        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg/C
                         clock pessimism             -0.509    22.452    
                         clock uncertainty           -0.085    22.367    
    SLICE_X43Y105        FDCE (Recov_fdce_C_CLR)     -0.613    21.754    CPU/md_unit/multiply/AQ/d_flip_flop[49].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.754    
                         arrival time                         -21.479    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        8.542ns  (logic 1.086ns (12.713%)  route 7.456ns (87.287%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 22.964 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          1.767    21.421    CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X39Y101        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.503    22.964    CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/clk_out1
    SLICE_X39Y101        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg/C
                         clock pessimism             -0.509    22.456    
                         clock uncertainty           -0.085    22.371    
    SLICE_X39Y101        FDCE (Recov_fdce_C_CLR)     -0.613    21.758    CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.758    
                         arrival time                         -21.421    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[53].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        8.497ns  (logic 1.086ns (12.781%)  route 7.411ns (87.219%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.037ns = ( 22.963 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          1.721    21.376    CPU/md_unit/multiply/AQ/d_flip_flop[53].dff/q_reg_6
    SLICE_X40Y105        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[53].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.502    22.963    CPU/md_unit/multiply/AQ/d_flip_flop[53].dff/clk_out1
    SLICE_X40Y105        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[53].dff/q_reg/C
                         clock pessimism             -0.509    22.455    
                         clock uncertainty           -0.085    22.370    
    SLICE_X40Y105        FDCE (Recov_fdce_C_CLR)     -0.613    21.757    CPU/md_unit/multiply/AQ/d_flip_flop[53].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.757    
                         arrival time                         -21.376    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        8.491ns  (logic 1.086ns (12.790%)  route 7.405ns (87.210%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 22.964 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          1.716    21.370    CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg_1
    SLICE_X39Y102        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.503    22.964    CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/clk_out1
    SLICE_X39Y102        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg/C
                         clock pessimism             -0.509    22.456    
                         clock uncertainty           -0.085    22.371    
    SLICE_X39Y102        FDCE (Recov_fdce_C_CLR)     -0.613    21.758    CPU/md_unit/multiply/AQ/d_flip_flop[36].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.758    
                         arrival time                         -21.370    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        8.477ns  (logic 1.086ns (12.812%)  route 7.391ns (87.188%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 22.964 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          1.701    21.355    CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg_3
    SLICE_X40Y101        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.503    22.964    CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/clk_out1
    SLICE_X40Y101        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg/C
                         clock pessimism             -0.509    22.456    
                         clock uncertainty           -0.085    22.371    
    SLICE_X40Y101        FDCE (Recov_fdce_C_CLR)     -0.613    21.758    CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.758    
                         arrival time                         -21.355    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[27].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        8.474ns  (logic 1.086ns (12.815%)  route 7.388ns (87.185%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -2.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 22.964 - 25.000 ) 
    Source Clock Delay      (SCD):    0.379ns = ( 12.879 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    15.235    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     6.644 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     8.357    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.453 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.784    10.236    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    10.360 r  q_reg_i_6/O
                         net (fo=1, routed)           0.720    11.081    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    11.177 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.702    12.879    CPU/dx_insn/dffe_gen[27].dff/clk0
    SLICE_X7Y116         FDCE                                         r  CPU/dx_insn/dffe_gen[27].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.456    13.335 r  CPU/dx_insn/dffe_gen[27].dff/q_reg/Q
                         net (fo=39, routed)          2.064    15.398    CPU/dx_insn/dffe_gen[27].dff/DX_insn[0]
    SLICE_X7Y107         LUT2 (Prop_lut2_I0_O)        0.152    15.550 f  CPU/dx_insn/dffe_gen[27].dff/q_i_3__141/O
                         net (fo=1, routed)           0.154    15.704    CPU/dx_insn/dffe_gen[4].dff/q_reg_6
    SLICE_X7Y107         LUT6 (Prop_lut6_I1_O)        0.326    16.030 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__184/O
                         net (fo=78, routed)          3.472    19.502    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X28Y110        LUT2 (Prop_lut2_I0_O)        0.152    19.654 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          1.699    21.353    CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg_4
    SLICE_X41Y100        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    25.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.503    22.964    CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/clk_out1
    SLICE_X41Y100        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg/C
                         clock pessimism             -0.509    22.456    
                         clock uncertainty           -0.085    22.371    
    SLICE_X41Y100        FDCE (Recov_fdce_C_CLR)     -0.613    21.758    CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg
  -------------------------------------------------------------------
                         required time                         21.758    
                         arrival time                         -21.353    
  -------------------------------------------------------------------
                         slack                                  0.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.203ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.912ns  (logic 0.210ns (23.034%)  route 0.702ns (76.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.498    13.607    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X28Y112        LUT2 (Prop_lut2_I0_O)        0.046    13.653 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=64, routed)          0.203    13.856    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg_3
    SLICE_X33Y108        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.835    -0.317    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/clk_out1
    SLICE_X33Y108        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg/C
                         clock pessimism              0.040    -0.277    
                         clock uncertainty            0.085    -0.193    
    SLICE_X33Y108        FDCE (Remov_fdce_C_CLR)     -0.154    -0.347    CPU/md_unit/divide/AQ/d_flip_flop[55].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          13.856    
  -------------------------------------------------------------------
                         slack                                 14.203    

Slack (MET) :             14.274ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.981ns  (logic 0.210ns (21.415%)  route 0.771ns (78.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.498    13.607    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X28Y112        LUT2 (Prop_lut2_I0_O)        0.046    13.653 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=64, routed)          0.272    13.925    CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg_3
    SLICE_X37Y110        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.833    -0.319    CPU/md_unit/divide/AQ/d_flip_flop[25].dff/clk_out1
    SLICE_X37Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg/C
                         clock pessimism              0.040    -0.279    
                         clock uncertainty            0.085    -0.195    
    SLICE_X37Y110        FDCE (Remov_fdce_C_CLR)     -0.154    -0.349    CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          13.925    
  -------------------------------------------------------------------
                         slack                                 14.274    

Slack (MET) :             14.274ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[26].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        0.981ns  (logic 0.210ns (21.415%)  route 0.771ns (78.585%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.498    13.607    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X28Y112        LUT2 (Prop_lut2_I0_O)        0.046    13.653 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=64, routed)          0.272    13.925    CPU/md_unit/divide/AQ/d_flip_flop[26].dff/q_reg_4
    SLICE_X37Y110        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[26].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.833    -0.319    CPU/md_unit/divide/AQ/d_flip_flop[26].dff/clk_out1
    SLICE_X37Y110        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[26].dff/q_reg/C
                         clock pessimism              0.040    -0.279    
                         clock uncertainty            0.085    -0.195    
    SLICE_X37Y110        FDCE (Remov_fdce_C_CLR)     -0.154    -0.349    CPU/md_unit/divide/AQ/d_flip_flop[26].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          13.925    
  -------------------------------------------------------------------
                         slack                                 14.274    

Slack (MET) :             14.292ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        1.003ns  (logic 0.210ns (20.939%)  route 0.793ns (79.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.498    13.607    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X28Y112        LUT2 (Prop_lut2_I0_O)        0.046    13.653 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=64, routed)          0.295    13.948    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_5
    SLICE_X33Y102        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.837    -0.315    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/clk_out1
    SLICE_X33Y102        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg/C
                         clock pessimism              0.040    -0.275    
                         clock uncertainty            0.085    -0.191    
    SLICE_X33Y102        FDCE (Remov_fdce_C_CLR)     -0.154    -0.345    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          13.948    
  -------------------------------------------------------------------
                         slack                                 14.292    

Slack (MET) :             14.292ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        1.003ns  (logic 0.210ns (20.939%)  route 0.793ns (79.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.498    13.607    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X28Y112        LUT2 (Prop_lut2_I0_O)        0.046    13.653 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=64, routed)          0.295    13.948    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_reg_5
    SLICE_X33Y102        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.837    -0.315    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/clk_out1
    SLICE_X33Y102        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_reg/C
                         clock pessimism              0.040    -0.275    
                         clock uncertainty            0.085    -0.191    
    SLICE_X33Y102        FDCE (Remov_fdce_C_CLR)     -0.154    -0.345    CPU/md_unit/divide/AQ/d_flip_flop[44].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          13.948    
  -------------------------------------------------------------------
                         slack                                 14.292    

Slack (MET) :             14.297ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        1.007ns  (logic 0.210ns (20.849%)  route 0.797ns (79.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.498    13.607    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X28Y112        LUT2 (Prop_lut2_I0_O)        0.046    13.653 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=64, routed)          0.299    13.952    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg_5
    SLICE_X32Y102        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.837    -0.315    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/clk_out1
    SLICE_X32Y102        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg/C
                         clock pessimism              0.040    -0.275    
                         clock uncertainty            0.085    -0.191    
    SLICE_X32Y102        FDCE (Remov_fdce_C_CLR)     -0.154    -0.345    CPU/md_unit/divide/AQ/d_flip_flop[45].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          13.952    
  -------------------------------------------------------------------
                         slack                                 14.297    

Slack (MET) :             14.327ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        1.028ns  (logic 0.209ns (20.339%)  route 0.819ns (79.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.548    13.657    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X28Y110        LUT2 (Prop_lut2_I1_O)        0.045    13.702 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          0.270    13.972    CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg_1
    SLICE_X32Y112        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.832    -0.320    CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/clk_out1
    SLICE_X32Y112        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg/C
                         clock pessimism              0.040    -0.280    
                         clock uncertainty            0.085    -0.196    
    SLICE_X32Y112        FDCE (Remov_fdce_C_CLR)     -0.159    -0.355    CPU/md_unit/multiply/AQ/d_flip_flop[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          13.972    
  -------------------------------------------------------------------
                         slack                                 14.327    

Slack (MET) :             14.327ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        1.028ns  (logic 0.209ns (20.339%)  route 0.819ns (79.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.548    13.657    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X28Y110        LUT2 (Prop_lut2_I1_O)        0.045    13.702 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          0.270    13.972    CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg_1
    SLICE_X32Y112        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.832    -0.320    CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/clk_out1
    SLICE_X32Y112        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg/C
                         clock pessimism              0.040    -0.280    
                         clock uncertainty            0.085    -0.196    
    SLICE_X32Y112        FDCE (Remov_fdce_C_CLR)     -0.159    -0.355    CPU/md_unit/multiply/AQ/d_flip_flop[27].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          13.972    
  -------------------------------------------------------------------
                         slack                                 14.327    

Slack (MET) :             14.332ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[14].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        1.066ns  (logic 0.210ns (19.697%)  route 0.856ns (80.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.498    13.607    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X28Y112        LUT2 (Prop_lut2_I0_O)        0.046    13.653 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__259/O
                         net (fo=64, routed)          0.358    14.011    CPU/md_unit/divide/AQ/d_flip_flop[14].dff/q_reg_2
    SLICE_X34Y101        FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[14].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.836    -0.316    CPU/md_unit/divide/AQ/d_flip_flop[14].dff/clk_out1
    SLICE_X34Y101        FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[14].dff/q_reg/C
                         clock pessimism              0.040    -0.276    
                         clock uncertainty            0.085    -0.192    
    SLICE_X34Y101        FDCE (Remov_fdce_C_CLR)     -0.129    -0.321    CPU/md_unit/divide/AQ/d_flip_flop[14].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          14.011    
  -------------------------------------------------------------------
                         slack                                 14.332    

Slack (MET) :             14.350ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[22].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        1.053ns  (logic 0.209ns (19.839%)  route 0.844ns (80.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    0.445ns = ( 12.945 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    10.848 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    11.362    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.388 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.625    12.013    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.058 r  q_reg_i_6/O
                         net (fo=1, routed)           0.266    12.324    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.350 r  q_reg_i_2__79/O
                         net (fo=496, routed)         0.595    12.945    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X6Y114         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164    13.109 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.548    13.657    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X28Y110        LUT2 (Prop_lut2_I1_O)        0.045    13.702 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__258/O
                         net (fo=64, routed)          0.296    13.998    CPU/md_unit/multiply/AQ/d_flip_flop[22].dff/q_reg_1
    SLICE_X33Y109        FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[22].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.835    -0.317    CPU/md_unit/multiply/AQ/d_flip_flop[22].dff/clk_out1
    SLICE_X33Y109        FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[22].dff/q_reg/C
                         clock pessimism              0.040    -0.277    
                         clock uncertainty            0.085    -0.193    
    SLICE_X33Y109        FDCE (Remov_fdce_C_CLR)     -0.159    -0.352    CPU/md_unit/multiply/AQ/d_flip_flop[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          13.998    
  -------------------------------------------------------------------
                         slack                                 14.350    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.480ns  (logic 4.072ns (54.443%)  route 3.407ns (45.557%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.647    -2.400    clock40mhz
    SLICE_X8Y98          FDRE                                         r  LED_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.518    -1.882 r  LED_reg[13]/Q
                         net (fo=1, routed)           3.407     1.526    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554     5.080 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.080    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.451ns  (logic 4.088ns (54.871%)  route 3.363ns (45.129%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.647    -2.400    clock40mhz
    SLICE_X8Y98          FDRE                                         r  LED_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.518    -1.882 r  LED_reg[14]/Q
                         net (fo=1, routed)           3.363     1.481    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570     5.051 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.051    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.433ns  (logic 4.070ns (54.764%)  route 3.362ns (45.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.646    -2.401    clock40mhz
    SLICE_X8Y95          FDRE                                         r  LED_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDRE (Prop_fdre_C_Q)         0.518    -1.883 r  LED_reg[10]/Q
                         net (fo=1, routed)           3.362     1.480    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552     5.032 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.032    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.147ns  (logic 4.070ns (56.946%)  route 3.077ns (43.054%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.725    -2.322    clock40mhz
    SLICE_X6Y97          FDRE                                         r  LED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDRE (Prop_fdre_C_Q)         0.518    -1.804 r  LED_reg[5]/Q
                         net (fo=1, routed)           3.077     1.273    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552     4.825 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.825    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.988ns  (logic 4.025ns (57.598%)  route 2.963ns (42.402%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.724    -2.323    clock40mhz
    SLICE_X7Y93          FDRE                                         r  LED_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.456    -1.867 r  LED_reg[15]/Q
                         net (fo=1, routed)           2.963     1.096    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569     4.665 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.665    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.009ns  (logic 4.072ns (58.097%)  route 2.937ns (41.903%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.648    -2.399    clock40mhz
    SLICE_X10Y97         FDRE                                         r  LED_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.518    -1.881 r  LED_reg[9]/Q
                         net (fo=1, routed)           2.937     1.056    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554     4.611 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.611    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.931ns  (logic 4.070ns (58.719%)  route 2.861ns (41.281%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.647    -2.400    clock40mhz
    SLICE_X8Y98          FDRE                                         r  LED_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.518    -1.882 r  LED_reg[12]/Q
                         net (fo=1, routed)           2.861     0.979    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552     4.531 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.531    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.900ns  (logic 4.066ns (58.921%)  route 2.834ns (41.079%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.648    -2.399    clock40mhz
    SLICE_X10Y97         FDRE                                         r  LED_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.518    -1.881 r  LED_reg[8]/Q
                         net (fo=1, routed)           2.834     0.954    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548     4.501 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.501    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.841ns  (logic 4.011ns (58.636%)  route 2.830ns (41.364%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.646    -2.401    clock40mhz
    SLICE_X9Y95          FDRE                                         r  LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.456    -1.945 r  LED_reg[6]/Q
                         net (fo=1, routed)           2.830     0.885    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555     4.440 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.440    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.822ns  (logic 4.073ns (59.709%)  route 2.749ns (40.291%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.648    -2.399    clock40mhz
    SLICE_X10Y97         FDRE                                         r  LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.518    -1.881 r  LED_reg[7]/Q
                         net (fo=1, routed)           2.749     0.868    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555     4.423 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.423    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.752ns  (logic 1.377ns (78.583%)  route 0.375ns (21.417%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.598    -0.514    clock40mhz
    SLICE_X7Y101         FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  LED_reg[1]/Q
                         net (fo=1, routed)           0.375     0.002    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.238 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.238    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.362ns (73.564%)  route 0.490ns (26.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.597    -0.515    clock40mhz
    SLICE_X7Y103         FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  LED_reg[0]/Q
                         net (fo=1, routed)           0.490     0.115    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.337 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.337    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.870ns  (logic 1.392ns (74.431%)  route 0.478ns (25.569%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.603    -0.509    clock40mhz
    SLICE_X7Y93          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  LED_reg[3]/Q
                         net (fo=1, routed)           0.478     0.110    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     1.361 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.361    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 1.394ns (73.207%)  route 0.510ns (26.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.597    -0.515    clock40mhz
    SLICE_X7Y103         FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  LED_reg[2]/Q
                         net (fo=1, routed)           0.510     0.136    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     1.389 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.389    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.978ns  (logic 1.393ns (70.447%)  route 0.585ns (29.553%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.575    -0.537    clock40mhz
    SLICE_X9Y95          FDRE                                         r  LED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  LED_reg[4]/Q
                         net (fo=1, routed)           0.585     0.188    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     1.441 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.441    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.177ns  (logic 1.396ns (64.123%)  route 0.781ns (35.877%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.576    -0.536    clock40mhz
    SLICE_X8Y98          FDRE                                         r  LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  LED_reg[11]/Q
                         net (fo=1, routed)           0.781     0.409    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.641 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.641    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.237ns  (logic 1.420ns (63.487%)  route 0.817ns (36.513%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.576    -0.536    clock40mhz
    SLICE_X10Y97         FDRE                                         r  LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  LED_reg[7]/Q
                         net (fo=1, routed)           0.817     0.444    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     1.700 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.700    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.274ns  (logic 1.397ns (61.413%)  route 0.878ns (38.587%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.575    -0.537    clock40mhz
    SLICE_X9Y95          FDRE                                         r  LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  LED_reg[6]/Q
                         net (fo=1, routed)           0.878     0.481    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     1.737 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.737    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.317ns  (logic 1.412ns (60.959%)  route 0.904ns (39.041%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.576    -0.536    clock40mhz
    SLICE_X10Y97         FDRE                                         r  LED_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  LED_reg[8]/Q
                         net (fo=1, routed)           0.904     0.532    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     1.781 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.781    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.304ns  (logic 1.410ns (61.206%)  route 0.894ns (38.794%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.603    -0.509    clock40mhz
    SLICE_X7Y93          FDRE                                         r  LED_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  LED_reg[15]/Q
                         net (fo=1, routed)           0.894     0.526    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.795 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.795    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.480ns  (logic 4.072ns (54.443%)  route 3.407ns (45.557%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.647    -2.400    clock40mhz
    SLICE_X8Y98          FDRE                                         r  LED_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.518    -1.882 r  LED_reg[13]/Q
                         net (fo=1, routed)           3.407     1.526    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554     5.080 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.080    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.451ns  (logic 4.088ns (54.871%)  route 3.363ns (45.129%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.647    -2.400    clock40mhz
    SLICE_X8Y98          FDRE                                         r  LED_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.518    -1.882 r  LED_reg[14]/Q
                         net (fo=1, routed)           3.363     1.481    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570     5.051 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.051    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.433ns  (logic 4.070ns (54.764%)  route 3.362ns (45.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.646    -2.401    clock40mhz
    SLICE_X8Y95          FDRE                                         r  LED_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDRE (Prop_fdre_C_Q)         0.518    -1.883 r  LED_reg[10]/Q
                         net (fo=1, routed)           3.362     1.480    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552     5.032 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.032    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.147ns  (logic 4.070ns (56.946%)  route 3.077ns (43.054%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.725    -2.322    clock40mhz
    SLICE_X6Y97          FDRE                                         r  LED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDRE (Prop_fdre_C_Q)         0.518    -1.804 r  LED_reg[5]/Q
                         net (fo=1, routed)           3.077     1.273    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552     4.825 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.825    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.988ns  (logic 4.025ns (57.598%)  route 2.963ns (42.402%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.724    -2.323    clock40mhz
    SLICE_X7Y93          FDRE                                         r  LED_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.456    -1.867 r  LED_reg[15]/Q
                         net (fo=1, routed)           2.963     1.096    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569     4.665 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.665    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.009ns  (logic 4.072ns (58.097%)  route 2.937ns (41.903%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.648    -2.399    clock40mhz
    SLICE_X10Y97         FDRE                                         r  LED_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.518    -1.881 r  LED_reg[9]/Q
                         net (fo=1, routed)           2.937     1.056    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554     4.611 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.611    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.931ns  (logic 4.070ns (58.719%)  route 2.861ns (41.281%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.647    -2.400    clock40mhz
    SLICE_X8Y98          FDRE                                         r  LED_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.518    -1.882 r  LED_reg[12]/Q
                         net (fo=1, routed)           2.861     0.979    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552     4.531 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.531    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.900ns  (logic 4.066ns (58.921%)  route 2.834ns (41.079%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.648    -2.399    clock40mhz
    SLICE_X10Y97         FDRE                                         r  LED_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.518    -1.881 r  LED_reg[8]/Q
                         net (fo=1, routed)           2.834     0.954    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548     4.501 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.501    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.841ns  (logic 4.011ns (58.636%)  route 2.830ns (41.364%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.646    -2.401    clock40mhz
    SLICE_X9Y95          FDRE                                         r  LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.456    -1.945 r  LED_reg[6]/Q
                         net (fo=1, routed)           2.830     0.885    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555     4.440 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.440    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.822ns  (logic 4.073ns (59.709%)  route 2.749ns (40.291%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.648    -2.399    clock40mhz
    SLICE_X10Y97         FDRE                                         r  LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.518    -1.881 r  LED_reg[7]/Q
                         net (fo=1, routed)           2.749     0.868    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555     4.423 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.423    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.752ns  (logic 1.377ns (78.583%)  route 0.375ns (21.417%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.598    -0.514    clock40mhz
    SLICE_X7Y101         FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  LED_reg[1]/Q
                         net (fo=1, routed)           0.375     0.002    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.238 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.238    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.362ns (73.564%)  route 0.490ns (26.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.597    -0.515    clock40mhz
    SLICE_X7Y103         FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  LED_reg[0]/Q
                         net (fo=1, routed)           0.490     0.115    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.337 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.337    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.870ns  (logic 1.392ns (74.431%)  route 0.478ns (25.569%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.603    -0.509    clock40mhz
    SLICE_X7Y93          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  LED_reg[3]/Q
                         net (fo=1, routed)           0.478     0.110    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     1.361 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.361    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.905ns  (logic 1.394ns (73.207%)  route 0.510ns (26.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.597    -0.515    clock40mhz
    SLICE_X7Y103         FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  LED_reg[2]/Q
                         net (fo=1, routed)           0.510     0.136    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     1.389 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.389    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.978ns  (logic 1.393ns (70.447%)  route 0.585ns (29.553%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.575    -0.537    clock40mhz
    SLICE_X9Y95          FDRE                                         r  LED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  LED_reg[4]/Q
                         net (fo=1, routed)           0.585     0.188    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     1.441 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.441    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.177ns  (logic 1.396ns (64.123%)  route 0.781ns (35.877%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.576    -0.536    clock40mhz
    SLICE_X8Y98          FDRE                                         r  LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  LED_reg[11]/Q
                         net (fo=1, routed)           0.781     0.409    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.641 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.641    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.237ns  (logic 1.420ns (63.487%)  route 0.817ns (36.513%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.576    -0.536    clock40mhz
    SLICE_X10Y97         FDRE                                         r  LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  LED_reg[7]/Q
                         net (fo=1, routed)           0.817     0.444    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     1.700 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.700    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.274ns  (logic 1.397ns (61.413%)  route 0.878ns (38.587%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.575    -0.537    clock40mhz
    SLICE_X9Y95          FDRE                                         r  LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  LED_reg[6]/Q
                         net (fo=1, routed)           0.878     0.481    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     1.737 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.737    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.317ns  (logic 1.412ns (60.959%)  route 0.904ns (39.041%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.576    -0.536    clock40mhz
    SLICE_X10Y97         FDRE                                         r  LED_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.372 r  LED_reg[8]/Q
                         net (fo=1, routed)           0.904     0.532    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     1.781 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.781    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.304ns  (logic 1.410ns (61.206%)  route 0.894ns (38.794%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.603    -0.509    clock40mhz
    SLICE_X7Y93          FDRE                                         r  LED_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  LED_reg[15]/Q
                         net (fo=1, routed)           0.894     0.526    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.795 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.795    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.032ns  (logic 9.824ns (39.246%)  route 15.208ns (60.754%))
  Logic Levels:           21  (CARRY4=11 LUT2=1 LUT3=1 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632    -2.415    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456    -1.959 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943    -1.016    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124    -0.892 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.892    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.359 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.359    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.242 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.242    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.023 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669     0.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295     0.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000     0.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476     1.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301     2.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655     2.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000     3.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504     4.112    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.329     4.441 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          1.393     5.834    VGA_display/addr2[0]
    SLICE_X8Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.354 r  VGA_display/left_x0__3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.354    VGA_display/left_x0__3_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.573 r  VGA_display/left_x0__3_carry__0/O[0]
                         net (fo=7, routed)           1.127     7.699    VGA_display/Display/left_x0[4]
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.295     7.994 r  VGA_display/Display/isCardRegion2_carry_i_9/O
                         net (fo=4, routed)           0.842     8.836    VGA_display/Display/isCardRegion2_carry_i_9_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.124     8.960 r  VGA_display/Display/i__carry_i_1/O
                         net (fo=1, routed)           0.588     9.548    VGA_display/Display_n_52
    SLICE_X7Y92          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.933 r  VGA_display/isCardRegion2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.933    VGA_display/isCardRegion2_inferred__0/i__carry_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.204 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.030    11.234    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_1[0]
    SLICE_X10Y93         LUT6 (Prop_lut6_I2_O)        0.373    11.607 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.840    12.448    VGA_display/Display/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I4_O)        0.124    12.572 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.847    13.419    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X9Y90          LUT3 (Prop_lut3_I0_O)        0.154    13.573 r  VGA_display/Display/VGA_R_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.293    18.866    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.751    22.617 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.617    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.900ns  (logic 9.822ns (39.446%)  route 15.078ns (60.554%))
  Logic Levels:           21  (CARRY4=11 LUT2=1 LUT3=1 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632    -2.415    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456    -1.959 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943    -1.016    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124    -0.892 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.892    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.359 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.359    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.242 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.242    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.023 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669     0.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295     0.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000     0.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476     1.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301     2.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655     2.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000     3.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504     4.112    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.329     4.441 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          1.393     5.834    VGA_display/addr2[0]
    SLICE_X8Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.354 r  VGA_display/left_x0__3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.354    VGA_display/left_x0__3_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.573 r  VGA_display/left_x0__3_carry__0/O[0]
                         net (fo=7, routed)           1.127     7.699    VGA_display/Display/left_x0[4]
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.295     7.994 r  VGA_display/Display/isCardRegion2_carry_i_9/O
                         net (fo=4, routed)           0.842     8.836    VGA_display/Display/isCardRegion2_carry_i_9_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.124     8.960 r  VGA_display/Display/i__carry_i_1/O
                         net (fo=1, routed)           0.588     9.548    VGA_display/Display_n_52
    SLICE_X7Y92          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.933 r  VGA_display/isCardRegion2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.933    VGA_display/isCardRegion2_inferred__0/i__carry_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.204 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.030    11.234    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_1[0]
    SLICE_X10Y93         LUT6 (Prop_lut6_I2_O)        0.373    11.607 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.840    12.448    VGA_display/Display/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I4_O)        0.124    12.572 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.614    13.186    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X9Y90          LUT3 (Prop_lut3_I0_O)        0.150    13.336 r  VGA_display/Display/VGA_B_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.396    18.732    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.753    22.485 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.485    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.873ns  (logic 9.589ns (38.553%)  route 15.284ns (61.447%))
  Logic Levels:           21  (CARRY4=11 LUT2=1 LUT3=1 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632    -2.415    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456    -1.959 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943    -1.016    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124    -0.892 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.892    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.359 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.359    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.242 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.242    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.023 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669     0.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295     0.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000     0.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476     1.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301     2.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655     2.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000     3.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504     4.112    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.329     4.441 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          1.393     5.834    VGA_display/addr2[0]
    SLICE_X8Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.354 r  VGA_display/left_x0__3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.354    VGA_display/left_x0__3_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.573 r  VGA_display/left_x0__3_carry__0/O[0]
                         net (fo=7, routed)           1.127     7.699    VGA_display/Display/left_x0[4]
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.295     7.994 r  VGA_display/Display/isCardRegion2_carry_i_9/O
                         net (fo=4, routed)           0.842     8.836    VGA_display/Display/isCardRegion2_carry_i_9_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.124     8.960 r  VGA_display/Display/i__carry_i_1/O
                         net (fo=1, routed)           0.588     9.548    VGA_display/Display_n_52
    SLICE_X7Y92          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.933 r  VGA_display/isCardRegion2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.933    VGA_display/isCardRegion2_inferred__0/i__carry_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.204 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.030    11.234    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_1[0]
    SLICE_X10Y93         LUT6 (Prop_lut6_I2_O)        0.373    11.607 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.840    12.448    VGA_display/Display/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I4_O)        0.124    12.572 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.850    13.422    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y91          LUT3 (Prop_lut3_I0_O)        0.124    13.546 r  VGA_display/Display/VGA_G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.366    18.912    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    22.458 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.458    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.844ns  (logic 9.784ns (39.380%)  route 15.061ns (60.620%))
  Logic Levels:           21  (CARRY4=11 LUT2=1 LUT3=1 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632    -2.415    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456    -1.959 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943    -1.016    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124    -0.892 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.892    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.359 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.359    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.242 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.242    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.023 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669     0.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295     0.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000     0.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476     1.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301     2.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655     2.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000     3.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504     4.112    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.329     4.441 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          1.393     5.834    VGA_display/addr2[0]
    SLICE_X8Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.354 r  VGA_display/left_x0__3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.354    VGA_display/left_x0__3_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.573 r  VGA_display/left_x0__3_carry__0/O[0]
                         net (fo=7, routed)           1.127     7.699    VGA_display/Display/left_x0[4]
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.295     7.994 r  VGA_display/Display/isCardRegion2_carry_i_9/O
                         net (fo=4, routed)           0.842     8.836    VGA_display/Display/isCardRegion2_carry_i_9_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.124     8.960 r  VGA_display/Display/i__carry_i_1/O
                         net (fo=1, routed)           0.588     9.548    VGA_display/Display_n_52
    SLICE_X7Y92          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.933 r  VGA_display/isCardRegion2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.933    VGA_display/isCardRegion2_inferred__0/i__carry_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.204 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.030    11.234    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_1[0]
    SLICE_X10Y93         LUT6 (Prop_lut6_I2_O)        0.373    11.607 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.840    12.448    VGA_display/Display/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I4_O)        0.124    12.572 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.606    13.178    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y91          LUT3 (Prop_lut3_I0_O)        0.116    13.294 r  VGA_display/Display/VGA_G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.386    18.681    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.749    22.429 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.429    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.813ns  (logic 9.581ns (38.613%)  route 15.232ns (61.387%))
  Logic Levels:           21  (CARRY4=11 LUT2=1 LUT3=1 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632    -2.415    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456    -1.959 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943    -1.016    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124    -0.892 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.892    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.359 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.359    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.242 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.242    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.023 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669     0.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295     0.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000     0.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476     1.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301     2.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655     2.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000     3.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504     4.112    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.329     4.441 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          1.393     5.834    VGA_display/addr2[0]
    SLICE_X8Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.354 r  VGA_display/left_x0__3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.354    VGA_display/left_x0__3_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.573 r  VGA_display/left_x0__3_carry__0/O[0]
                         net (fo=7, routed)           1.127     7.699    VGA_display/Display/left_x0[4]
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.295     7.994 r  VGA_display/Display/isCardRegion2_carry_i_9/O
                         net (fo=4, routed)           0.842     8.836    VGA_display/Display/isCardRegion2_carry_i_9_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.124     8.960 r  VGA_display/Display/i__carry_i_1/O
                         net (fo=1, routed)           0.588     9.548    VGA_display/Display_n_52
    SLICE_X7Y92          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.933 r  VGA_display/isCardRegion2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.933    VGA_display/isCardRegion2_inferred__0/i__carry_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.204 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.030    11.234    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_1[0]
    SLICE_X10Y93         LUT6 (Prop_lut6_I2_O)        0.373    11.607 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.840    12.448    VGA_display/Display/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I4_O)        0.124    12.572 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.606    13.178    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y91          LUT3 (Prop_lut3_I0_O)        0.124    13.302 r  VGA_display/Display/VGA_G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.558    18.860    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    22.398 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.398    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.801ns  (logic 9.578ns (38.620%)  route 15.223ns (61.380%))
  Logic Levels:           21  (CARRY4=11 LUT2=1 LUT3=1 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632    -2.415    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456    -1.959 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943    -1.016    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124    -0.892 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.892    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.359 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.359    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.242 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.242    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.023 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669     0.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295     0.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000     0.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476     1.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301     2.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655     2.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000     3.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504     4.112    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.329     4.441 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          1.393     5.834    VGA_display/addr2[0]
    SLICE_X8Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.354 r  VGA_display/left_x0__3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.354    VGA_display/left_x0__3_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.573 r  VGA_display/left_x0__3_carry__0/O[0]
                         net (fo=7, routed)           1.127     7.699    VGA_display/Display/left_x0[4]
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.295     7.994 r  VGA_display/Display/isCardRegion2_carry_i_9/O
                         net (fo=4, routed)           0.842     8.836    VGA_display/Display/isCardRegion2_carry_i_9_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.124     8.960 r  VGA_display/Display/i__carry_i_1/O
                         net (fo=1, routed)           0.588     9.548    VGA_display/Display_n_52
    SLICE_X7Y92          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.933 r  VGA_display/isCardRegion2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.933    VGA_display/isCardRegion2_inferred__0/i__carry_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.204 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.030    11.234    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_1[0]
    SLICE_X10Y93         LUT6 (Prop_lut6_I2_O)        0.373    11.607 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.840    12.448    VGA_display/Display/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I4_O)        0.124    12.572 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.852    13.424    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X9Y90          LUT3 (Prop_lut3_I0_O)        0.124    13.548 r  VGA_display/Display/VGA_R_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.303    18.851    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    22.386 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.386    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.788ns  (logic 9.590ns (38.689%)  route 15.198ns (61.311%))
  Logic Levels:           21  (CARRY4=11 LUT2=1 LUT3=1 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632    -2.415    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456    -1.959 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943    -1.016    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124    -0.892 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.892    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.359 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.359    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.242 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.242    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.023 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669     0.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295     0.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000     0.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476     1.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301     2.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655     2.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000     3.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504     4.112    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.329     4.441 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          1.393     5.834    VGA_display/addr2[0]
    SLICE_X8Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.354 r  VGA_display/left_x0__3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.354    VGA_display/left_x0__3_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.573 r  VGA_display/left_x0__3_carry__0/O[0]
                         net (fo=7, routed)           1.127     7.699    VGA_display/Display/left_x0[4]
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.295     7.994 r  VGA_display/Display/isCardRegion2_carry_i_9/O
                         net (fo=4, routed)           0.842     8.836    VGA_display/Display/isCardRegion2_carry_i_9_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.124     8.960 r  VGA_display/Display/i__carry_i_1/O
                         net (fo=1, routed)           0.588     9.548    VGA_display/Display_n_52
    SLICE_X7Y92          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.933 r  VGA_display/isCardRegion2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.933    VGA_display/isCardRegion2_inferred__0/i__carry_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.204 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.030    11.234    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_1[0]
    SLICE_X10Y93         LUT6 (Prop_lut6_I2_O)        0.373    11.607 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.840    12.448    VGA_display/Display/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I4_O)        0.124    12.572 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.614    13.186    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X9Y90          LUT3 (Prop_lut3_I0_O)        0.124    13.310 r  VGA_display/Display/VGA_B_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.515    18.825    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    22.372 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.372    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.760ns  (logic 9.828ns (39.691%)  route 14.933ns (60.309%))
  Logic Levels:           21  (CARRY4=11 LUT2=1 LUT3=1 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632    -2.415    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456    -1.959 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943    -1.016    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124    -0.892 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.892    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.359 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.359    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.242 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.242    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.023 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669     0.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295     0.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000     0.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476     1.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301     2.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655     2.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000     3.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504     4.112    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.329     4.441 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          1.393     5.834    VGA_display/addr2[0]
    SLICE_X8Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.354 r  VGA_display/left_x0__3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.354    VGA_display/left_x0__3_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.573 r  VGA_display/left_x0__3_carry__0/O[0]
                         net (fo=7, routed)           1.127     7.699    VGA_display/Display/left_x0[4]
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.295     7.994 r  VGA_display/Display/isCardRegion2_carry_i_9/O
                         net (fo=4, routed)           0.842     8.836    VGA_display/Display/isCardRegion2_carry_i_9_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.124     8.960 r  VGA_display/Display/i__carry_i_1/O
                         net (fo=1, routed)           0.588     9.548    VGA_display/Display_n_52
    SLICE_X7Y92          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.933 r  VGA_display/isCardRegion2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.933    VGA_display/isCardRegion2_inferred__0/i__carry_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.204 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.030    11.234    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_1[0]
    SLICE_X10Y93         LUT6 (Prop_lut6_I2_O)        0.373    11.607 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.840    12.448    VGA_display/Display/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I4_O)        0.124    12.572 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.852    13.424    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X9Y90          LUT3 (Prop_lut3_I0_O)        0.149    13.573 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.012    18.586    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.760    22.345 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.345    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.707ns  (logic 9.839ns (39.824%)  route 14.868ns (60.176%))
  Logic Levels:           21  (CARRY4=11 LUT2=1 LUT3=1 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632    -2.415    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456    -1.959 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943    -1.016    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124    -0.892 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.892    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.359 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.359    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.242 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.242    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.023 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669     0.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295     0.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000     0.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476     1.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301     2.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655     2.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000     3.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504     4.112    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.329     4.441 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          1.393     5.834    VGA_display/addr2[0]
    SLICE_X8Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.354 r  VGA_display/left_x0__3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.354    VGA_display/left_x0__3_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.573 r  VGA_display/left_x0__3_carry__0/O[0]
                         net (fo=7, routed)           1.127     7.699    VGA_display/Display/left_x0[4]
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.295     7.994 r  VGA_display/Display/isCardRegion2_carry_i_9/O
                         net (fo=4, routed)           0.842     8.836    VGA_display/Display/isCardRegion2_carry_i_9_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.124     8.960 r  VGA_display/Display/i__carry_i_1/O
                         net (fo=1, routed)           0.588     9.548    VGA_display/Display_n_52
    SLICE_X7Y92          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.933 r  VGA_display/isCardRegion2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.933    VGA_display/isCardRegion2_inferred__0/i__carry_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.204 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.030    11.234    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_1[0]
    SLICE_X10Y93         LUT6 (Prop_lut6_I2_O)        0.373    11.607 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.840    12.448    VGA_display/Display/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I4_O)        0.124    12.572 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.850    13.422    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y91          LUT3 (Prop_lut3_I0_O)        0.150    13.572 r  VGA_display/Display/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.950    18.522    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.770    22.292 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.292    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.634ns  (logic 9.597ns (38.958%)  route 15.037ns (61.042%))
  Logic Levels:           21  (CARRY4=11 LUT2=1 LUT3=1 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632    -2.415    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456    -1.959 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943    -1.016    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124    -0.892 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.892    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.359 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.359    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.242 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.242    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.023 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669     0.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295     0.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000     0.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476     1.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301     2.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655     2.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000     3.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504     4.112    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.329     4.441 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          1.393     5.834    VGA_display/addr2[0]
    SLICE_X8Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.354 r  VGA_display/left_x0__3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.354    VGA_display/left_x0__3_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.573 r  VGA_display/left_x0__3_carry__0/O[0]
                         net (fo=7, routed)           1.127     7.699    VGA_display/Display/left_x0[4]
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.295     7.994 r  VGA_display/Display/isCardRegion2_carry_i_9/O
                         net (fo=4, routed)           0.842     8.836    VGA_display/Display/isCardRegion2_carry_i_9_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.124     8.960 r  VGA_display/Display/i__carry_i_1/O
                         net (fo=1, routed)           0.588     9.548    VGA_display/Display_n_52
    SLICE_X7Y92          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.933 r  VGA_display/isCardRegion2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.933    VGA_display/isCardRegion2_inferred__0/i__carry_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.204 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.030    11.234    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_1[0]
    SLICE_X10Y93         LUT6 (Prop_lut6_I2_O)        0.373    11.607 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.840    12.448    VGA_display/Display/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I4_O)        0.124    12.572 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.847    13.419    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X9Y90          LUT3 (Prop_lut3_I0_O)        0.124    13.543 r  VGA_display/Display/VGA_R_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.122    18.665    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    22.219 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.219    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.783ns  (logic 1.451ns (52.147%)  route 1.332ns (47.853%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.576    -0.536    VGA_display/Display/CLK
    SLICE_X11Y98         FDCE                                         r  VGA_display/Display/hPos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  VGA_display/Display/hPos_reg[4]/Q
                         net (fo=17, routed)          0.370    -0.025    VGA_display/Display/hPos_reg_n_0_[4]
    SLICE_X7Y101         LUT6 (Prop_lut6_I5_O)        0.045     0.020 r  VGA_display/Display/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.962     0.981    VGA_HS_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     2.246 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     2.246    VGA_HS
    B11                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/vPos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.798ns  (logic 1.475ns (52.701%)  route 1.324ns (47.299%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.575    -0.537    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  VGA_display/Display/vPos_reg[9]/Q
                         net (fo=4, routed)           0.213    -0.160    VGA_display/Display/vPos_reg_n_0_[9]
    SLICE_X10Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.115 r  VGA_display/Display/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.110     0.995    VGA_VS_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     2.261 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     2.261    VGA_VS
    B12                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/vPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.058ns  (logic 1.618ns (39.875%)  route 2.440ns (60.125%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.575    -0.537    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.373 f  VGA_display/Display/vPos_reg[6]/Q
                         net (fo=10, routed)          0.167    -0.206    VGA_display/Display/vPos_reg_n_0_[6]
    SLICE_X10Y93         LUT6 (Prop_lut6_I3_O)        0.045    -0.161 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.109    -0.052    VGA_display/Display/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I5_O)        0.045    -0.007 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          0.294     0.287    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X8Y91          LUT3 (Prop_lut3_I1_O)        0.044     0.331 r  VGA_display/Display/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.870     2.201    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.320     3.521 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.521    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/vPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.083ns  (logic 1.553ns (38.049%)  route 2.529ns (61.951%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.575    -0.537    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.373 f  VGA_display/Display/vPos_reg[6]/Q
                         net (fo=10, routed)          0.167    -0.206    VGA_display/Display/vPos_reg_n_0_[6]
    SLICE_X10Y93         LUT6 (Prop_lut6_I3_O)        0.045    -0.161 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.109    -0.052    VGA_display/Display/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I5_O)        0.045    -0.007 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          0.238     0.231    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X9Y90          LUT3 (Prop_lut3_I1_O)        0.045     0.276 r  VGA_display/Display/VGA_R_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.015     2.291    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     3.545 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.545    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/vPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.160ns  (logic 1.617ns (38.873%)  route 2.543ns (61.127%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.575    -0.537    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.373 f  VGA_display/Display/vPos_reg[6]/Q
                         net (fo=10, routed)          0.167    -0.206    VGA_display/Display/vPos_reg_n_0_[6]
    SLICE_X10Y93         LUT6 (Prop_lut6_I3_O)        0.045    -0.161 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.109    -0.052    VGA_display/Display/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I5_O)        0.045    -0.007 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          0.293     0.286    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X9Y90          LUT3 (Prop_lut3_I1_O)        0.044     0.330 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.973     2.304    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.319     3.623 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.623    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.166ns  (logic 1.455ns (34.936%)  route 2.710ns (65.064%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X11Y101        FDCE                                         r  VGA_display/Display/hPos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.401 f  VGA_display/Display/hPos_reg[9]/Q
                         net (fo=22, routed)          0.482     0.081    VGA_display/Display/hPos_reg_n_0_[9]
    SLICE_X9Y92          LUT6 (Prop_lut6_I0_O)        0.045     0.126 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.180     0.306    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X9Y90          LUT3 (Prop_lut3_I0_O)        0.045     0.351 r  VGA_display/Display/VGA_B_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.048     2.399    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.224     3.624 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.624    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/vPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.192ns  (logic 1.535ns (36.617%)  route 2.657ns (63.383%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.575    -0.537    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.373 f  VGA_display/Display/vPos_reg[6]/Q
                         net (fo=10, routed)          0.167    -0.206    VGA_display/Display/vPos_reg_n_0_[6]
    SLICE_X10Y93         LUT6 (Prop_lut6_I3_O)        0.045    -0.161 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.109    -0.052    VGA_display/Display/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I5_O)        0.045    -0.007 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          0.293     0.286    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X9Y90          LUT3 (Prop_lut3_I1_O)        0.045     0.331 r  VGA_display/Display/VGA_R_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.088     2.419    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.236     3.655 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.655    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.198ns  (logic 1.554ns (37.026%)  route 2.643ns (62.974%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X11Y101        FDCE                                         r  VGA_display/Display/hPos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.401 f  VGA_display/Display/hPos_reg[9]/Q
                         net (fo=22, routed)          0.482     0.081    VGA_display/Display/hPos_reg_n_0_[9]
    SLICE_X9Y92          LUT6 (Prop_lut6_I0_O)        0.045     0.126 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.180     0.306    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X9Y90          LUT3 (Prop_lut3_I0_O)        0.049     0.355 r  VGA_display/Display/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.981     2.336    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.319     3.655 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.655    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/vPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.217ns  (logic 1.619ns (38.389%)  route 2.598ns (61.612%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.575    -0.537    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.373 f  VGA_display/Display/vPos_reg[6]/Q
                         net (fo=10, routed)          0.167    -0.206    VGA_display/Display/vPos_reg_n_0_[6]
    SLICE_X10Y93         LUT6 (Prop_lut6_I3_O)        0.045    -0.161 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.109    -0.052    VGA_display/Display/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I5_O)        0.045    -0.007 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          0.238     0.231    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X9Y90          LUT3 (Prop_lut3_I1_O)        0.051     0.282 r  VGA_display/Display/VGA_R_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.084     2.366    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.314     3.680 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.680    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/vPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.233ns  (logic 1.538ns (36.334%)  route 2.695ns (63.666%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.575    -0.537    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.373 f  VGA_display/Display/vPos_reg[6]/Q
                         net (fo=10, routed)          0.167    -0.206    VGA_display/Display/vPos_reg_n_0_[6]
    SLICE_X10Y93         LUT6 (Prop_lut6_I3_O)        0.045    -0.161 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.109    -0.052    VGA_display/Display/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I5_O)        0.045    -0.007 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          0.213     0.206    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X8Y91          LUT3 (Prop_lut3_I1_O)        0.045     0.251 r  VGA_display/Display/VGA_G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.206     2.457    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         1.239     3.696 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.696    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.032ns  (logic 9.824ns (39.246%)  route 15.208ns (60.754%))
  Logic Levels:           21  (CARRY4=11 LUT2=1 LUT3=1 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632    -2.415    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456    -1.959 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943    -1.016    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124    -0.892 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.892    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.359 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.359    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.242 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.242    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.023 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669     0.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295     0.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000     0.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476     1.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301     2.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655     2.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000     3.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504     4.112    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.329     4.441 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          1.393     5.834    VGA_display/addr2[0]
    SLICE_X8Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.354 r  VGA_display/left_x0__3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.354    VGA_display/left_x0__3_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.573 r  VGA_display/left_x0__3_carry__0/O[0]
                         net (fo=7, routed)           1.127     7.699    VGA_display/Display/left_x0[4]
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.295     7.994 r  VGA_display/Display/isCardRegion2_carry_i_9/O
                         net (fo=4, routed)           0.842     8.836    VGA_display/Display/isCardRegion2_carry_i_9_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.124     8.960 r  VGA_display/Display/i__carry_i_1/O
                         net (fo=1, routed)           0.588     9.548    VGA_display/Display_n_52
    SLICE_X7Y92          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.933 r  VGA_display/isCardRegion2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.933    VGA_display/isCardRegion2_inferred__0/i__carry_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.204 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.030    11.234    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_1[0]
    SLICE_X10Y93         LUT6 (Prop_lut6_I2_O)        0.373    11.607 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.840    12.448    VGA_display/Display/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I4_O)        0.124    12.572 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.847    13.419    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X9Y90          LUT3 (Prop_lut3_I0_O)        0.154    13.573 r  VGA_display/Display/VGA_R_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.293    18.866    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.751    22.617 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.617    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.900ns  (logic 9.822ns (39.446%)  route 15.078ns (60.554%))
  Logic Levels:           21  (CARRY4=11 LUT2=1 LUT3=1 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632    -2.415    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456    -1.959 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943    -1.016    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124    -0.892 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.892    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.359 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.359    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.242 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.242    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.023 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669     0.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295     0.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000     0.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476     1.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301     2.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655     2.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000     3.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504     4.112    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.329     4.441 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          1.393     5.834    VGA_display/addr2[0]
    SLICE_X8Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.354 r  VGA_display/left_x0__3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.354    VGA_display/left_x0__3_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.573 r  VGA_display/left_x0__3_carry__0/O[0]
                         net (fo=7, routed)           1.127     7.699    VGA_display/Display/left_x0[4]
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.295     7.994 r  VGA_display/Display/isCardRegion2_carry_i_9/O
                         net (fo=4, routed)           0.842     8.836    VGA_display/Display/isCardRegion2_carry_i_9_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.124     8.960 r  VGA_display/Display/i__carry_i_1/O
                         net (fo=1, routed)           0.588     9.548    VGA_display/Display_n_52
    SLICE_X7Y92          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.933 r  VGA_display/isCardRegion2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.933    VGA_display/isCardRegion2_inferred__0/i__carry_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.204 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.030    11.234    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_1[0]
    SLICE_X10Y93         LUT6 (Prop_lut6_I2_O)        0.373    11.607 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.840    12.448    VGA_display/Display/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I4_O)        0.124    12.572 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.614    13.186    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X9Y90          LUT3 (Prop_lut3_I0_O)        0.150    13.336 r  VGA_display/Display/VGA_B_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.396    18.732    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.753    22.485 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.485    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.873ns  (logic 9.589ns (38.553%)  route 15.284ns (61.447%))
  Logic Levels:           21  (CARRY4=11 LUT2=1 LUT3=1 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632    -2.415    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456    -1.959 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943    -1.016    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124    -0.892 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.892    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.359 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.359    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.242 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.242    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.023 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669     0.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295     0.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000     0.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476     1.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301     2.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655     2.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000     3.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504     4.112    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.329     4.441 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          1.393     5.834    VGA_display/addr2[0]
    SLICE_X8Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.354 r  VGA_display/left_x0__3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.354    VGA_display/left_x0__3_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.573 r  VGA_display/left_x0__3_carry__0/O[0]
                         net (fo=7, routed)           1.127     7.699    VGA_display/Display/left_x0[4]
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.295     7.994 r  VGA_display/Display/isCardRegion2_carry_i_9/O
                         net (fo=4, routed)           0.842     8.836    VGA_display/Display/isCardRegion2_carry_i_9_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.124     8.960 r  VGA_display/Display/i__carry_i_1/O
                         net (fo=1, routed)           0.588     9.548    VGA_display/Display_n_52
    SLICE_X7Y92          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.933 r  VGA_display/isCardRegion2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.933    VGA_display/isCardRegion2_inferred__0/i__carry_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.204 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.030    11.234    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_1[0]
    SLICE_X10Y93         LUT6 (Prop_lut6_I2_O)        0.373    11.607 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.840    12.448    VGA_display/Display/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I4_O)        0.124    12.572 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.850    13.422    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y91          LUT3 (Prop_lut3_I0_O)        0.124    13.546 r  VGA_display/Display/VGA_G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.366    18.912    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    22.458 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.458    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.844ns  (logic 9.784ns (39.380%)  route 15.061ns (60.620%))
  Logic Levels:           21  (CARRY4=11 LUT2=1 LUT3=1 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632    -2.415    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456    -1.959 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943    -1.016    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124    -0.892 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.892    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.359 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.359    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.242 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.242    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.023 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669     0.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295     0.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000     0.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476     1.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301     2.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655     2.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000     3.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504     4.112    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.329     4.441 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          1.393     5.834    VGA_display/addr2[0]
    SLICE_X8Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.354 r  VGA_display/left_x0__3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.354    VGA_display/left_x0__3_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.573 r  VGA_display/left_x0__3_carry__0/O[0]
                         net (fo=7, routed)           1.127     7.699    VGA_display/Display/left_x0[4]
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.295     7.994 r  VGA_display/Display/isCardRegion2_carry_i_9/O
                         net (fo=4, routed)           0.842     8.836    VGA_display/Display/isCardRegion2_carry_i_9_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.124     8.960 r  VGA_display/Display/i__carry_i_1/O
                         net (fo=1, routed)           0.588     9.548    VGA_display/Display_n_52
    SLICE_X7Y92          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.933 r  VGA_display/isCardRegion2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.933    VGA_display/isCardRegion2_inferred__0/i__carry_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.204 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.030    11.234    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_1[0]
    SLICE_X10Y93         LUT6 (Prop_lut6_I2_O)        0.373    11.607 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.840    12.448    VGA_display/Display/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I4_O)        0.124    12.572 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.606    13.178    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y91          LUT3 (Prop_lut3_I0_O)        0.116    13.294 r  VGA_display/Display/VGA_G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.386    18.681    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.749    22.429 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.429    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.813ns  (logic 9.581ns (38.613%)  route 15.232ns (61.387%))
  Logic Levels:           21  (CARRY4=11 LUT2=1 LUT3=1 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632    -2.415    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456    -1.959 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943    -1.016    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124    -0.892 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.892    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.359 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.359    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.242 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.242    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.023 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669     0.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295     0.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000     0.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476     1.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301     2.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655     2.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000     3.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504     4.112    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.329     4.441 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          1.393     5.834    VGA_display/addr2[0]
    SLICE_X8Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.354 r  VGA_display/left_x0__3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.354    VGA_display/left_x0__3_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.573 r  VGA_display/left_x0__3_carry__0/O[0]
                         net (fo=7, routed)           1.127     7.699    VGA_display/Display/left_x0[4]
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.295     7.994 r  VGA_display/Display/isCardRegion2_carry_i_9/O
                         net (fo=4, routed)           0.842     8.836    VGA_display/Display/isCardRegion2_carry_i_9_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.124     8.960 r  VGA_display/Display/i__carry_i_1/O
                         net (fo=1, routed)           0.588     9.548    VGA_display/Display_n_52
    SLICE_X7Y92          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.933 r  VGA_display/isCardRegion2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.933    VGA_display/isCardRegion2_inferred__0/i__carry_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.204 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.030    11.234    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_1[0]
    SLICE_X10Y93         LUT6 (Prop_lut6_I2_O)        0.373    11.607 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.840    12.448    VGA_display/Display/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I4_O)        0.124    12.572 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.606    13.178    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y91          LUT3 (Prop_lut3_I0_O)        0.124    13.302 r  VGA_display/Display/VGA_G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.558    18.860    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    22.398 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.398    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.801ns  (logic 9.578ns (38.620%)  route 15.223ns (61.380%))
  Logic Levels:           21  (CARRY4=11 LUT2=1 LUT3=1 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632    -2.415    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456    -1.959 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943    -1.016    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124    -0.892 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.892    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.359 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.359    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.242 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.242    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.023 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669     0.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295     0.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000     0.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476     1.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301     2.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655     2.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000     3.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504     4.112    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.329     4.441 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          1.393     5.834    VGA_display/addr2[0]
    SLICE_X8Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.354 r  VGA_display/left_x0__3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.354    VGA_display/left_x0__3_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.573 r  VGA_display/left_x0__3_carry__0/O[0]
                         net (fo=7, routed)           1.127     7.699    VGA_display/Display/left_x0[4]
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.295     7.994 r  VGA_display/Display/isCardRegion2_carry_i_9/O
                         net (fo=4, routed)           0.842     8.836    VGA_display/Display/isCardRegion2_carry_i_9_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.124     8.960 r  VGA_display/Display/i__carry_i_1/O
                         net (fo=1, routed)           0.588     9.548    VGA_display/Display_n_52
    SLICE_X7Y92          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.933 r  VGA_display/isCardRegion2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.933    VGA_display/isCardRegion2_inferred__0/i__carry_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.204 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.030    11.234    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_1[0]
    SLICE_X10Y93         LUT6 (Prop_lut6_I2_O)        0.373    11.607 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.840    12.448    VGA_display/Display/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I4_O)        0.124    12.572 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.852    13.424    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X9Y90          LUT3 (Prop_lut3_I0_O)        0.124    13.548 r  VGA_display/Display/VGA_R_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.303    18.851    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    22.386 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.386    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.788ns  (logic 9.590ns (38.689%)  route 15.198ns (61.311%))
  Logic Levels:           21  (CARRY4=11 LUT2=1 LUT3=1 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632    -2.415    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456    -1.959 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943    -1.016    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124    -0.892 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.892    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.359 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.359    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.242 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.242    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.023 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669     0.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295     0.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000     0.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476     1.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301     2.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655     2.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000     3.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504     4.112    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.329     4.441 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          1.393     5.834    VGA_display/addr2[0]
    SLICE_X8Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.354 r  VGA_display/left_x0__3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.354    VGA_display/left_x0__3_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.573 r  VGA_display/left_x0__3_carry__0/O[0]
                         net (fo=7, routed)           1.127     7.699    VGA_display/Display/left_x0[4]
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.295     7.994 r  VGA_display/Display/isCardRegion2_carry_i_9/O
                         net (fo=4, routed)           0.842     8.836    VGA_display/Display/isCardRegion2_carry_i_9_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.124     8.960 r  VGA_display/Display/i__carry_i_1/O
                         net (fo=1, routed)           0.588     9.548    VGA_display/Display_n_52
    SLICE_X7Y92          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.933 r  VGA_display/isCardRegion2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.933    VGA_display/isCardRegion2_inferred__0/i__carry_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.204 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.030    11.234    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_1[0]
    SLICE_X10Y93         LUT6 (Prop_lut6_I2_O)        0.373    11.607 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.840    12.448    VGA_display/Display/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I4_O)        0.124    12.572 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.614    13.186    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X9Y90          LUT3 (Prop_lut3_I0_O)        0.124    13.310 r  VGA_display/Display/VGA_B_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.515    18.825    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    22.372 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.372    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.760ns  (logic 9.828ns (39.691%)  route 14.933ns (60.309%))
  Logic Levels:           21  (CARRY4=11 LUT2=1 LUT3=1 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632    -2.415    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456    -1.959 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943    -1.016    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124    -0.892 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.892    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.359 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.359    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.242 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.242    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.023 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669     0.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295     0.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000     0.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476     1.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301     2.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655     2.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000     3.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504     4.112    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.329     4.441 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          1.393     5.834    VGA_display/addr2[0]
    SLICE_X8Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.354 r  VGA_display/left_x0__3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.354    VGA_display/left_x0__3_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.573 r  VGA_display/left_x0__3_carry__0/O[0]
                         net (fo=7, routed)           1.127     7.699    VGA_display/Display/left_x0[4]
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.295     7.994 r  VGA_display/Display/isCardRegion2_carry_i_9/O
                         net (fo=4, routed)           0.842     8.836    VGA_display/Display/isCardRegion2_carry_i_9_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.124     8.960 r  VGA_display/Display/i__carry_i_1/O
                         net (fo=1, routed)           0.588     9.548    VGA_display/Display_n_52
    SLICE_X7Y92          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.933 r  VGA_display/isCardRegion2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.933    VGA_display/isCardRegion2_inferred__0/i__carry_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.204 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.030    11.234    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_1[0]
    SLICE_X10Y93         LUT6 (Prop_lut6_I2_O)        0.373    11.607 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.840    12.448    VGA_display/Display/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I4_O)        0.124    12.572 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.852    13.424    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X9Y90          LUT3 (Prop_lut3_I0_O)        0.149    13.573 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.012    18.586    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.760    22.345 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.345    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.707ns  (logic 9.839ns (39.824%)  route 14.868ns (60.176%))
  Logic Levels:           21  (CARRY4=11 LUT2=1 LUT3=1 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632    -2.415    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456    -1.959 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943    -1.016    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124    -0.892 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.892    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.359 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.359    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.242 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.242    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.023 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669     0.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295     0.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000     0.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476     1.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301     2.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655     2.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000     3.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504     4.112    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.329     4.441 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          1.393     5.834    VGA_display/addr2[0]
    SLICE_X8Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.354 r  VGA_display/left_x0__3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.354    VGA_display/left_x0__3_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.573 r  VGA_display/left_x0__3_carry__0/O[0]
                         net (fo=7, routed)           1.127     7.699    VGA_display/Display/left_x0[4]
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.295     7.994 r  VGA_display/Display/isCardRegion2_carry_i_9/O
                         net (fo=4, routed)           0.842     8.836    VGA_display/Display/isCardRegion2_carry_i_9_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.124     8.960 r  VGA_display/Display/i__carry_i_1/O
                         net (fo=1, routed)           0.588     9.548    VGA_display/Display_n_52
    SLICE_X7Y92          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.933 r  VGA_display/isCardRegion2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.933    VGA_display/isCardRegion2_inferred__0/i__carry_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.204 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.030    11.234    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_1[0]
    SLICE_X10Y93         LUT6 (Prop_lut6_I2_O)        0.373    11.607 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.840    12.448    VGA_display/Display/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I4_O)        0.124    12.572 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.850    13.422    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X8Y91          LUT3 (Prop_lut3_I0_O)        0.150    13.572 r  VGA_display/Display/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.950    18.522    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.770    22.292 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.292    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.634ns  (logic 9.597ns (38.958%)  route 15.037ns (61.042%))
  Logic Levels:           21  (CARRY4=11 LUT2=1 LUT3=1 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.632    -2.415    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDCE (Prop_fdce_C_Q)         0.456    -1.959 f  VGA_display/Display/hPos_reg[7]/Q
                         net (fo=54, routed)          0.943    -1.016    VGA_display/Display/hPos_reg_n_0_[7]
    SLICE_X8Y99          LUT5 (Prop_lut5_I3_O)        0.124    -0.892 r  VGA_display/Display/cardNumber_carry_i_6/O
                         net (fo=1, routed)           0.000    -0.892    VGA_display/Display_n_23
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.359 r  VGA_display/cardNumber_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.359    VGA_display/cardNumber_carry_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.242 r  VGA_display/cardNumber_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.242    VGA_display/cardNumber_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    -0.023 r  VGA_display/cardNumber_carry__1/O[0]
                         net (fo=33, routed)          0.669     0.646    VGA_display/Display/O[0]
    SLICE_X8Y102         LUT2 (Prop_lut2_I0_O)        0.295     0.941 r  VGA_display/Display/cardNumber__22_carry_i_4/O
                         net (fo=1, routed)           0.000     0.941    VGA_display/Display_n_31
    SLICE_X8Y102         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.519 r  VGA_display/cardNumber__22_carry/O[2]
                         net (fo=3, routed)           0.476     1.995    VGA_display/Display/cardNumber__50_carry__0[2]
    SLICE_X10Y100        LUT5 (Prop_lut5_I0_O)        0.301     2.296 r  VGA_display/Display/cardNumber__50_carry_i_1/O
                         net (fo=1, routed)           0.655     2.951    VGA_display/Display_n_91
    SLICE_X9Y101         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     3.336 r  VGA_display/cardNumber__50_carry/CO[3]
                         net (fo=1, routed)           0.000     3.336    VGA_display/cardNumber__50_carry_n_0
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.450 r  VGA_display/cardNumber__50_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.450    VGA_display/cardNumber__50_carry__0_n_0
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.607 r  VGA_display/cardNumber__50_carry__1/CO[1]
                         net (fo=10, routed)          0.504     4.112    VGA_display/Display/MemoryArray_reg_3_0[0]
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.329     4.441 r  VGA_display/Display/MemoryArray_reg_0_i_5/O
                         net (fo=10, routed)          1.393     5.834    VGA_display/addr2[0]
    SLICE_X8Y94          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.354 r  VGA_display/left_x0__3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.354    VGA_display/left_x0__3_carry_n_0
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.573 r  VGA_display/left_x0__3_carry__0/O[0]
                         net (fo=7, routed)           1.127     7.699    VGA_display/Display/left_x0[4]
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.295     7.994 r  VGA_display/Display/isCardRegion2_carry_i_9/O
                         net (fo=4, routed)           0.842     8.836    VGA_display/Display/isCardRegion2_carry_i_9_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.124     8.960 r  VGA_display/Display/i__carry_i_1/O
                         net (fo=1, routed)           0.588     9.548    VGA_display/Display_n_52
    SLICE_X7Y92          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.933 r  VGA_display/isCardRegion2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.933    VGA_display/isCardRegion2_inferred__0/i__carry_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.204 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           1.030    11.234    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_1[0]
    SLICE_X10Y93         LUT6 (Prop_lut6_I2_O)        0.373    11.607 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.840    12.448    VGA_display/Display/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I4_O)        0.124    12.572 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.847    13.419    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X9Y90          LUT3 (Prop_lut3_I0_O)        0.124    13.543 r  VGA_display/Display/VGA_R_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.122    18.665    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    22.219 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.219    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.783ns  (logic 1.451ns (52.147%)  route 1.332ns (47.853%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.576    -0.536    VGA_display/Display/CLK
    SLICE_X11Y98         FDCE                                         r  VGA_display/Display/hPos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.395 r  VGA_display/Display/hPos_reg[4]/Q
                         net (fo=17, routed)          0.370    -0.025    VGA_display/Display/hPos_reg_n_0_[4]
    SLICE_X7Y101         LUT6 (Prop_lut6_I5_O)        0.045     0.020 r  VGA_display/Display/VGA_HS_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.962     0.981    VGA_HS_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     2.246 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     2.246    VGA_HS
    B11                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/vPos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.798ns  (logic 1.475ns (52.701%)  route 1.324ns (47.299%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.575    -0.537    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.373 r  VGA_display/Display/vPos_reg[9]/Q
                         net (fo=4, routed)           0.213    -0.160    VGA_display/Display/vPos_reg_n_0_[9]
    SLICE_X10Y94         LUT6 (Prop_lut6_I0_O)        0.045    -0.115 r  VGA_display/Display/VGA_VS_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.110     0.995    VGA_VS_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     2.261 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     2.261    VGA_VS
    B12                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/vPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.058ns  (logic 1.618ns (39.875%)  route 2.440ns (60.125%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.575    -0.537    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.373 f  VGA_display/Display/vPos_reg[6]/Q
                         net (fo=10, routed)          0.167    -0.206    VGA_display/Display/vPos_reg_n_0_[6]
    SLICE_X10Y93         LUT6 (Prop_lut6_I3_O)        0.045    -0.161 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.109    -0.052    VGA_display/Display/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I5_O)        0.045    -0.007 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          0.294     0.287    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X8Y91          LUT3 (Prop_lut3_I1_O)        0.044     0.331 r  VGA_display/Display/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.870     2.201    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.320     3.521 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.521    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/vPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.083ns  (logic 1.553ns (38.049%)  route 2.529ns (61.951%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.575    -0.537    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.373 f  VGA_display/Display/vPos_reg[6]/Q
                         net (fo=10, routed)          0.167    -0.206    VGA_display/Display/vPos_reg_n_0_[6]
    SLICE_X10Y93         LUT6 (Prop_lut6_I3_O)        0.045    -0.161 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.109    -0.052    VGA_display/Display/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I5_O)        0.045    -0.007 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          0.238     0.231    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X9Y90          LUT3 (Prop_lut3_I1_O)        0.045     0.276 r  VGA_display/Display/VGA_R_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.015     2.291    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     3.545 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.545    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/vPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.160ns  (logic 1.617ns (38.873%)  route 2.543ns (61.127%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.575    -0.537    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.373 f  VGA_display/Display/vPos_reg[6]/Q
                         net (fo=10, routed)          0.167    -0.206    VGA_display/Display/vPos_reg_n_0_[6]
    SLICE_X10Y93         LUT6 (Prop_lut6_I3_O)        0.045    -0.161 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.109    -0.052    VGA_display/Display/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I5_O)        0.045    -0.007 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          0.293     0.286    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X9Y90          LUT3 (Prop_lut3_I1_O)        0.044     0.330 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.973     2.304    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.319     3.623 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.623    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.166ns  (logic 1.455ns (34.936%)  route 2.710ns (65.064%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X11Y101        FDCE                                         r  VGA_display/Display/hPos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.401 f  VGA_display/Display/hPos_reg[9]/Q
                         net (fo=22, routed)          0.482     0.081    VGA_display/Display/hPos_reg_n_0_[9]
    SLICE_X9Y92          LUT6 (Prop_lut6_I0_O)        0.045     0.126 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.180     0.306    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X9Y90          LUT3 (Prop_lut3_I0_O)        0.045     0.351 r  VGA_display/Display/VGA_B_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.048     2.399    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.224     3.624 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.624    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/vPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.192ns  (logic 1.535ns (36.617%)  route 2.657ns (63.383%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.575    -0.537    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.373 f  VGA_display/Display/vPos_reg[6]/Q
                         net (fo=10, routed)          0.167    -0.206    VGA_display/Display/vPos_reg_n_0_[6]
    SLICE_X10Y93         LUT6 (Prop_lut6_I3_O)        0.045    -0.161 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.109    -0.052    VGA_display/Display/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I5_O)        0.045    -0.007 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          0.293     0.286    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X9Y90          LUT3 (Prop_lut3_I1_O)        0.045     0.331 r  VGA_display/Display/VGA_R_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.088     2.419    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.236     3.655 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.655    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/hPos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.198ns  (logic 1.554ns (37.026%)  route 2.643ns (62.974%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.570    -0.542    VGA_display/Display/CLK
    SLICE_X11Y101        FDCE                                         r  VGA_display/Display/hPos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.401 f  VGA_display/Display/hPos_reg[9]/Q
                         net (fo=22, routed)          0.482     0.081    VGA_display/Display/hPos_reg_n_0_[9]
    SLICE_X9Y92          LUT6 (Prop_lut6_I0_O)        0.045     0.126 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.180     0.306    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X9Y90          LUT3 (Prop_lut3_I0_O)        0.049     0.355 r  VGA_display/Display/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.981     2.336    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.319     3.655 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.655    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/vPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.217ns  (logic 1.619ns (38.389%)  route 2.598ns (61.612%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.575    -0.537    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.373 f  VGA_display/Display/vPos_reg[6]/Q
                         net (fo=10, routed)          0.167    -0.206    VGA_display/Display/vPos_reg_n_0_[6]
    SLICE_X10Y93         LUT6 (Prop_lut6_I3_O)        0.045    -0.161 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.109    -0.052    VGA_display/Display/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I5_O)        0.045    -0.007 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          0.238     0.231    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X9Y90          LUT3 (Prop_lut3_I1_O)        0.051     0.282 r  VGA_display/Display/VGA_R_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.084     2.366    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.314     3.680 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.680    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/Display/vPos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.233ns  (logic 1.538ns (36.334%)  route 2.695ns (63.666%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.575    -0.537    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.373 f  VGA_display/Display/vPos_reg[6]/Q
                         net (fo=10, routed)          0.167    -0.206    VGA_display/Display/vPos_reg_n_0_[6]
    SLICE_X10Y93         LUT6 (Prop_lut6_I3_O)        0.045    -0.161 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.109    -0.052    VGA_display/Display/VGA_R_OBUF[3]_inst_i_9_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I5_O)        0.045    -0.007 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          0.213     0.206    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X8Y91          LUT3 (Prop_lut3_I1_O)        0.045     0.251 r  VGA_display/Display/VGA_G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.206     2.457    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         1.239     3.696 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.696    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.029ns (2.046%)  route 1.388ns (97.954%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.919    pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.659     3.260 f  pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.560     3.819    pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.848 f  pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.829     4.677    pll/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.091ns (2.798%)  route 3.162ns (97.202%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.528    -2.011    pll/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.029ns (2.046%)  route 1.388ns (97.954%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     5.919    pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.659     3.260 f  pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.560     3.819    pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.848 f  pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.829     4.677    pll/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.091ns (2.798%)  route 3.162ns (97.202%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.528    -2.011    pll/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          1473 Endpoints
Min Delay          1473 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[15].bit[0].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.128ns  (logic 1.477ns (14.579%)  route 8.651ns (85.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        8.651    10.128    RegisterFile/register[15].bit[0].dff/AR[0]
    SLICE_X12Y117        FDCE                                         f  RegisterFile/register[15].bit[0].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.500    -2.039    RegisterFile/register[15].bit[0].dff/clk
    SLICE_X12Y117        FDCE                                         r  RegisterFile/register[15].bit[0].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[15].bit[2].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.128ns  (logic 1.477ns (14.579%)  route 8.651ns (85.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        8.651    10.128    RegisterFile/register[15].bit[2].dff/AR[0]
    SLICE_X12Y117        FDCE                                         f  RegisterFile/register[15].bit[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.500    -2.039    RegisterFile/register[15].bit[2].dff/clk
    SLICE_X12Y117        FDCE                                         r  RegisterFile/register[15].bit[2].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[23].bit[2].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.128ns  (logic 1.477ns (14.579%)  route 8.651ns (85.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        8.651    10.128    RegisterFile/register[23].bit[2].dff/AR[0]
    SLICE_X13Y117        FDCE                                         f  RegisterFile/register[23].bit[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.500    -2.039    RegisterFile/register[23].bit[2].dff/clk
    SLICE_X13Y117        FDCE                                         r  RegisterFile/register[23].bit[2].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/multdiv_result_latch/dffe_gen[12].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.125ns  (logic 1.477ns (14.583%)  route 8.648ns (85.417%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.439ns = ( 12.939 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        8.648    10.125    CPU/multdiv_result_latch/dffe_gen[12].dff/reset_IBUF
    SLICE_X32Y98         FDCE                                         f  CPU/multdiv_result_latch/dffe_gen[12].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_6/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.518    12.939    CPU/multdiv_result_latch/dffe_gen[12].dff/clk0
    SLICE_X32Y98         FDCE                                         r  CPU/multdiv_result_latch/dffe_gen[12].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[11].bit[31].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.116ns  (logic 1.477ns (14.597%)  route 8.639ns (85.403%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        8.639    10.116    RegisterFile/register[11].bit[31].dff/AR[0]
    SLICE_X35Y115        FDCE                                         f  RegisterFile/register[11].bit[31].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.497    -2.042    RegisterFile/register[11].bit[31].dff/clk
    SLICE_X35Y115        FDCE                                         r  RegisterFile/register[11].bit[31].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[15].bit[31].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.116ns  (logic 1.477ns (14.597%)  route 8.639ns (85.403%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        8.639    10.116    RegisterFile/register[15].bit[31].dff/AR[0]
    SLICE_X34Y115        FDCE                                         f  RegisterFile/register[15].bit[31].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.497    -2.042    RegisterFile/register[15].bit[31].dff/clk
    SLICE_X34Y115        FDCE                                         r  RegisterFile/register[15].bit[31].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[22].bit[19].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.989ns  (logic 1.477ns (14.782%)  route 8.512ns (85.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        8.512     9.989    RegisterFile/register[22].bit[19].dff/AR[0]
    SLICE_X44Y123        FDCE                                         f  RegisterFile/register[22].bit[19].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.484    -2.055    RegisterFile/register[22].bit[19].dff/clk
    SLICE_X44Y123        FDCE                                         r  RegisterFile/register[22].bit[19].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[10].bit[2].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.987ns  (logic 1.477ns (14.785%)  route 8.511ns (85.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        8.511     9.987    RegisterFile/register[10].bit[2].dff/AR[0]
    SLICE_X12Y118        FDCE                                         f  RegisterFile/register[10].bit[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.498    -2.041    RegisterFile/register[10].bit[2].dff/clk
    SLICE_X12Y118        FDCE                                         r  RegisterFile/register[10].bit[2].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[12].bit[0].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.987ns  (logic 1.477ns (14.785%)  route 8.511ns (85.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        8.511     9.987    RegisterFile/register[12].bit[0].dff/AR[0]
    SLICE_X13Y118        FDCE                                         f  RegisterFile/register[12].bit[0].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.498    -2.041    RegisterFile/register[12].bit[0].dff/clk
    SLICE_X13Y118        FDCE                                         r  RegisterFile/register[12].bit[0].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[12].bit[2].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.987ns  (logic 1.477ns (14.785%)  route 8.511ns (85.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        8.511     9.987    RegisterFile/register[12].bit[2].dff/AR[0]
    SLICE_X13Y118        FDCE                                         f  RegisterFile/register[12].bit[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.498    -2.041    RegisterFile/register[12].bit[2].dff/clk
    SLICE_X13Y118        FDCE                                         r  RegisterFile/register[12].bit[2].dff/q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            SW_M_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.247ns (40.495%)  route 0.364ns (59.505%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns = ( 12.225 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           0.364     0.611    SW_IBUF[1]
    SLICE_X3Y95          FDRE                                         r  SW_M_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.877    12.225    clock40mhz
    SLICE_X3Y95          FDRE                                         r  SW_M_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SW_M_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.097%)  route 0.382ns (60.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns = ( 12.226 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.382     0.628    SW_IBUF[0]
    SLICE_X3Y97          FDRE                                         r  SW_M_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.878    12.226    clock40mhz
    SLICE_X3Y97          FDRE                                         r  SW_M_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SW_M_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.275ns (42.376%)  route 0.375ns (57.624%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns = ( 12.224 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           0.375     0.650    SW_IBUF[7]
    SLICE_X0Y92          FDRE                                         r  SW_M_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.876    12.224    clock40mhz
    SLICE_X0Y92          FDRE                                         r  SW_M_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            SW_M_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.253ns (37.506%)  route 0.421ns (62.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns = ( 12.224 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.421     0.674    SW_IBUF[2]
    SLICE_X1Y92          FDRE                                         r  SW_M_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.876    12.224    clock40mhz
    SLICE_X1Y92          FDRE                                         r  SW_M_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            SW_M_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.265ns (36.476%)  route 0.462ns (63.524%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns = ( 12.225 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           0.462     0.727    SW_IBUF[5]
    SLICE_X2Y95          FDRE                                         r  SW_M_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.877    12.225    clock40mhz
    SLICE_X2Y95          FDRE                                         r  SW_M_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            SW_M_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.260ns (32.459%)  route 0.542ns (67.541%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns = ( 12.224 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           0.542     0.802    SW_IBUF[4]
    SLICE_X1Y92          FDRE                                         r  SW_M_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.876    12.224    clock40mhz
    SLICE_X1Y92          FDRE                                         r  SW_M_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            SW_M_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.903ns  (logic 0.250ns (27.678%)  route 0.653ns (72.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns = ( 12.221 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SW_IBUF[10]_inst/O
                         net (fo=1, routed)           0.653     0.903    SW_IBUF[10]
    SLICE_X5Y91          FDRE                                         r  SW_M_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.873    12.221    clock40mhz
    SLICE_X5Y91          FDRE                                         r  SW_M_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            SW_M_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.245ns (26.046%)  route 0.696ns (73.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns = ( 12.224 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           0.696     0.941    SW_IBUF[3]
    SLICE_X1Y92          FDRE                                         r  SW_M_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.876    12.224    clock40mhz
    SLICE_X1Y92          FDRE                                         r  SW_M_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            SW_M_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.292ns (30.039%)  route 0.679ns (69.961%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns = ( 12.224 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=1, routed)           0.679     0.970    SW_IBUF[15]
    SLICE_X1Y92          FDRE                                         r  SW_M_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.876    12.224    clock40mhz
    SLICE_X1Y92          FDRE                                         r  SW_M_reg[15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            SW_M_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.045ns  (logic 0.262ns (25.044%)  route 0.784ns (74.956%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns = ( 12.221 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           0.784     1.045    SW_IBUF[6]
    SLICE_X4Y91          FDRE                                         r  SW_M_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.873    12.221    clock40mhz
    SLICE_X4Y91          FDRE                                         r  SW_M_reg[6]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay          1473 Endpoints
Min Delay          1473 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[15].bit[0].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.128ns  (logic 1.477ns (14.579%)  route 8.651ns (85.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        8.651    10.128    RegisterFile/register[15].bit[0].dff/AR[0]
    SLICE_X12Y117        FDCE                                         f  RegisterFile/register[15].bit[0].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.500    -2.039    RegisterFile/register[15].bit[0].dff/clk
    SLICE_X12Y117        FDCE                                         r  RegisterFile/register[15].bit[0].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[15].bit[2].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.128ns  (logic 1.477ns (14.579%)  route 8.651ns (85.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        8.651    10.128    RegisterFile/register[15].bit[2].dff/AR[0]
    SLICE_X12Y117        FDCE                                         f  RegisterFile/register[15].bit[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.500    -2.039    RegisterFile/register[15].bit[2].dff/clk
    SLICE_X12Y117        FDCE                                         r  RegisterFile/register[15].bit[2].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[23].bit[2].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.128ns  (logic 1.477ns (14.579%)  route 8.651ns (85.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        8.651    10.128    RegisterFile/register[23].bit[2].dff/AR[0]
    SLICE_X13Y117        FDCE                                         f  RegisterFile/register[23].bit[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.500    -2.039    RegisterFile/register[23].bit[2].dff/clk
    SLICE_X13Y117        FDCE                                         r  RegisterFile/register[23].bit[2].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/multdiv_result_latch/dffe_gen[12].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.125ns  (logic 1.477ns (14.583%)  route 8.648ns (85.417%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.439ns = ( 12.939 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        8.648    10.125    CPU/multdiv_result_latch/dffe_gen[12].dff/reset_IBUF
    SLICE_X32Y98         FDCE                                         f  CPU/multdiv_result_latch/dffe_gen[12].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    15.092    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     7.236 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     8.870    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.961 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.631    10.592    clock40mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    10.692 r  q_reg_i_6/O
                         net (fo=1, routed)           0.638    11.330    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.421 r  q_reg_i_2__79/O
                         net (fo=496, routed)         1.518    12.939    CPU/multdiv_result_latch/dffe_gen[12].dff/clk0
    SLICE_X32Y98         FDCE                                         r  CPU/multdiv_result_latch/dffe_gen[12].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[11].bit[31].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.116ns  (logic 1.477ns (14.597%)  route 8.639ns (85.403%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        8.639    10.116    RegisterFile/register[11].bit[31].dff/AR[0]
    SLICE_X35Y115        FDCE                                         f  RegisterFile/register[11].bit[31].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.497    -2.042    RegisterFile/register[11].bit[31].dff/clk
    SLICE_X35Y115        FDCE                                         r  RegisterFile/register[11].bit[31].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[15].bit[31].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.116ns  (logic 1.477ns (14.597%)  route 8.639ns (85.403%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        8.639    10.116    RegisterFile/register[15].bit[31].dff/AR[0]
    SLICE_X34Y115        FDCE                                         f  RegisterFile/register[15].bit[31].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.497    -2.042    RegisterFile/register[15].bit[31].dff/clk
    SLICE_X34Y115        FDCE                                         r  RegisterFile/register[15].bit[31].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[22].bit[19].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.989ns  (logic 1.477ns (14.782%)  route 8.512ns (85.218%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        8.512     9.989    RegisterFile/register[22].bit[19].dff/AR[0]
    SLICE_X44Y123        FDCE                                         f  RegisterFile/register[22].bit[19].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.484    -2.055    RegisterFile/register[22].bit[19].dff/clk
    SLICE_X44Y123        FDCE                                         r  RegisterFile/register[22].bit[19].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[10].bit[2].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.987ns  (logic 1.477ns (14.785%)  route 8.511ns (85.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        8.511     9.987    RegisterFile/register[10].bit[2].dff/AR[0]
    SLICE_X12Y118        FDCE                                         f  RegisterFile/register[10].bit[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.498    -2.041    RegisterFile/register[10].bit[2].dff/clk
    SLICE_X12Y118        FDCE                                         r  RegisterFile/register[10].bit[2].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[12].bit[0].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.987ns  (logic 1.477ns (14.785%)  route 8.511ns (85.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        8.511     9.987    RegisterFile/register[12].bit[0].dff/AR[0]
    SLICE_X13Y118        FDCE                                         f  RegisterFile/register[12].bit[0].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.498    -2.041    RegisterFile/register[12].bit[0].dff/clk
    SLICE_X13Y118        FDCE                                         r  RegisterFile/register[12].bit[0].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[12].bit[2].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.987ns  (logic 1.477ns (14.785%)  route 8.511ns (85.215%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        8.511     9.987    RegisterFile/register[12].bit[2].dff/AR[0]
    SLICE_X13Y118        FDCE                                         f  RegisterFile/register[12].bit[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        1.498    -2.041    RegisterFile/register[12].bit[2].dff/clk
    SLICE_X13Y118        FDCE                                         r  RegisterFile/register[12].bit[2].dff/q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            SW_M_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.247ns (40.495%)  route 0.364ns (59.505%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns = ( 12.225 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           0.364     0.611    SW_IBUF[1]
    SLICE_X3Y95          FDRE                                         r  SW_M_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.877    12.225    clock40mhz
    SLICE_X3Y95          FDRE                                         r  SW_M_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SW_M_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.245ns (39.097%)  route 0.382ns (60.903%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.274ns = ( 12.226 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.382     0.628    SW_IBUF[0]
    SLICE_X3Y97          FDRE                                         r  SW_M_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.878    12.226    clock40mhz
    SLICE_X3Y97          FDRE                                         r  SW_M_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            SW_M_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.275ns (42.376%)  route 0.375ns (57.624%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns = ( 12.224 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           0.375     0.650    SW_IBUF[7]
    SLICE_X0Y92          FDRE                                         r  SW_M_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.876    12.224    clock40mhz
    SLICE_X0Y92          FDRE                                         r  SW_M_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            SW_M_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.253ns (37.506%)  route 0.421ns (62.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns = ( 12.224 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.421     0.674    SW_IBUF[2]
    SLICE_X1Y92          FDRE                                         r  SW_M_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.876    12.224    clock40mhz
    SLICE_X1Y92          FDRE                                         r  SW_M_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            SW_M_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.265ns (36.476%)  route 0.462ns (63.524%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.275ns = ( 12.225 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           0.462     0.727    SW_IBUF[5]
    SLICE_X2Y95          FDRE                                         r  SW_M_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.877    12.225    clock40mhz
    SLICE_X2Y95          FDRE                                         r  SW_M_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            SW_M_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.802ns  (logic 0.260ns (32.459%)  route 0.542ns (67.541%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns = ( 12.224 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           0.542     0.802    SW_IBUF[4]
    SLICE_X1Y92          FDRE                                         r  SW_M_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.876    12.224    clock40mhz
    SLICE_X1Y92          FDRE                                         r  SW_M_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            SW_M_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.903ns  (logic 0.250ns (27.678%)  route 0.653ns (72.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns = ( 12.221 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SW_IBUF[10]_inst/O
                         net (fo=1, routed)           0.653     0.903    SW_IBUF[10]
    SLICE_X5Y91          FDRE                                         r  SW_M_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.873    12.221    clock40mhz
    SLICE_X5Y91          FDRE                                         r  SW_M_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            SW_M_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.245ns (26.046%)  route 0.696ns (73.954%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns = ( 12.224 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           0.696     0.941    SW_IBUF[3]
    SLICE_X1Y92          FDRE                                         r  SW_M_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.876    12.224    clock40mhz
    SLICE_X1Y92          FDRE                                         r  SW_M_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            SW_M_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.292ns (30.039%)  route 0.679ns (69.961%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns = ( 12.224 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=1, routed)           0.679     0.970    SW_IBUF[15]
    SLICE_X1Y92          FDRE                                         r  SW_M_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.876    12.224    clock40mhz
    SLICE_X1Y92          FDRE                                         r  SW_M_reg[15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            SW_M_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.045ns  (logic 0.262ns (25.044%)  route 0.784ns (74.956%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns = ( 12.221 - 12.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           0.784     1.045    SW_IBUF[6]
    SLICE_X4Y91          FDRE                                         r  SW_M_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    12.500    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.419    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    10.760 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    11.319    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.348 f  pll/inst/clkout1_buf/O
                         net (fo=1220, routed)        0.873    12.221    clock40mhz
    SLICE_X4Y91          FDRE                                         r  SW_M_reg[6]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/hPos_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.548ns  (logic 1.477ns (26.613%)  route 4.072ns (73.387%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        4.072     5.548    VGA_display/Display/AR[0]
    SLICE_X9Y100         FDCE                                         f  VGA_display/Display/hPos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.509    -2.030    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/hPos_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.548ns  (logic 1.477ns (26.613%)  route 4.072ns (73.387%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        4.072     5.548    VGA_display/Display/AR[0]
    SLICE_X9Y100         FDCE                                         f  VGA_display/Display/hPos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.509    -2.030    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/hPos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.007ns  (logic 1.477ns (29.492%)  route 3.530ns (70.508%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        3.530     5.007    VGA_display/Display/AR[0]
    SLICE_X9Y99          FDCE                                         f  VGA_display/Display/hPos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.525    -2.013    VGA_display/Display/CLK
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/hPos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.007ns  (logic 1.477ns (29.492%)  route 3.530ns (70.508%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        3.530     5.007    VGA_display/Display/AR[0]
    SLICE_X9Y99          FDCE                                         f  VGA_display/Display/hPos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.525    -2.013    VGA_display/Display/CLK
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/hPos_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.007ns  (logic 1.477ns (29.492%)  route 3.530ns (70.508%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        3.530     5.007    VGA_display/Display/AR[0]
    SLICE_X9Y99          FDCE                                         f  VGA_display/Display/hPos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.525    -2.013    VGA_display/Display/CLK
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/hPos_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.656ns  (logic 1.477ns (31.713%)  route 3.179ns (68.287%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        3.179     4.656    VGA_display/Display/AR[0]
    SLICE_X11Y100        FDCE                                         f  VGA_display/Display/hPos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.512    -2.027    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/hPos_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.652ns  (logic 1.477ns (31.740%)  route 3.176ns (68.260%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        3.176     4.652    VGA_display/Display/AR[0]
    SLICE_X11Y101        FDCE                                         f  VGA_display/Display/hPos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.512    -2.027    VGA_display/Display/CLK
    SLICE_X11Y101        FDCE                                         r  VGA_display/Display/hPos_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/hPos_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.344ns  (logic 1.477ns (33.989%)  route 2.868ns (66.011%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        2.868     4.344    VGA_display/Display/AR[0]
    SLICE_X11Y99         FDCE                                         f  VGA_display/Display/hPos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.528    -2.010    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/hPos_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.344ns  (logic 1.477ns (33.989%)  route 2.868ns (66.011%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        2.868     4.344    VGA_display/Display/AR[0]
    SLICE_X11Y99         FDCE                                         f  VGA_display/Display/hPos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.528    -2.010    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/hPos_reg[9]_replica/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.344ns  (logic 1.477ns (33.989%)  route 2.868ns (66.011%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        2.868     4.344    VGA_display/Display/AR[0]
    SLICE_X11Y99         FDCE                                         f  VGA_display/Display/hPos_reg[9]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.528    -2.010    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[9]_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/vPos_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.958ns  (logic 0.244ns (25.516%)  route 0.714ns (74.484%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        0.714     0.958    VGA_display/Display/AR[0]
    SLICE_X10Y91         FDCE                                         f  VGA_display/Display/vPos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.845    -0.307    VGA_display/Display/CLK
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/vPos_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.958ns  (logic 0.244ns (25.516%)  route 0.714ns (74.484%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        0.714     0.958    VGA_display/Display/AR[0]
    SLICE_X10Y91         FDCE                                         f  VGA_display/Display/vPos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.845    -0.307    VGA_display/Display/CLK
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/vPos_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.958ns  (logic 0.244ns (25.516%)  route 0.714ns (74.484%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        0.714     0.958    VGA_display/Display/AR[0]
    SLICE_X10Y91         FDCE                                         f  VGA_display/Display/vPos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.845    -0.307    VGA_display/Display/CLK
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/vPos_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.021ns  (logic 0.244ns (23.935%)  route 0.777ns (76.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        0.777     1.021    VGA_display/Display/AR[0]
    SLICE_X10Y92         FDCE                                         f  VGA_display/Display/vPos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.845    -0.307    VGA_display/Display/CLK
    SLICE_X10Y92         FDCE                                         r  VGA_display/Display/vPos_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/vPos_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.085ns  (logic 0.244ns (22.539%)  route 0.840ns (77.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        0.840     1.085    VGA_display/Display/AR[0]
    SLICE_X11Y93         FDCE                                         f  VGA_display/Display/vPos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.846    -0.306    VGA_display/Display/CLK
    SLICE_X11Y93         FDCE                                         r  VGA_display/Display/vPos_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/vPos_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.085ns  (logic 0.244ns (22.539%)  route 0.840ns (77.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        0.840     1.085    VGA_display/Display/AR[0]
    SLICE_X11Y93         FDCE                                         f  VGA_display/Display/vPos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.846    -0.306    VGA_display/Display/CLK
    SLICE_X11Y93         FDCE                                         r  VGA_display/Display/vPos_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/vPos_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.148ns  (logic 0.244ns (21.296%)  route 0.903ns (78.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        0.903     1.148    VGA_display/Display/AR[0]
    SLICE_X10Y94         FDCE                                         f  VGA_display/Display/vPos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.846    -0.306    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/vPos_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.148ns  (logic 0.244ns (21.296%)  route 0.903ns (78.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        0.903     1.148    VGA_display/Display/AR[0]
    SLICE_X10Y94         FDCE                                         f  VGA_display/Display/vPos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.846    -0.306    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/vPos_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.148ns  (logic 0.244ns (21.296%)  route 0.903ns (78.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        0.903     1.148    VGA_display/Display/AR[0]
    SLICE_X10Y94         FDCE                                         f  VGA_display/Display/vPos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.846    -0.306    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/vPos_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.148ns  (logic 0.244ns (21.296%)  route 0.903ns (78.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        0.903     1.148    VGA_display/Display/AR[0]
    SLICE_X10Y94         FDCE                                         f  VGA_display/Display/vPos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.846    -0.306    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0_1

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/hPos_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.548ns  (logic 1.477ns (26.613%)  route 4.072ns (73.387%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        4.072     5.548    VGA_display/Display/AR[0]
    SLICE_X9Y100         FDCE                                         f  VGA_display/Display/hPos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.509    -2.030    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/hPos_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.548ns  (logic 1.477ns (26.613%)  route 4.072ns (73.387%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        4.072     5.548    VGA_display/Display/AR[0]
    SLICE_X9Y100         FDCE                                         f  VGA_display/Display/hPos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.509    -2.030    VGA_display/Display/CLK
    SLICE_X9Y100         FDCE                                         r  VGA_display/Display/hPos_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/hPos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.007ns  (logic 1.477ns (29.492%)  route 3.530ns (70.508%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        3.530     5.007    VGA_display/Display/AR[0]
    SLICE_X9Y99          FDCE                                         f  VGA_display/Display/hPos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.525    -2.013    VGA_display/Display/CLK
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/hPos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.007ns  (logic 1.477ns (29.492%)  route 3.530ns (70.508%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        3.530     5.007    VGA_display/Display/AR[0]
    SLICE_X9Y99          FDCE                                         f  VGA_display/Display/hPos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.525    -2.013    VGA_display/Display/CLK
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/hPos_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.007ns  (logic 1.477ns (29.492%)  route 3.530ns (70.508%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        3.530     5.007    VGA_display/Display/AR[0]
    SLICE_X9Y99          FDCE                                         f  VGA_display/Display/hPos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.525    -2.013    VGA_display/Display/CLK
    SLICE_X9Y99          FDCE                                         r  VGA_display/Display/hPos_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/hPos_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.656ns  (logic 1.477ns (31.713%)  route 3.179ns (68.287%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        3.179     4.656    VGA_display/Display/AR[0]
    SLICE_X11Y100        FDCE                                         f  VGA_display/Display/hPos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.512    -2.027    VGA_display/Display/CLK
    SLICE_X11Y100        FDCE                                         r  VGA_display/Display/hPos_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/hPos_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.652ns  (logic 1.477ns (31.740%)  route 3.176ns (68.260%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        3.176     4.652    VGA_display/Display/AR[0]
    SLICE_X11Y101        FDCE                                         f  VGA_display/Display/hPos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.512    -2.027    VGA_display/Display/CLK
    SLICE_X11Y101        FDCE                                         r  VGA_display/Display/hPos_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/hPos_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.344ns  (logic 1.477ns (33.989%)  route 2.868ns (66.011%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        2.868     4.344    VGA_display/Display/AR[0]
    SLICE_X11Y99         FDCE                                         f  VGA_display/Display/hPos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.528    -2.010    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/hPos_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.344ns  (logic 1.477ns (33.989%)  route 2.868ns (66.011%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        2.868     4.344    VGA_display/Display/AR[0]
    SLICE_X11Y99         FDCE                                         f  VGA_display/Display/hPos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.528    -2.010    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/hPos_reg[9]_replica/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.344ns  (logic 1.477ns (33.989%)  route 2.868ns (66.011%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        2.868     4.344    VGA_display/Display/AR[0]
    SLICE_X11Y99         FDCE                                         f  VGA_display/Display/hPos_reg[9]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          1.528    -2.010    VGA_display/Display/CLK
    SLICE_X11Y99         FDCE                                         r  VGA_display/Display/hPos_reg[9]_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/vPos_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.958ns  (logic 0.244ns (25.516%)  route 0.714ns (74.484%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        0.714     0.958    VGA_display/Display/AR[0]
    SLICE_X10Y91         FDCE                                         f  VGA_display/Display/vPos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.845    -0.307    VGA_display/Display/CLK
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/vPos_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.958ns  (logic 0.244ns (25.516%)  route 0.714ns (74.484%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        0.714     0.958    VGA_display/Display/AR[0]
    SLICE_X10Y91         FDCE                                         f  VGA_display/Display/vPos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.845    -0.307    VGA_display/Display/CLK
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/vPos_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.958ns  (logic 0.244ns (25.516%)  route 0.714ns (74.484%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        0.714     0.958    VGA_display/Display/AR[0]
    SLICE_X10Y91         FDCE                                         f  VGA_display/Display/vPos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.845    -0.307    VGA_display/Display/CLK
    SLICE_X10Y91         FDCE                                         r  VGA_display/Display/vPos_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/vPos_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.021ns  (logic 0.244ns (23.935%)  route 0.777ns (76.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        0.777     1.021    VGA_display/Display/AR[0]
    SLICE_X10Y92         FDCE                                         f  VGA_display/Display/vPos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.845    -0.307    VGA_display/Display/CLK
    SLICE_X10Y92         FDCE                                         r  VGA_display/Display/vPos_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/vPos_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.085ns  (logic 0.244ns (22.539%)  route 0.840ns (77.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        0.840     1.085    VGA_display/Display/AR[0]
    SLICE_X11Y93         FDCE                                         f  VGA_display/Display/vPos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.846    -0.306    VGA_display/Display/CLK
    SLICE_X11Y93         FDCE                                         r  VGA_display/Display/vPos_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/vPos_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.085ns  (logic 0.244ns (22.539%)  route 0.840ns (77.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        0.840     1.085    VGA_display/Display/AR[0]
    SLICE_X11Y93         FDCE                                         f  VGA_display/Display/vPos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.846    -0.306    VGA_display/Display/CLK
    SLICE_X11Y93         FDCE                                         r  VGA_display/Display/vPos_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/vPos_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.148ns  (logic 0.244ns (21.296%)  route 0.903ns (78.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        0.903     1.148    VGA_display/Display/AR[0]
    SLICE_X10Y94         FDCE                                         f  VGA_display/Display/vPos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.846    -0.306    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/vPos_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.148ns  (logic 0.244ns (21.296%)  route 0.903ns (78.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        0.903     1.148    VGA_display/Display/AR[0]
    SLICE_X10Y94         FDCE                                         f  VGA_display/Display/vPos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.846    -0.306    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/vPos_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.148ns  (logic 0.244ns (21.296%)  route 0.903ns (78.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        0.903     1.148    VGA_display/Display/AR[0]
    SLICE_X10Y94         FDCE                                         f  VGA_display/Display/vPos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.846    -0.306    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/vPos_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.148ns  (logic 0.244ns (21.296%)  route 0.903ns (78.704%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1478, routed)        0.903     1.148    VGA_display/Display/AR[0]
    SLICE_X10Y94         FDCE                                         f  VGA_display/Display/vPos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  pll/inst/clkout2_buf/O
                         net (fo=24, routed)          0.846    -0.306    VGA_display/Display/CLK
    SLICE_X10Y94         FDCE                                         r  VGA_display/Display/vPos_reg[9]/C





