
5. Printing statistics.

=== $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff_1                          1
     $dff_16                         1
     $dffe_16                        2
     $mux_16                         1
     td_fused_top_ap_hadd_6_full_dsp_16      1

=== FPAddSub ===

   Number of wires:                 45
   Number of wire bits:            591
   Number of public wires:          45
   Number of public wire bits:     591
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $mux_25                         1
     $mux_33                         1
     $mux_36                         1
     $mux_38                         2
     $mux_39                         1
     $mux_40                         1
     $mux_41                         1
     $mux_48                         1
     FPAddSub_AlignModule            1
     FPAddSub_AlignShift1            1
     FPAddSub_AlignShift2            1
     FPAddSub_ExceptionModule        1
     FPAddSub_ExecutionModule        1
     FPAddSub_NormalizeModule        1
     FPAddSub_NormalizeShift1        1
     FPAddSub_NormalizeShift2        1
     FPAddSub_PrealignModule         1
     FPAddSub_RoundModule            1

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt_15                          1
     $mux_10                         2
     $mux_5                          2

=== FPAddSub_AlignShift1 ===

   Number of wires:                 12
   Number of wire bits:             74
   Number of public wires:           6
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $eq_2                           3
     $logic_not_2                    1
     $mux_11                         1
     $pmux_1                        11
     $reduce_or_2                    1
     $reduce_or_3                    1

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             63
   Number of public wires:           5
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq_2                           3
     $logic_not_2                    1
     $pmux_1                        11
     $reduce_or_2                    1
     $reduce_or_3                    1

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and_1                          4
     $logic_not_1                    1
     $not_1                          2
     $or_1                           5
     $reduce_and_5                   1
     $reduce_or_3                    1
     $reduce_or_5                    1

=== FPAddSub_ExecutionModule ===

   Number of wires:                 12
   Number of wire bits:             79
   Number of public wires:           9
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add_17                         1
     $mux_1                          1
     $mux_17                         1
     $sub_17                         1
     $xor_1                          2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux_17                         1
     $mux_5                         13

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 19
   Number of wire bits:            152
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $eq_2                           6
     $logic_not_2                    2
     $pmux_1                         2
     $pmux_13                        1
     $pmux_2                         1
     $pmux_4                         3
     $pmux_5                         1
     $reduce_or_2                    4

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add_6                          1
     $logic_not_1                    1
     $mux_6                          1
     $reduce_or_17                   1
     $reduce_or_4                    1
     $sub_6                          1

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            295
   Number of public wires:          16
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add_32                         4
     $and_1                          4
     $logic_not_1                    2
     $not_32                         2
     $or_1                           3
     $reduce_and_5                   2
     $reduce_or_10                   2

=== FPAddSub_RoundModule ===

   Number of wires:                 35
   Number of wire bits:            124
   Number of public wires:          19
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add_32                         1
     $add_6                          1
     $and_1                          7
     $mux_1                          2
     $mux_10                         1
     $mux_6                          1
     $not_1                          2
     $or_1                           5
     $xor_1                          2

=== td_fused_top_ap_hadd_6_full_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe_16                        3
     FPAddSub                        1

=== td_fused_top_tdf5_accum_2 ===

   Number of wires:                114
   Number of wire bits:            471
   Number of public wires:          83
   Number of public wire bits:     434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add_4                          1
     $and_1                         11
     $dff_1                          8
     $dff_4                          8
     $dffe_1                         2
     $dffe_16                        3
     $dffe_4                         2
     $eq_3                           3
     $eq_4                           1
     $mux_1                          9
     $mux_3                          3
     $mux_4                          1
     $not_1                          9
     $or_1                           2
     $or_4                           1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
     $pmux_3                         1
     $reduce_or_2                    2
     $sdff_1                        11
     $sdff_3                         1
     $sdff_4                         1
     $sdffe_1                        1

=== design hierarchy ===

   td_fused_top_tdf5_accum_2         1
     $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      1
       td_fused_top_ap_hadd_6_full_dsp_16      1
         FPAddSub                    1
           FPAddSub_AlignModule      1
           FPAddSub_AlignShift1      1
           FPAddSub_AlignShift2      1
           FPAddSub_ExceptionModule      1
           FPAddSub_ExecutionModule      1
           FPAddSub_NormalizeModule      1
           FPAddSub_NormalizeShift1      1
           FPAddSub_NormalizeShift2      1
           FPAddSub_PrealignModule      1
           FPAddSub_RoundModule      1

   Number of wires:                370
   Number of wire bits:           2445
   Number of public wires:         259
   Number of public wire bits:    2026
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                240
     $add_17                         1
     $add_32                         5
     $add_4                          1
     $add_6                          2
     $and_1                         26
     $dff_1                          9
     $dff_16                         1
     $dff_4                          8
     $dffe_1                         2
     $dffe_16                        8
     $dffe_4                         2
     $eq_2                          12
     $eq_3                           3
     $eq_4                           1
     $logic_not_1                    4
     $logic_not_2                    4
     $lt_15                          1
     $mux_1                         12
     $mux_10                         3
     $mux_11                         1
     $mux_16                         1
     $mux_17                         2
     $mux_25                         1
     $mux_3                          3
     $mux_33                         1
     $mux_36                         1
     $mux_38                         2
     $mux_39                         1
     $mux_4                          1
     $mux_40                         1
     $mux_41                         1
     $mux_48                         1
     $mux_5                         15
     $mux_6                          2
     $not_1                         13
     $not_32                         2
     $or_1                          15
     $or_4                           1
     $pmux_1                        24
     $pmux_13                        1
     $pmux_2                         1
     $pmux_3                         1
     $pmux_4                         3
     $pmux_5                         1
     $reduce_and_5                   3
     $reduce_or_10                   2
     $reduce_or_17                   1
     $reduce_or_2                    8
     $reduce_or_3                    3
     $reduce_or_4                    1
     $reduce_or_5                    1
     $sdff_1                        11
     $sdff_3                         1
     $sdff_4                         1
     $sdffe_1                        1
     $sub_17                         1
     $sub_6                          1
     $xor_1                          4

