strict digraph "" {
	node [label="\N"];
	"236:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d489c52d0>",
		fillcolor=firebrick,
		label="236:NS
ibr[sel] <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d489c52d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_228:AL"	 [def_var="['ibr']",
		label="Leaf_228:AL"];
	"236:NS" -> "Leaf_228:AL"	 [cond="[]",
		lineno=None];
	"232:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f5d489c59d0>",
		fillcolor=turquoise,
		label="232:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"235:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5d489c5990>",
		fillcolor=springgreen,
		label="235:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"232:BL" -> "235:IF"	 [cond="[]",
		lineno=None];
	"240:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d489c5410>",
		fillcolor=firebrick,
		label="240:NS
ibr[bgn] <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d489c5410>]",
		style=filled,
		typ=NonblockingSubstitution];
	"240:NS" -> "Leaf_228:AL"	 [cond="[]",
		lineno=None];
	"232:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5d489c5290>",
		fillcolor=springgreen,
		label="232:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"232:IF" -> "232:BL"	 [cond="['cnt']",
		label="(cnt < 8'd4)",
		lineno=232];
	"229:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f5d489c5bd0>",
		fillcolor=turquoise,
		label="229:BL
ibr <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5d489c5090>]",
		style=filled,
		typ=Block];
	"229:BL" -> "Leaf_228:AL"	 [cond="[]",
		lineno=None];
	"229:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5d489c5c10>",
		fillcolor=springgreen,
		label="229:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"229:IF" -> "232:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=229];
	"229:IF" -> "229:BL"	 [cond="['rst']",
		label=rst,
		lineno=229];
	"228:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f5d489c5c90>",
		clk_sens=True,
		fillcolor=gold,
		label="228:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'vtx', 'cnt', 'accTran']"];
	"228:AL" -> "229:IF"	 [cond="[]",
		lineno=None];
	"235:IF" -> "236:NS"	 [cond="['accTran', 'vtx']",
		label="(accTran & vtx[4])",
		lineno=235];
	"235:IF" -> "240:NS"	 [cond="['accTran', 'vtx']",
		label="!((accTran & vtx[4]))",
		lineno=235];
}
