Showcasing FSM Development with Fast-Clock Consideration, in VHDL and Verilog. Released under MIT License.
