// Seed: 3596613760
module module_0 (
    output tri1 id_0,
    output supply1 id_1,
    input supply0 id_2
);
  module_2 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_0,
      id_2,
      id_1,
      id_2,
      id_0
  );
endmodule
module module_1 #(
    parameter id_1 = 32'd55,
    parameter id_3 = 32'd61
) (
    input wand id_0,
    output tri0 _id_1,
    output supply1 id_2,
    input supply1 _id_3
);
  assign id_1 = id_3;
  wire id_5;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0
  );
  assign modCall_1.id_2 = 0;
  logic [id_1 : id_3] id_6;
  ;
  wire id_7;
  wire id_8;
endmodule
module module_2 (
    output tri id_0,
    input wand id_1,
    input tri1 id_2,
    input wire id_3,
    input supply0 id_4,
    input supply0 id_5,
    output wor id_6,
    output supply0 id_7,
    input uwire id_8,
    output supply0 id_9,
    input supply1 id_10,
    output supply0 id_11
);
endmodule
