var searchData=
[
  ['check_20crc_0',['Cyclic Redundancy Check (CRC)',['../group___c_r_c.html',1,'']]],
  ['clock_20rtc_1',['Real Time Clock (RTC)',['../group___r_t_c.html',1,'']]],
  ['cmsis_20core_20instruction_20interface_2',['CMSIS Core Instruction Interface',['../group___c_m_s_i_s___core___instruction_interface.html',1,'']]],
  ['cmsis_20core_20register_20access_20functions_3',['CMSIS Core Register Access Functions',['../group___c_m_s_i_s___core___reg_acc_functions.html',1,'']]],
  ['cmsis_20definitions_4',['CMSIS Definitions',['../group___cortex-_m0_plus.html',1,'Cortex-M0+ CMSIS Definitions'],['../group___f_d32_m0_p___c_m_s_i_s.html',1,'Device CMSIS Definitions']]],
  ['cmsis_20global_20defines_5',['CMSIS Global Defines',['../group___c_m_s_i_s__glob__defs.html',1,'']]],
  ['comp_6',['Comparator (COMP)',['../group___c_o_m_p.html',1,'']]],
  ['comp_5fclk_5fctrl_5freg_7',['COMP_CLK_CTRL_REG',['../group___c_o_m_p___c_l_k___c_t_r_l___r_e_g.html',1,'']]],
  ['comp_5fctrl0_5freg_8',['COMP_CTRL0_REG',['../group___c_o_m_p___c_t_r_l0___r_e_g.html',1,'']]],
  ['comp_5fdesc_5freg_9',['COMP_DESC_REG',['../group___c_o_m_p___d_e_s_c___r_e_g.html',1,'']]],
  ['comp_5fevent_5fen_5freg_10',['COMP_EVENT_EN_REG',['../group___c_o_m_p___e_v_e_n_t___e_n___r_e_g.html',1,'']]],
  ['comp_5fhal_11',['COMP_HAL',['../group___c_o_m_p___h_a_l.html',1,'']]],
  ['comp_5finput_5fctrl0_5freg_12',['COMP_INPUT_CTRL0_REG',['../group___c_o_m_p___i_n_p_u_t___c_t_r_l0___r_e_g.html',1,'']]],
  ['comp_5finput_5fctrl1_5freg_13',['COMP_INPUT_CTRL1_REG',['../group___c_o_m_p___i_n_p_u_t___c_t_r_l1___r_e_g.html',1,'']]],
  ['comp_5finterrupts_14',['COMP_INTERRUPTS',['../group___c_o_m_p___i_n_t_e_r_r_u_p_t_s.html',1,'']]],
  ['comp_5fintr_5fen_5freg_15',['COMP_INTR_EN_REG',['../group___c_o_m_p___i_n_t_r___e_n___r_e_g.html',1,'']]],
  ['comp_5fintr_5fevent_5freg_16',['COMP_INTR_EVENT_REG',['../group___c_o_m_p___i_n_t_r___e_v_e_n_t___r_e_g.html',1,'']]],
  ['comp_5fintr_5fnmi_5fen_5freg_17',['COMP_INTR_NMI_EN_REG',['../group___c_o_m_p___i_n_t_r___n_m_i___e_n___r_e_g.html',1,'']]],
  ['comp_5fintr_5fsts_5freg_18',['COMP_INTR_STS_REG',['../group___c_o_m_p___i_n_t_r___s_t_s___r_e_g.html',1,'']]],
  ['comp_5fintr_5fsw_5fset_5freg_19',['COMP_INTR_SW_SET_REG',['../group___c_o_m_p___i_n_t_r___s_w___s_e_t___r_e_g.html',1,'']]],
  ['comp_5fkey_20',['COMP_KEY',['../group___c_o_m_p___k_e_y.html',1,'']]],
  ['comp_5fmemory_5fmap_21',['COMP_MEMORY_MAP',['../group___c_o_m_p___m_e_m_o_r_y___m_a_p.html',1,'']]],
  ['comp_5fout_5fctrl0_5freg_22',['COMP_OUT_CTRL0_REG',['../group___c_o_m_p___o_u_t___c_t_r_l0___r_e_g.html',1,'']]],
  ['comp_5fout_5fctrl1_5freg_23',['COMP_OUT_CTRL1_REG',['../group___c_o_m_p___o_u_t___c_t_r_l1___r_e_g.html',1,'']]],
  ['comp_5fpwr_5fen_5freg_24',['COMP_PWR_EN_REG',['../group___c_o_m_p___p_w_r___e_n___r_e_g.html',1,'']]],
  ['comp_5fref_5fctrl0_5freg_25',['COMP_REF_CTRL0_REG',['../group___c_o_m_p___r_e_f___c_t_r_l0___r_e_g.html',1,'']]],
  ['comp_5fref_5fctrl1_5freg_26',['COMP_REF_CTRL1_REG',['../group___c_o_m_p___r_e_f___c_t_r_l1___r_e_g.html',1,'']]],
  ['comp_5fregister_5fflags_27',['COMP_REGISTER_FLAGS',['../group___c_o_m_p___r_e_g_i_s_t_e_r___f_l_a_g_s.html',1,'']]],
  ['comp_5fregisters_28',['COMP_REGISTERS',['../group___c_o_m_p___r_e_g_i_s_t_e_r_s.html',1,'']]],
  ['comp_5frst_5fctrl_5freg_29',['COMP_RST_CTRL_REG',['../group___c_o_m_p___r_s_t___c_t_r_l___r_e_g.html',1,'']]],
  ['comp_5frst_5fsts_5freg_30',['COMP_RST_STS_REG',['../group___c_o_m_p___r_s_t___s_t_s___r_e_g.html',1,'']]],
  ['comp_5fspare_5fctrl_5freg_31',['COMP_SPARE_CTRL_REG',['../group___c_o_m_p___s_p_a_r_e___c_t_r_l___r_e_g.html',1,'']]],
  ['comp_5fspare_5fsts_5freg_32',['COMP_SPARE_STS_REG',['../group___c_o_m_p___s_p_a_r_e___s_t_s___r_e_g.html',1,'']]],
  ['comp_5fsts_5freg_33',['COMP_STS_REG',['../group___c_o_m_p___s_t_s___r_e_g.html',1,'']]],
  ['comparator_20comp_34',['Comparator (COMP)',['../group___c_o_m_p.html',1,'']]],
  ['control_20block_20scb_35',['System Control Block (SCB)',['../group___c_m_s_i_s___s_c_b.html',1,'']]],
  ['control_20registers_36',['Status and Control Registers',['../group___c_m_s_i_s___c_o_r_e.html',1,'']]],
  ['control_20sysctrl_37',['System Control (SYSCTRL)',['../group___s_y_s_c_t_r_l.html',1,'']]],
  ['controller_20nvic_38',['Nested Vectored Interrupt Controller (NVIC)',['../group___c_m_s_i_s___n_v_i_c.html',1,'']]],
  ['convertor_20adc_39',['Analog to Digital Convertor (ADC)',['../group___a_d_c.html',1,'']]],
  ['convertor_20dac_40',['Digital to Analog Convertor (DAC)',['../group___d_a_c.html',1,'']]],
  ['core_20debug_20registers_20coredebug_41',['Core Debug Registers (CoreDebug)',['../group___c_m_s_i_s___core_debug.html',1,'']]],
  ['core_20definitions_42',['Core Definitions',['../group___c_m_s_i_s__core__base.html',1,'']]],
  ['core_20instruction_20interface_43',['CMSIS Core Instruction Interface',['../group___c_m_s_i_s___core___instruction_interface.html',1,'']]],
  ['core_20register_20access_20functions_44',['CMSIS Core Register Access Functions',['../group___c_m_s_i_s___core___reg_acc_functions.html',1,'']]],
  ['coredebug_45',['Core Debug Registers (CoreDebug)',['../group___c_m_s_i_s___core_debug.html',1,'']]],
  ['cortex_20m0_20cmsis_20definitions_46',['Cortex-M0+ CMSIS Definitions',['../group___cortex-_m0_plus.html',1,'']]],
  ['crc_47',['Cyclic Redundancy Check (CRC)',['../group___c_r_c.html',1,'']]],
  ['crc_5fcrcconfig_5freg_48',['CRC_CRCCONFIG_REG',['../group___c_r_c___c_r_c_c_o_n_f_i_g___r_e_g.html',1,'']]],
  ['crc_5fcrcinput_5freg_49',['CRC_CRCINPUT_REG',['../group___c_r_c___c_r_c_i_n_p_u_t___r_e_g.html',1,'']]],
  ['crc_5fcrcresult_5freg_50',['CRC_CRCRESULT_REG',['../group___c_r_c___c_r_c_r_e_s_u_l_t___r_e_g.html',1,'']]],
  ['crc_5fcrcseed_5freg_51',['CRC_CRCSEED_REG',['../group___c_r_c___c_r_c_s_e_e_d___r_e_g.html',1,'']]],
  ['crc_5fhal_52',['CRC_HAL',['../group___c_r_c___h_a_l.html',1,'']]],
  ['crc_5fkey_53',['CRC_KEY',['../group___c_r_c___k_e_y.html',1,'']]],
  ['crc_5fmemory_5fmap_54',['CRC_MEMORY_MAP',['../group___c_r_c___m_e_m_o_r_y___m_a_p.html',1,'']]],
  ['crc_5fpwr_5fen_5freg_55',['CRC_PWR_EN_REG',['../group___c_r_c___p_w_r___e_n___r_e_g.html',1,'']]],
  ['crc_5fregister_5fflags_56',['CRC_REGISTER_FLAGS',['../group___c_r_c___r_e_g_i_s_t_e_r___f_l_a_g_s.html',1,'']]],
  ['crc_5fregisters_57',['CRC_REGISTERS',['../group___c_r_c___r_e_g_i_s_t_e_r_s.html',1,'']]],
  ['crc_5frst_5fctrl_5freg_58',['CRC_RST_CTRL_REG',['../group___c_r_c___r_s_t___c_t_r_l___r_e_g.html',1,'']]],
  ['crc_5frst_5fsts_5freg_59',['CRC_RST_STS_REG',['../group___c_r_c___r_s_t___s_t_s___r_e_g.html',1,'']]],
  ['cyclic_20redundancy_20check_20crc_60',['Cyclic Redundancy Check (CRC)',['../group___c_r_c.html',1,'']]]
];
