# system info timer_display_tb on 2025.11.26.21:23:08
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1764213772
#
#
# Files generated for timer_display_tb on 2025.11.26.21:23:08
files:
filepath,kind,attributes,module,is_top
timer_display/testbench/timer_display_tb/simulation/timer_display_tb.v,VERILOG,,timer_display_tb,true
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display.v,VERILOG,,timer_display,false
timer_display/testbench/timer_display_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
timer_display/testbench/timer_display_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
timer_display/testbench/timer_display_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
timer_display/testbench/timer_display_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
timer_display/testbench/timer_display_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0002,false
timer_display/testbench/timer_display_tb/simulation/submodules/altera_conduit_bfm_0002.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0002,false
timer_display/testbench/timer_display_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
timer_display/testbench/timer_display_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_DISPLAY.v,VERILOG,,timer_display_DISPLAY,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_NIOSII.v,VERILOG,,timer_display_NIOSII,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_PAUSE_BUTTON.v,VERILOG,,timer_display_PAUSE_BUTTON,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_RAM.hex,HEX,,timer_display_RAM,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_RAM.v,VERILOG,,timer_display_RAM,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_TIMER.v,VERILOG,,timer_display_TIMER,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_UART.v,VERILOG,,timer_display_UART,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_mm_interconnect_0.v,VERILOG,,timer_display_mm_interconnect_0,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_irq_mapper.sv,SYSTEM_VERILOG,,timer_display_irq_mapper,false
timer_display/testbench/timer_display_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
timer_display/testbench/timer_display_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
timer_display/testbench/timer_display_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_NIOSII_cpu.sdc,SDC,,timer_display_NIOSII_cpu,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_NIOSII_cpu.v,VERILOG,,timer_display_NIOSII_cpu,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_NIOSII_cpu_debug_slave_sysclk.v,VERILOG,,timer_display_NIOSII_cpu,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_NIOSII_cpu_debug_slave_tck.v,VERILOG,,timer_display_NIOSII_cpu,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_NIOSII_cpu_debug_slave_wrapper.v,VERILOG,,timer_display_NIOSII_cpu,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_NIOSII_cpu_nios2_waves.do,OTHER,,timer_display_NIOSII_cpu,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_NIOSII_cpu_ociram_default_contents.dat,DAT,,timer_display_NIOSII_cpu,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_NIOSII_cpu_ociram_default_contents.hex,HEX,,timer_display_NIOSII_cpu,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_NIOSII_cpu_ociram_default_contents.mif,MIF,,timer_display_NIOSII_cpu,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_NIOSII_cpu_rf_ram_a.dat,DAT,,timer_display_NIOSII_cpu,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_NIOSII_cpu_rf_ram_a.hex,HEX,,timer_display_NIOSII_cpu,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_NIOSII_cpu_rf_ram_a.mif,MIF,,timer_display_NIOSII_cpu,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_NIOSII_cpu_rf_ram_b.dat,DAT,,timer_display_NIOSII_cpu,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_NIOSII_cpu_rf_ram_b.hex,HEX,,timer_display_NIOSII_cpu,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_NIOSII_cpu_rf_ram_b.mif,MIF,,timer_display_NIOSII_cpu,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_NIOSII_cpu_test_bench.v,VERILOG,,timer_display_NIOSII_cpu,false
timer_display/testbench/timer_display_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
timer_display/testbench/timer_display_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
timer_display/testbench/timer_display_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
timer_display/testbench/timer_display_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
timer_display/testbench/timer_display_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
timer_display/testbench/timer_display_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,timer_display_mm_interconnect_0_router,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,timer_display_mm_interconnect_0_router_001,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,timer_display_mm_interconnect_0_router_002,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,timer_display_mm_interconnect_0_router_003,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,timer_display_mm_interconnect_0_cmd_demux,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,timer_display_mm_interconnect_0_cmd_demux_001,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,timer_display_mm_interconnect_0_cmd_mux,false
timer_display/testbench/timer_display_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,timer_display_mm_interconnect_0_cmd_mux,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,timer_display_mm_interconnect_0_cmd_mux_001,false
timer_display/testbench/timer_display_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,timer_display_mm_interconnect_0_cmd_mux_001,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,timer_display_mm_interconnect_0_rsp_demux,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,timer_display_mm_interconnect_0_rsp_mux,false
timer_display/testbench/timer_display_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,timer_display_mm_interconnect_0_rsp_mux,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,timer_display_mm_interconnect_0_rsp_mux_001,false
timer_display/testbench/timer_display_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,timer_display_mm_interconnect_0_rsp_mux_001,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,timer_display_mm_interconnect_0_avalon_st_adapter,false
timer_display/testbench/timer_display_tb/simulation/submodules/timer_display_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,timer_display_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
timer_display_tb.timer_display_inst,timer_display
timer_display_tb.timer_display_inst.DISPLAY,timer_display_DISPLAY
timer_display_tb.timer_display_inst.NIOSII,timer_display_NIOSII
timer_display_tb.timer_display_inst.NIOSII.cpu,timer_display_NIOSII_cpu
timer_display_tb.timer_display_inst.PAUSE_BUTTON,timer_display_PAUSE_BUTTON
timer_display_tb.timer_display_inst.RESET_BUTTON,timer_display_PAUSE_BUTTON
timer_display_tb.timer_display_inst.START_BUTTON,timer_display_PAUSE_BUTTON
timer_display_tb.timer_display_inst.RAM,timer_display_RAM
timer_display_tb.timer_display_inst.TIMER,timer_display_TIMER
timer_display_tb.timer_display_inst.UART,timer_display_UART
timer_display_tb.timer_display_inst.mm_interconnect_0,timer_display_mm_interconnect_0
timer_display_tb.timer_display_inst.mm_interconnect_0.NIOSII_data_master_translator,altera_merlin_master_translator
timer_display_tb.timer_display_inst.mm_interconnect_0.NIOSII_instruction_master_translator,altera_merlin_master_translator
timer_display_tb.timer_display_inst.mm_interconnect_0.UART_avalon_jtag_slave_translator,altera_merlin_slave_translator
timer_display_tb.timer_display_inst.mm_interconnect_0.NIOSII_debug_mem_slave_translator,altera_merlin_slave_translator
timer_display_tb.timer_display_inst.mm_interconnect_0.TIMER_s1_translator,altera_merlin_slave_translator
timer_display_tb.timer_display_inst.mm_interconnect_0.RAM_s1_translator,altera_merlin_slave_translator
timer_display_tb.timer_display_inst.mm_interconnect_0.START_BUTTON_s1_translator,altera_merlin_slave_translator
timer_display_tb.timer_display_inst.mm_interconnect_0.RESET_BUTTON_s1_translator,altera_merlin_slave_translator
timer_display_tb.timer_display_inst.mm_interconnect_0.DISPLAY_s1_translator,altera_merlin_slave_translator
timer_display_tb.timer_display_inst.mm_interconnect_0.PAUSE_BUTTON_s1_translator,altera_merlin_slave_translator
timer_display_tb.timer_display_inst.mm_interconnect_0.NIOSII_data_master_agent,altera_merlin_master_agent
timer_display_tb.timer_display_inst.mm_interconnect_0.NIOSII_instruction_master_agent,altera_merlin_master_agent
timer_display_tb.timer_display_inst.mm_interconnect_0.UART_avalon_jtag_slave_agent,altera_merlin_slave_agent
timer_display_tb.timer_display_inst.mm_interconnect_0.NIOSII_debug_mem_slave_agent,altera_merlin_slave_agent
timer_display_tb.timer_display_inst.mm_interconnect_0.TIMER_s1_agent,altera_merlin_slave_agent
timer_display_tb.timer_display_inst.mm_interconnect_0.RAM_s1_agent,altera_merlin_slave_agent
timer_display_tb.timer_display_inst.mm_interconnect_0.START_BUTTON_s1_agent,altera_merlin_slave_agent
timer_display_tb.timer_display_inst.mm_interconnect_0.RESET_BUTTON_s1_agent,altera_merlin_slave_agent
timer_display_tb.timer_display_inst.mm_interconnect_0.DISPLAY_s1_agent,altera_merlin_slave_agent
timer_display_tb.timer_display_inst.mm_interconnect_0.PAUSE_BUTTON_s1_agent,altera_merlin_slave_agent
timer_display_tb.timer_display_inst.mm_interconnect_0.UART_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
timer_display_tb.timer_display_inst.mm_interconnect_0.NIOSII_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
timer_display_tb.timer_display_inst.mm_interconnect_0.TIMER_s1_agent_rsp_fifo,altera_avalon_sc_fifo
timer_display_tb.timer_display_inst.mm_interconnect_0.RAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
timer_display_tb.timer_display_inst.mm_interconnect_0.START_BUTTON_s1_agent_rsp_fifo,altera_avalon_sc_fifo
timer_display_tb.timer_display_inst.mm_interconnect_0.RESET_BUTTON_s1_agent_rsp_fifo,altera_avalon_sc_fifo
timer_display_tb.timer_display_inst.mm_interconnect_0.DISPLAY_s1_agent_rsp_fifo,altera_avalon_sc_fifo
timer_display_tb.timer_display_inst.mm_interconnect_0.PAUSE_BUTTON_s1_agent_rsp_fifo,altera_avalon_sc_fifo
timer_display_tb.timer_display_inst.mm_interconnect_0.router,timer_display_mm_interconnect_0_router
timer_display_tb.timer_display_inst.mm_interconnect_0.router_001,timer_display_mm_interconnect_0_router_001
timer_display_tb.timer_display_inst.mm_interconnect_0.router_002,timer_display_mm_interconnect_0_router_002
timer_display_tb.timer_display_inst.mm_interconnect_0.router_004,timer_display_mm_interconnect_0_router_002
timer_display_tb.timer_display_inst.mm_interconnect_0.router_006,timer_display_mm_interconnect_0_router_002
timer_display_tb.timer_display_inst.mm_interconnect_0.router_007,timer_display_mm_interconnect_0_router_002
timer_display_tb.timer_display_inst.mm_interconnect_0.router_008,timer_display_mm_interconnect_0_router_002
timer_display_tb.timer_display_inst.mm_interconnect_0.router_009,timer_display_mm_interconnect_0_router_002
timer_display_tb.timer_display_inst.mm_interconnect_0.router_003,timer_display_mm_interconnect_0_router_003
timer_display_tb.timer_display_inst.mm_interconnect_0.router_005,timer_display_mm_interconnect_0_router_003
timer_display_tb.timer_display_inst.mm_interconnect_0.cmd_demux,timer_display_mm_interconnect_0_cmd_demux
timer_display_tb.timer_display_inst.mm_interconnect_0.cmd_demux_001,timer_display_mm_interconnect_0_cmd_demux_001
timer_display_tb.timer_display_inst.mm_interconnect_0.rsp_demux_001,timer_display_mm_interconnect_0_cmd_demux_001
timer_display_tb.timer_display_inst.mm_interconnect_0.rsp_demux_003,timer_display_mm_interconnect_0_cmd_demux_001
timer_display_tb.timer_display_inst.mm_interconnect_0.cmd_mux,timer_display_mm_interconnect_0_cmd_mux
timer_display_tb.timer_display_inst.mm_interconnect_0.cmd_mux_002,timer_display_mm_interconnect_0_cmd_mux
timer_display_tb.timer_display_inst.mm_interconnect_0.cmd_mux_004,timer_display_mm_interconnect_0_cmd_mux
timer_display_tb.timer_display_inst.mm_interconnect_0.cmd_mux_005,timer_display_mm_interconnect_0_cmd_mux
timer_display_tb.timer_display_inst.mm_interconnect_0.cmd_mux_006,timer_display_mm_interconnect_0_cmd_mux
timer_display_tb.timer_display_inst.mm_interconnect_0.cmd_mux_007,timer_display_mm_interconnect_0_cmd_mux
timer_display_tb.timer_display_inst.mm_interconnect_0.cmd_mux_001,timer_display_mm_interconnect_0_cmd_mux_001
timer_display_tb.timer_display_inst.mm_interconnect_0.cmd_mux_003,timer_display_mm_interconnect_0_cmd_mux_001
timer_display_tb.timer_display_inst.mm_interconnect_0.rsp_demux,timer_display_mm_interconnect_0_rsp_demux
timer_display_tb.timer_display_inst.mm_interconnect_0.rsp_demux_002,timer_display_mm_interconnect_0_rsp_demux
timer_display_tb.timer_display_inst.mm_interconnect_0.rsp_demux_004,timer_display_mm_interconnect_0_rsp_demux
timer_display_tb.timer_display_inst.mm_interconnect_0.rsp_demux_005,timer_display_mm_interconnect_0_rsp_demux
timer_display_tb.timer_display_inst.mm_interconnect_0.rsp_demux_006,timer_display_mm_interconnect_0_rsp_demux
timer_display_tb.timer_display_inst.mm_interconnect_0.rsp_demux_007,timer_display_mm_interconnect_0_rsp_demux
timer_display_tb.timer_display_inst.mm_interconnect_0.rsp_mux,timer_display_mm_interconnect_0_rsp_mux
timer_display_tb.timer_display_inst.mm_interconnect_0.rsp_mux_001,timer_display_mm_interconnect_0_rsp_mux_001
timer_display_tb.timer_display_inst.mm_interconnect_0.avalon_st_adapter,timer_display_mm_interconnect_0_avalon_st_adapter
timer_display_tb.timer_display_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,timer_display_mm_interconnect_0_avalon_st_adapter_error_adapter_0
timer_display_tb.timer_display_inst.mm_interconnect_0.avalon_st_adapter_001,timer_display_mm_interconnect_0_avalon_st_adapter
timer_display_tb.timer_display_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,timer_display_mm_interconnect_0_avalon_st_adapter_error_adapter_0
timer_display_tb.timer_display_inst.mm_interconnect_0.avalon_st_adapter_002,timer_display_mm_interconnect_0_avalon_st_adapter
timer_display_tb.timer_display_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,timer_display_mm_interconnect_0_avalon_st_adapter_error_adapter_0
timer_display_tb.timer_display_inst.mm_interconnect_0.avalon_st_adapter_003,timer_display_mm_interconnect_0_avalon_st_adapter
timer_display_tb.timer_display_inst.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,timer_display_mm_interconnect_0_avalon_st_adapter_error_adapter_0
timer_display_tb.timer_display_inst.mm_interconnect_0.avalon_st_adapter_004,timer_display_mm_interconnect_0_avalon_st_adapter
timer_display_tb.timer_display_inst.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,timer_display_mm_interconnect_0_avalon_st_adapter_error_adapter_0
timer_display_tb.timer_display_inst.mm_interconnect_0.avalon_st_adapter_005,timer_display_mm_interconnect_0_avalon_st_adapter
timer_display_tb.timer_display_inst.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,timer_display_mm_interconnect_0_avalon_st_adapter_error_adapter_0
timer_display_tb.timer_display_inst.mm_interconnect_0.avalon_st_adapter_006,timer_display_mm_interconnect_0_avalon_st_adapter
timer_display_tb.timer_display_inst.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,timer_display_mm_interconnect_0_avalon_st_adapter_error_adapter_0
timer_display_tb.timer_display_inst.mm_interconnect_0.avalon_st_adapter_007,timer_display_mm_interconnect_0_avalon_st_adapter
timer_display_tb.timer_display_inst.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,timer_display_mm_interconnect_0_avalon_st_adapter_error_adapter_0
timer_display_tb.timer_display_inst.irq_mapper,timer_display_irq_mapper
timer_display_tb.timer_display_inst.rst_controller,altera_reset_controller
timer_display_tb.timer_display_inst_clk_bfm,altera_avalon_clock_source
timer_display_tb.timer_display_inst_display_7_segments_bfm,altera_conduit_bfm
timer_display_tb.timer_display_inst_pause_button_bfm,altera_conduit_bfm_0002
timer_display_tb.timer_display_inst_reset_button_bfm,altera_conduit_bfm_0002
timer_display_tb.timer_display_inst_start_button_bfm,altera_conduit_bfm_0002
timer_display_tb.timer_display_inst_reset_bfm,altera_avalon_reset_source
