EESchema-LIBRARY Version 2.3  20/05/2007-15:07:27
# Converted with eagle2kicad.ulp Version 0.9
# Device count = 65
#
# Dev Name: 27S40
# Package Name: DIL20
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 27S40 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 27S40
F0 "IC" -300 825 50 H V L B
F1 "27S40" -300 -900 50 H V L B
F2 "memory-DIL20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -800 300 -800
P 2 1 0 0 300 -800 300 800
P 2 1 0 0 300 800 -300 800
P 2 1 0 0 -300 800 -300 -800
X A0 9 -500 700 200 R 40 40 1 1 I 
X A1 8 -500 600 200 R 40 40 1 1 I 
X A2 7 -500 500 200 R 40 40 1 1 I 
X A3 6 -500 400 200 R 40 40 1 1 I 
X A4 5 -500 300 200 R 40 40 1 1 I 
X A5 4 -500 200 200 R 40 40 1 1 I 
X A6 3 -500 100 200 R 40 40 1 1 I 
X A7 2 -500 0 200 R 40 40 1 1 I 
X A8 1 -500 -100 200 R 40 40 1 1 I 
X A9 19 -500 -200 200 R 40 40 1 1 I 
X A10 18 -500 -300 200 R 40 40 1 1 I 
X A11 17 -500 -400 200 R 40 40 1 1 I 
X CS1\ 15 -500 -600 200 R 40 40 1 1 I 
X CS2\ 16 -500 -700 200 R 40 40 1 1 I 
X O0 14 500 700 200 L 40 40 1 1 C 
X O1 13 500 600 200 L 40 40 1 1 C 
X O2 12 500 500 200 L 40 40 1 1 C 
X O3 11 500 400 200 L 40 40 1 1 C 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 10 0 -300 200 U 40 40 2 1 W 
X VCC 20 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 27S43
# Package Name: DIL24
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 27S43 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 27S43
F0 "IC" -300 825 50 H V L B
F1 "27S43" -300 -900 50 H V L B
F2 "memory-DIL24" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -800 300 -800
P 2 1 0 0 300 -800 300 800
P 2 1 0 0 300 800 -300 800
P 2 1 0 0 -300 800 -300 -800
X A0 8 -500 700 200 R 40 40 1 1 I 
X A1 7 -500 600 200 R 40 40 1 1 I 
X A2 6 -500 500 200 R 40 40 1 1 I 
X A3 5 -500 400 200 R 40 40 1 1 I 
X A4 4 -500 300 200 R 40 40 1 1 I 
X A5 3 -500 200 200 R 40 40 1 1 I 
X A6 2 -500 100 200 R 40 40 1 1 I 
X A7 1 -500 0 200 R 40 40 1 1 I 
X A8 23 -500 -100 200 R 40 40 1 1 I 
X A9 22 -500 -200 200 R 40 40 1 1 I 
X A10 21 -500 -300 200 R 40 40 1 1 I 
X A11 19 -500 -400 200 R 40 40 1 1 I 
X CS1\ 20 -500 -600 200 R 40 40 1 1 I 
X CS2 18 -500 -700 200 R 40 40 1 1 I 
X O0 9 500 700 200 L 40 40 1 1 T 
X O1 10 500 600 200 L 40 40 1 1 T 
X O2 11 500 500 200 L 40 40 1 1 T 
X O3 13 500 400 200 L 40 40 1 1 T 
X O4 14 500 300 200 L 40 40 1 1 T 
X O5 15 500 200 200 L 40 40 1 1 T 
X O6 16 500 100 200 L 40 40 1 1 T 
X O7 17 500 0 200 L 40 40 1 1 T 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 12 0 -300 200 U 40 40 2 1 W 
X VCC 24 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 51C68
# Package Name: DIL20
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 51C68 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 51C68
F0 "IC" -300 825 50 H V L B
F1 "51C68" -300 -900 50 H V L B
F2 "memory-DIL20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -800 300 -800
P 2 1 0 0 300 -800 300 800
P 2 1 0 0 300 800 -300 800
P 2 1 0 0 -300 800 -300 -800
X A0 16 -500 700 200 R 40 40 1 1 I 
X A1 17 -500 600 200 R 40 40 1 1 I 
X A2 18 -500 500 200 R 40 40 1 1 I 
X A3 19 -500 400 200 R 40 40 1 1 I 
X A4 1 -500 300 200 R 40 40 1 1 I 
X A5 2 -500 200 200 R 40 40 1 1 I 
X A6 3 -500 100 200 R 40 40 1 1 I 
X A7 4 -500 0 200 R 40 40 1 1 I 
X A8 5 -500 -100 200 R 40 40 1 1 I 
X A9 6 -500 -200 200 R 40 40 1 1 I 
X A10 7 -500 -300 200 R 40 40 1 1 I 
X A11 8 -500 -400 200 R 40 40 1 1 I 
X CS\ 9 -500 -600 200 R 40 40 1 1 I 
X D0 15 500 700 200 L 40 40 1 1 B 
X D1 14 500 600 200 L 40 40 1 1 B 
X D2 13 500 500 200 L 40 40 1 1 B 
X D3 12 500 400 200 L 40 40 1 1 B 
X WE\ 11 -500 -700 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 10 0 -300 200 U 40 40 2 1 W 
X VCC 20 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 51C259
# Package Name: DIL18
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 51C259 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 51C259
F0 "IC" -300 625 50 H V L B
F1 "51C259" -300 -800 50 H V L B
F2 "memory-DIL18" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -700 300 -700
P 2 1 0 0 300 -700 300 600
P 2 1 0 0 300 600 -300 600
P 2 1 0 0 -300 600 -300 -700
X A0 6 -500 500 200 R 40 40 1 1 I 
X A1 8 -500 400 200 R 40 40 1 1 I 
X A2 7 -500 300 200 R 40 40 1 1 I 
X A3 13 -500 200 200 R 40 40 1 1 I 
X A4 12 -500 100 200 R 40 40 1 1 I 
X A5 11 -500 0 200 R 40 40 1 1 I 
X A6 14 -500 -100 200 R 40 40 1 1 I 
X A7 10 -500 -200 200 R 40 40 1 1 I 
X CAS\ 16 -500 -500 200 R 40 40 1 1 I 
X D0 2 500 500 200 L 40 40 1 1 B 
X D1 3 500 400 200 L 40 40 1 1 B 
X D2 15 500 300 200 L 40 40 1 1 B 
X D3 17 500 200 200 L 40 40 1 1 B 
X RAS\ 5 -500 -400 200 R 40 40 1 1 I 
X VCC 9 500 -200 200 L 40 40 1 1 W 
X VSS 18 500 -600 200 L 40 40 1 1 W 
X WE\ 4 -500 -600 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: 52B23
# Package Name: DIL28
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 52B23 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 52B23
F0 "IC" -400 925 50 H V L B
F1 "52B23" -400 -1000 50 H V L B
F2 "memory-DIL28" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -900 200 -900
P 2 1 0 0 200 -900 200 900
P 2 1 0 0 200 900 -400 900
P 2 1 0 0 -400 900 -400 -900
X A0 10 -600 800 200 R 40 40 1 1 I 
X A1 9 -600 700 200 R 40 40 1 1 I 
X A2 8 -600 600 200 R 40 40 1 1 I 
X A3 7 -600 500 200 R 40 40 1 1 I 
X A4 6 -600 400 200 R 40 40 1 1 I 
X A5 5 -600 300 200 R 40 40 1 1 I 
X A6 4 -600 200 200 R 40 40 1 1 I 
X A7 3 -600 100 200 R 40 40 1 1 I 
X A8 24 -600 0 200 R 40 40 1 1 I 
X A9 25 -600 -100 200 R 40 40 1 1 I 
X A10 21 -600 -200 200 R 40 40 1 1 I 
X A11 23 -600 -300 200 R 40 40 1 1 I 
X CC\ 1 -600 -800 200 R 40 40 1 1 I 
X CE\ 20 -600 -500 200 R 40 40 1 1 I 
X D0 11 400 800 200 L 40 40 1 1 B 
X D1 12 400 700 200 L 40 40 1 1 B 
X D2 13 400 600 200 L 40 40 1 1 B 
X D3 15 400 500 200 L 40 40 1 1 B 
X D4 16 400 400 200 L 40 40 1 1 B 
X D5 17 400 300 200 L 40 40 1 1 B 
X D6 18 400 200 200 L 40 40 1 1 B 
X D7 19 400 100 200 L 40 40 1 1 B 
X OE\ 22 -600 -600 200 R 40 40 1 1 I 
X WE\ 27 -600 -700 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 14 0 -300 200 U 40 40 2 1 W 
X VCC 28 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 99C68
# Package Name: DIL20
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 99C68 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 99C68
F0 "IC" -300 825 50 H V L B
F1 "99C68" -300 -900 50 H V L B
F2 "memory-DIL20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -800 300 -800
P 2 1 0 0 300 -800 300 800
P 2 1 0 0 300 800 -300 800
P 2 1 0 0 -300 800 -300 -800
X A0 16 -500 700 200 R 40 40 1 1 I 
X A1 17 -500 600 200 R 40 40 1 1 I 
X A2 18 -500 500 200 R 40 40 1 1 I 
X A3 19 -500 400 200 R 40 40 1 1 I 
X A4 1 -500 300 200 R 40 40 1 1 I 
X A5 2 -500 200 200 R 40 40 1 1 I 
X A6 3 -500 100 200 R 40 40 1 1 I 
X A7 4 -500 0 200 R 40 40 1 1 I 
X A8 5 -500 -100 200 R 40 40 1 1 I 
X A9 6 -500 -200 200 R 40 40 1 1 I 
X A10 7 -500 -300 200 R 40 40 1 1 I 
X A11 8 -500 -400 200 R 40 40 1 1 I 
X CE\ 9 -500 -600 200 R 40 40 1 1 I 
X D0 15 500 700 200 L 40 40 1 1 B 
X D1 14 500 600 200 L 40 40 1 1 B 
X D2 13 500 500 200 L 40 40 1 1 B 
X D3 12 500 400 200 L 40 40 1 1 B 
X WE\ 11 -500 -700 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 10 0 -300 200 U 40 40 2 1 W 
X VCC 20 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 315
# Package Name: DIL18
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 315 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 315
F0 "IC" -300 825 50 H V L B
F1 "315" -300 -900 50 H V L B
F2 "memory-DIL18" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -800 300 -800
P 2 1 0 0 300 -800 300 800
P 2 1 0 0 300 800 -300 800
P 2 1 0 0 -300 800 -300 -800
X A0 1 -500 700 200 R 40 40 1 1 I 
X A1 2 -500 600 200 R 40 40 1 1 I 
X A2 3 -500 500 200 R 40 40 1 1 I 
X A3 4 -500 400 200 R 40 40 1 1 I 
X A4 5 -500 300 200 R 40 40 1 1 I 
X A5 6 -500 200 200 R 40 40 1 1 I 
X A6 17 -500 100 200 R 40 40 1 1 I 
X A7 16 -500 0 200 R 40 40 1 1 I 
X A8 15 -500 -100 200 R 40 40 1 1 I 
X A9 14 -500 -200 200 R 40 40 1 1 I 
X A10 13 -500 -300 200 R 40 40 1 1 I 
X A11 12 -500 -400 200 R 40 40 1 1 I 
X CS\ 10 -500 -600 200 R 40 40 1 1 I 
X DI 11 500 500 200 L 40 40 1 1 I 
X DO 7 500 700 200 L 40 40 1 1 T 
X WE\ 8 -500 -700 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 9 0 -300 200 U 40 40 2 1 W 
X VCC 18 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 406
# Package Name: DIL18
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 406 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 406
F0 "IC" -300 725 50 H V L B
F1 "406" -300 -800 50 H V L B
F2 "memory-DIL18" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -700 300 -700
P 2 1 0 0 300 -700 300 700
P 2 1 0 0 300 700 -300 700
P 2 1 0 0 -300 700 -300 -700
X A0 5 -500 600 200 R 40 40 1 1 I 
X A1 6 -500 500 200 R 40 40 1 1 I 
X A2 7 -500 400 200 R 40 40 1 1 I 
X A3 4 -500 300 200 R 40 40 1 1 I 
X A4 3 -500 200 200 R 40 40 1 1 I 
X A5 2 -500 100 200 R 40 40 1 1 I 
X A6 1 -500 0 200 R 40 40 1 1 I 
X A7 17 -500 -100 200 R 40 40 1 1 I 
X A8 16 -500 -200 200 R 40 40 1 1 I 
X A9 15 -500 -300 200 R 40 40 1 1 I 
X CE1 8 -500 -500 200 R 40 40 1 1 I 
X CE2 10 -500 -600 200 R 40 40 1 1 I 
X O1 14 500 600 200 L 40 40 1 1 C 
X O2 13 500 500 200 L 40 40 1 1 C 
X O3 12 500 400 200 L 40 40 1 1 C 
X O4 11 500 300 200 L 40 40 1 1 C 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 9 0 -300 200 U 40 40 2 1 W 
X VCC 18 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 426
# Package Name: DIL18
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 426 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 426
F0 "IC" -300 725 50 H V L B
F1 "426" -300 -800 50 H V L B
F2 "memory-DIL18" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -700 300 -700
P 2 1 0 0 300 -700 300 700
P 2 1 0 0 300 700 -300 700
P 2 1 0 0 -300 700 -300 -700
X A0 5 -500 600 200 R 40 40 1 1 I 
X A1 6 -500 500 200 R 40 40 1 1 I 
X A2 7 -500 400 200 R 40 40 1 1 I 
X A3 4 -500 300 200 R 40 40 1 1 I 
X A4 3 -500 200 200 R 40 40 1 1 I 
X A5 2 -500 100 200 R 40 40 1 1 I 
X A6 1 -500 0 200 R 40 40 1 1 I 
X A7 17 -500 -100 200 R 40 40 1 1 I 
X A8 16 -500 -200 200 R 40 40 1 1 I 
X A9 15 -500 -300 200 R 40 40 1 1 I 
X CE1 8 -500 -500 200 R 40 40 1 1 I 
X CE2 10 -500 -600 200 R 40 40 1 1 I 
X O1 14 500 600 200 L 40 40 1 1 T 
X O2 13 500 500 200 L 40 40 1 1 T 
X O3 12 500 400 200 L 40 40 1 1 T 
X O4 11 500 300 200 L 40 40 1 1 T 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 9 0 -300 200 U 40 40 2 1 W 
X VCC 18 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 1400
# Package Name: DIL20
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 1400 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 1400
F0 "IC" -400 925 50 H V L B
F1 "1400" -400 -1000 50 H V L B
F2 "memory-DIL20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -900 200 -900
P 2 1 0 0 200 -900 200 900
P 2 1 0 0 200 900 -400 900
P 2 1 0 0 -400 900 -400 -900
X A0 1 -600 800 200 R 40 40 1 1 I 
X A1 2 -600 700 200 R 40 40 1 1 I 
X A2 3 -600 600 200 R 40 40 1 1 I 
X A3 4 -600 500 200 R 40 40 1 1 I 
X A4 5 -600 400 200 R 40 40 1 1 I 
X A5 6 -600 300 200 R 40 40 1 1 I 
X A6 7 -600 200 200 R 40 40 1 1 I 
X A7 13 -600 100 200 R 40 40 1 1 I 
X A8 14 -600 0 200 R 40 40 1 1 I 
X A9 15 -600 -100 200 R 40 40 1 1 I 
X A10 16 -600 -200 200 R 40 40 1 1 I 
X A11 17 -600 -300 200 R 40 40 1 1 I 
X A12 18 -600 -400 200 R 40 40 1 1 I 
X A13 19 -600 -500 200 R 40 40 1 1 I 
X CS\ 11 -600 -700 200 R 40 40 1 1 I 
X DI 12 400 600 200 L 40 40 1 1 I 
X DO 8 400 800 200 L 40 40 1 1 T 
X WE\ 9 -600 -800 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 10 0 -300 200 U 40 40 2 1 W 
X VCC 20 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 1420
# Package Name: DIL20
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 1420 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 1420
F0 "IC" -300 825 50 H V L B
F1 "1420" -300 -900 50 H V L B
F2 "memory-DIL20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -800 300 -800
P 2 1 0 0 300 -800 300 800
P 2 1 0 0 300 800 -300 800
P 2 1 0 0 -300 800 -300 -800
X A0 8 -500 700 200 R 40 40 1 1 I 
X A1 7 -500 600 200 R 40 40 1 1 I 
X A2 6 -500 500 200 R 40 40 1 1 I 
X A3 5 -500 400 200 R 40 40 1 1 I 
X A4 4 -500 300 200 R 40 40 1 1 I 
X A5 3 -500 200 200 R 40 40 1 1 I 
X A6 2 -500 100 200 R 40 40 1 1 I 
X A7 1 -500 0 200 R 40 40 1 1 I 
X A8 19 -500 -100 200 R 40 40 1 1 I 
X A9 18 -500 -200 200 R 40 40 1 1 I 
X A10 17 -500 -300 200 R 40 40 1 1 I 
X A11 16 -500 -400 200 R 40 40 1 1 I 
X CS\ 9 -500 -600 200 R 40 40 1 1 I 
X D0 15 500 700 200 L 40 40 1 1 B 
X D1 14 500 600 200 L 40 40 1 1 B 
X D2 13 500 500 200 L 40 40 1 1 B 
X D3 12 500 400 200 L 40 40 1 1 B 
X WE\ 11 -500 -700 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 10 0 -300 200 U 40 40 2 1 W 
X VCC 20 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 1600
# Package Name: DIL22-3
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 1600 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 1600
F0 "IC" -400 1025 50 H V L B
F1 "1600" -400 -1100 50 H V L B
F2 "memory-DIL22-3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1000 200 -1000
P 2 1 0 0 200 -1000 200 1000
P 2 1 0 0 200 1000 -400 1000
P 2 1 0 0 -400 1000 -400 -1000
X A0 1 -600 900 200 R 40 40 1 1 I 
X A1 2 -600 800 200 R 40 40 1 1 I 
X A2 3 -600 700 200 R 40 40 1 1 I 
X A3 4 -600 600 200 R 40 40 1 1 I 
X A4 5 -600 500 200 R 40 40 1 1 I 
X A5 6 -600 400 200 R 40 40 1 1 I 
X A6 7 -600 300 200 R 40 40 1 1 I 
X A7 8 -600 200 200 R 40 40 1 1 I 
X A8 14 -600 100 200 R 40 40 1 1 I 
X A9 15 -600 0 200 R 40 40 1 1 I 
X A10 16 -600 -100 200 R 40 40 1 1 I 
X A11 17 -600 -200 200 R 40 40 1 1 I 
X A12 18 -600 -300 200 R 40 40 1 1 I 
X A13 19 -600 -400 200 R 40 40 1 1 I 
X A14 20 -600 -500 200 R 40 40 1 1 I 
X A15 21 -600 -600 200 R 40 40 1 1 I 
X CE\ 12 -600 -800 200 R 40 40 1 1 I 
X DI 13 400 700 200 L 40 40 1 1 I 
X DO 9 400 900 200 L 40 40 1 1 T 
X WE\ 10 -600 -900 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 11 0 -300 200 U 40 40 2 1 W 
X VCC 22 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 2015
# Package Name: DIL24
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 2015 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 2015
F0 "IC" -400 825 50 H V L B
F1 "2015" -400 -900 50 H V L B
F2 "memory-DIL24" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -800 200 -800
P 2 1 0 0 200 -800 200 800
P 2 1 0 0 200 800 -400 800
P 2 1 0 0 -400 800 -400 -800
X A0 8 -600 700 200 R 40 40 1 1 I 
X A1 7 -600 600 200 R 40 40 1 1 I 
X A2 6 -600 500 200 R 40 40 1 1 I 
X A3 5 -600 400 200 R 40 40 1 1 I 
X A4 4 -600 300 200 R 40 40 1 1 I 
X A5 3 -600 200 200 R 40 40 1 1 I 
X A6 2 -600 100 200 R 40 40 1 1 I 
X A7 1 -600 0 200 R 40 40 1 1 I 
X A8 23 -600 -100 200 R 40 40 1 1 I 
X A9 22 -600 -200 200 R 40 40 1 1 I 
X A10 19 -600 -300 200 R 40 40 1 1 I 
X CE\ 18 -600 -500 200 R 40 40 1 1 I 
X D0 9 400 700 200 L 40 40 1 1 B 
X D1 10 400 600 200 L 40 40 1 1 B 
X D2 11 400 500 200 L 40 40 1 1 B 
X D3 13 400 400 200 L 40 40 1 1 B 
X D4 14 400 300 200 L 40 40 1 1 B 
X D5 15 400 200 200 L 40 40 1 1 B 
X D6 16 400 100 200 L 40 40 1 1 B 
X D7 17 400 0 200 L 40 40 1 1 B 
X OE\ 20 -600 -600 200 R 40 40 1 1 I 
X WE\ 21 -600 -700 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 12 0 -300 200 U 40 40 2 1 W 
X VCC 24 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 2063
# Package Name: DIL28
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 2063 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 2063
F0 "IC" -400 925 50 H V L B
F1 "2063" -400 -1100 50 H V L B
F2 "memory-DIL28" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1000 200 -1000
P 2 1 0 0 200 -1000 200 900
P 2 1 0 0 200 900 -400 900
P 2 1 0 0 -400 900 -400 -1000
X A0 10 -600 800 200 R 40 40 1 1 I 
X A1 9 -600 700 200 R 40 40 1 1 I 
X A2 8 -600 600 200 R 40 40 1 1 I 
X A3 7 -600 500 200 R 40 40 1 1 I 
X A4 6 -600 400 200 R 40 40 1 1 I 
X A5 5 -600 300 200 R 40 40 1 1 I 
X A6 4 -600 200 200 R 40 40 1 1 I 
X A7 3 -600 100 200 R 40 40 1 1 I 
X A8 25 -600 0 200 R 40 40 1 1 I 
X A9 24 -600 -100 200 R 40 40 1 1 I 
X A10 21 -600 -200 200 R 40 40 1 1 I 
X A11 23 -600 -300 200 R 40 40 1 1 I 
X A12 2 -600 -400 200 R 40 40 1 1 I 
X CS1\ 20 -600 -600 200 R 40 40 1 1 I I
X CS2 26 -600 -700 200 R 40 40 1 1 I 
X D0 11 400 800 200 L 40 40 1 1 B 
X D1 12 400 700 200 L 40 40 1 1 B 
X D2 13 400 600 200 L 40 40 1 1 B 
X D3 15 400 500 200 L 40 40 1 1 B 
X D4 16 400 400 200 L 40 40 1 1 B 
X D5 17 400 300 200 L 40 40 1 1 B 
X D6 18 400 200 200 L 40 40 1 1 B 
X D7 19 400 100 200 L 40 40 1 1 B 
X OE\ 22 -600 -900 200 R 40 40 1 1 I I
X WE\ 27 -600 -800 200 R 40 40 1 1 I I
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 14 0 -300 200 U 40 40 2 1 W 
X VCC 28 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 2114
# Package Name: DIL18
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 2114 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 2114
F0 "IC" -300 725 50 H V L B
F1 "2114" -300 -800 50 H V L B
F2 "memory-DIL18" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -700 300 -700
P 2 1 0 0 300 -700 300 700
P 2 1 0 0 300 700 -300 700
P 2 1 0 0 -300 700 -300 -700
X A0 5 -500 600 200 R 40 40 1 1 I 
X A1 6 -500 500 200 R 40 40 1 1 I 
X A2 7 -500 400 200 R 40 40 1 1 I 
X A3 4 -500 300 200 R 40 40 1 1 I 
X A4 3 -500 200 200 R 40 40 1 1 I 
X A5 2 -500 100 200 R 40 40 1 1 I 
X A6 1 -500 0 200 R 40 40 1 1 I 
X A7 17 -500 -100 200 R 40 40 1 1 I 
X A8 16 -500 -200 200 R 40 40 1 1 I 
X A9 15 -500 -300 200 R 40 40 1 1 I 
X CS\ 8 -500 -500 200 R 40 40 1 1 I I
X D0 14 500 600 200 L 40 40 1 1 B 
X D1 13 500 500 200 L 40 40 1 1 B 
X D2 12 500 400 200 L 40 40 1 1 B 
X D3 11 500 300 200 L 40 40 1 1 B 
X WE\ 10 -500 -600 200 R 40 40 1 1 I I
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 9 0 -300 200 U 40 40 2 1 W 
X VCC 18 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 2115
# Package Name: DIL16
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 2115 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 2115
F0 "IC" -300 725 50 H V L B
F1 "2115" -300 -800 50 H V L B
F2 "memory-DIL16" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -700 300 -700
P 2 1 0 0 300 -700 300 700
P 2 1 0 0 300 700 -300 700
P 2 1 0 0 -300 700 -300 -700
X A0 2 -500 600 200 R 40 40 1 1 I 
X A1 3 -500 500 200 R 40 40 1 1 I 
X A2 4 -500 400 200 R 40 40 1 1 I 
X A3 5 -500 300 200 R 40 40 1 1 I 
X A4 6 -500 200 200 R 40 40 1 1 I 
X A5 9 -500 100 200 R 40 40 1 1 I 
X A6 10 -500 0 200 R 40 40 1 1 I 
X A7 11 -500 -100 200 R 40 40 1 1 I 
X A8 12 -500 -200 200 R 40 40 1 1 I 
X A9 13 -500 -300 200 R 40 40 1 1 I 
X CS\ 1 -500 -500 200 R 40 40 1 1 I I
X DI 15 500 400 200 L 40 40 1 1 I 
X DO 7 500 600 200 L 40 40 1 1 C 
X WE\ 14 -500 -600 200 R 40 40 1 1 I I
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 8 0 -300 200 U 40 40 2 1 W 
X VCC 16 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 2125
# Package Name: DIL16
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 2125 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 2125
F0 "IC" -300 725 50 H V L B
F1 "2125" -300 -800 50 H V L B
F2 "memory-DIL16" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -700 300 -700
P 2 1 0 0 300 -700 300 700
P 2 1 0 0 300 700 -300 700
P 2 1 0 0 -300 700 -300 -700
X A0 2 -500 600 200 R 40 40 1 1 I 
X A1 3 -500 500 200 R 40 40 1 1 I 
X A2 4 -500 400 200 R 40 40 1 1 I 
X A3 5 -500 300 200 R 40 40 1 1 I 
X A4 6 -500 200 200 R 40 40 1 1 I 
X A5 9 -500 100 200 R 40 40 1 1 I 
X A6 10 -500 0 200 R 40 40 1 1 I 
X A7 11 -500 -100 200 R 40 40 1 1 I 
X A8 12 -500 -200 200 R 40 40 1 1 I 
X A9 13 -500 -300 200 R 40 40 1 1 I 
X CS\ 1 -500 -500 200 R 40 40 1 1 I 
X DI 15 500 400 200 L 40 40 1 1 I 
X DO 7 500 600 200 L 40 40 1 1 T 
X WE\ 14 -500 -600 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 8 0 -300 200 U 40 40 2 1 W 
X VCC 16 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 2130
# Package Name: DIL48
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 2130 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 2130
F0 "IC" -500 1325 50 H V L B
F1 "2130" -500 -1400 50 H V L B
F2 "memory-DIL48" 0 150 50 H I C C
DRAW
P 2 1 0 0 -500 -1300 500 -1300
P 2 1 0 0 500 -1300 500 1300
P 2 1 0 0 500 1300 -500 1300
P 2 1 0 0 -500 1300 -500 -1300
X A0L 6 -700 1200 200 R 40 40 1 1 I 
X A0R 42 700 1200 200 L 40 40 1 1 I 
X A1L 7 -700 1100 200 R 40 40 1 1 I 
X A1R 41 700 1100 200 L 40 40 1 1 I 
X A2L 8 -700 1000 200 R 40 40 1 1 I 
X A2R 40 700 1000 200 L 40 40 1 1 I 
X A3L 9 -700 900 200 R 40 40 1 1 I 
X A3R 39 700 900 200 L 40 40 1 1 I 
X A4L 10 -700 800 200 R 40 40 1 1 I 
X A4R 38 700 800 200 L 40 40 1 1 I 
X A5L 11 -700 700 200 R 40 40 1 1 I 
X A5R 37 700 700 200 L 40 40 1 1 I 
X A6L 12 -700 600 200 R 40 40 1 1 I 
X A6R 36 700 600 200 L 40 40 1 1 I 
X A7L 13 -700 500 200 R 40 40 1 1 I 
X A7R 35 700 500 200 L 40 40 1 1 I 
X A8L 14 -700 400 200 R 40 40 1 1 I 
X A8R 34 700 400 200 L 40 40 1 1 I 
X A9L 15 -700 300 200 R 40 40 1 1 I 
X A9R 33 700 300 200 L 40 40 1 1 I 
X BUSY@1 3 -700 -1100 200 R 40 40 1 1 O I
X BUSY@2 45 700 -1100 200 L 40 40 1 1 O I
X CE@1 1 -700 -800 200 R 40 40 1 1 I I
X CE@2 47 700 -800 200 L 40 40 1 1 I I
X I/O0L 16 -700 100 200 R 40 40 1 1 B 
X I/O0R 25 700 100 200 L 40 40 1 1 B 
X I/O1L 17 -700 0 200 R 40 40 1 1 B 
X I/O1R 26 700 0 200 L 40 40 1 1 B 
X I/O2L 18 -700 -100 200 R 40 40 1 1 B 
X I/O2R 27 700 -100 200 L 40 40 1 1 B 
X I/O3L 19 -700 -200 200 R 40 40 1 1 B 
X I/O3R 28 700 -200 200 L 40 40 1 1 B 
X I/O4L 20 -700 -300 200 R 40 40 1 1 B 
X I/O4R 29 700 -300 200 L 40 40 1 1 B 
X I/O5L 21 -700 -400 200 R 40 40 1 1 B 
X I/O5R 30 700 -400 200 L 40 40 1 1 B 
X I/O6L 22 -700 -500 200 R 40 40 1 1 B 
X I/O6R 31 700 -500 200 L 40 40 1 1 B 
X I/O7L 23 -700 -600 200 R 40 40 1 1 B 
X I/O7R 32 700 -600 200 L 40 40 1 1 B 
X INTL 4 -700 -1200 200 R 40 40 1 1 O I
X INTR 44 700 -1200 200 L 40 40 1 1 O I
X OE@1 5 -700 -900 200 R 40 40 1 1 I I
X OE@2 43 700 -900 200 L 40 40 1 1 I I
X R/W\@1 2 -700 -1000 200 R 40 40 1 1 I 
X R/W\@2 46 700 -1000 200 L 40 40 1 1 I 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 24 0 -300 200 U 40 40 2 1 W 
X VCC 48 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 2164
# Package Name: DIL16
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 2164 IC 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: 2164
F0 "IC" -300 625 50 H V L B
F1 "2164" -300 -800 50 H V L B
F2 "memory-DIL16" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -700 300 -700
P 2 1 0 0 300 -700 300 600
P 2 1 0 0 300 600 -300 600
P 2 1 0 0 -300 600 -300 -700
X A0 5 -500 500 200 R 40 40 1 1 I 
X A1 7 -500 400 200 R 40 40 1 1 I 
X A2 6 -500 300 200 R 40 40 1 1 I 
X A3 12 -500 200 200 R 40 40 1 1 I 
X A4 11 -500 100 200 R 40 40 1 1 I 
X A5 10 -500 0 200 R 40 40 1 1 I 
X A6 13 -500 -100 200 R 40 40 1 1 I 
X A7 9 -500 -200 200 R 40 40 1 1 I 
X CAS\ 15 -500 -500 200 R 40 40 1 1 I 
X DI 2 500 300 200 L 40 40 1 1 I 
X DO 14 500 500 200 L 40 40 1 1 T 
X RAS\ 4 -500 -400 200 R 40 40 1 1 I 
X VCC 8 500 -200 200 L 40 40 1 1 W 
X VSS 16 500 -600 200 L 40 40 1 1 W 
X WE\ 3 -500 -600 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: 2186
# Package Name: DIL28
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 2186 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 2186
F0 "IC" -400 925 50 H V L B
F1 "2186" -400 -1000 50 H V L B
F2 "memory-DIL28" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -900 200 -900
P 2 1 0 0 200 -900 200 900
P 2 1 0 0 200 900 -400 900
P 2 1 0 0 -400 900 -400 -900
X A0 10 -600 800 200 R 40 40 1 1 I 
X A1 9 -600 700 200 R 40 40 1 1 I 
X A2 8 -600 600 200 R 40 40 1 1 I 
X A3 7 -600 500 200 R 40 40 1 1 I 
X A4 6 -600 400 200 R 40 40 1 1 I 
X A5 5 -600 300 200 R 40 40 1 1 I 
X A6 4 -600 200 200 R 40 40 1 1 I 
X A7 3 -600 100 200 R 40 40 1 1 I 
X A8 24 -600 0 200 R 40 40 1 1 I 
X A9 25 -600 -100 200 R 40 40 1 1 I 
X A10 21 -600 -200 200 R 40 40 1 1 I 
X A11 23 -600 -300 200 R 40 40 1 1 I 
X A12 2 -600 -400 200 R 40 40 1 1 I 
X CE\ 20 -600 -600 200 R 40 40 1 1 I 
X D0 11 400 800 200 L 40 40 1 1 B 
X D1 12 400 700 200 L 40 40 1 1 B 
X D2 13 400 600 200 L 40 40 1 1 B 
X D3 15 400 500 200 L 40 40 1 1 B 
X D4 16 400 400 200 L 40 40 1 1 B 
X D5 17 400 300 200 L 40 40 1 1 B 
X D6 18 400 200 200 L 40 40 1 1 B 
X D7 19 400 100 200 L 40 40 1 1 B 
X OE\ 22 -600 -700 200 R 40 40 1 1 I 
X RDY 1 400 -800 200 L 40 40 1 1 O 
X WE\ 27 -600 -800 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 14 0 -300 200 U 40 40 2 1 W 
X VCC 28 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 2187
# Package Name: DIL28
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 2187 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 2187
F0 "IC" -400 925 50 H V L B
F1 "2187" -400 -1000 50 H V L B
F2 "memory-DIL28" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -900 300 -900
P 2 1 0 0 300 -900 300 900
P 2 1 0 0 300 900 -400 900
P 2 1 0 0 -400 900 -400 -900
X A0 10 -600 800 200 R 40 40 1 1 I 
X A1 9 -600 700 200 R 40 40 1 1 I 
X A2 8 -600 600 200 R 40 40 1 1 I 
X A3 7 -600 500 200 R 40 40 1 1 I 
X A4 6 -600 400 200 R 40 40 1 1 I 
X A5 5 -600 300 200 R 40 40 1 1 I 
X A6 4 -600 200 200 R 40 40 1 1 I 
X A7 3 -600 100 200 R 40 40 1 1 I 
X A8 24 -600 0 200 R 40 40 1 1 I 
X A9 25 -600 -100 200 R 40 40 1 1 I 
X A10 21 -600 -200 200 R 40 40 1 1 I 
X A11 23 -600 -300 200 R 40 40 1 1 I 
X A12 2 -600 -400 200 R 40 40 1 1 I 
X CE\ 20 -600 -600 200 R 40 40 1 1 I 
X D0 11 500 800 200 L 40 40 1 1 B 
X D1 12 500 700 200 L 40 40 1 1 B 
X D2 13 500 600 200 L 40 40 1 1 B 
X D3 15 500 500 200 L 40 40 1 1 B 
X D4 16 500 400 200 L 40 40 1 1 B 
X D5 17 500 300 200 L 40 40 1 1 B 
X D6 18 500 200 200 L 40 40 1 1 B 
X D7 19 500 100 200 L 40 40 1 1 B 
X OE\ 22 -600 -700 200 R 40 40 1 1 I 
X REF\ 1 500 -800 200 L 40 40 1 1 I 
X WE\ 27 -600 -800 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 14 0 -300 200 U 40 40 2 1 W 
X VCC 28 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 2620
# Package Name: DIL18
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 2620 IC 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: 2620
F0 "IC" -300 725 50 H V L B
F1 "2620" -300 -800 50 H V L B
F2 "memory-DIL18" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -700 300 -700
P 2 1 0 0 300 -700 300 700
P 2 1 0 0 300 700 -300 700
P 2 1 0 0 -300 700 -300 -700
X A0 14 -500 600 200 R 40 40 1 1 I 
X A1 13 -500 500 200 R 40 40 1 1 I 
X A2 12 -500 400 200 R 40 40 1 1 I 
X A3 11 -500 300 200 R 40 40 1 1 I 
X A4 8 -500 200 200 R 40 40 1 1 I 
X A5 7 -500 100 200 R 40 40 1 1 I 
X A6 6 -500 0 200 R 40 40 1 1 I 
X A7 10 -500 -100 200 R 40 40 1 1 I 
X CAS\ 16 -500 -400 200 R 40 40 1 1 I 
X D0 2 500 600 200 L 40 40 1 1 B 
X D1 3 500 500 200 L 40 40 1 1 B 
X D2 15 500 400 200 L 40 40 1 1 B 
X D3 17 500 300 200 L 40 40 1 1 B 
X OE\ 1 -500 -500 200 R 40 40 1 1 I 
X RAS\ 5 -500 -300 200 R 40 40 1 1 I 
X VCC 9 500 -200 200 L 40 40 1 1 W 
X VSS 18 500 -600 200 L 40 40 1 1 W 
X WE\ 4 -500 -600 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: 2630
# Package Name: DIL28
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 2630 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 2630
F0 "IC" -400 1025 50 H V L B
F1 "2630" -400 -1100 50 H V L B
F2 "memory-DIL28" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1000 200 -1000
P 2 1 0 0 200 -1000 200 1000
P 2 1 0 0 200 1000 -400 1000
P 2 1 0 0 -400 1000 -400 -1000
X A0 10 -600 900 200 R 40 40 1 1 I 
X A1 9 -600 800 200 R 40 40 1 1 I 
X A2 8 -600 700 200 R 40 40 1 1 I 
X A3 7 -600 600 200 R 40 40 1 1 I 
X A4 6 -600 500 200 R 40 40 1 1 I 
X A5 5 -600 400 200 R 40 40 1 1 I 
X A6 4 -600 300 200 R 40 40 1 1 I 
X A7 3 -600 200 200 R 40 40 1 1 I 
X A8 24 -600 100 200 R 40 40 1 1 I 
X A9 25 -600 0 200 R 40 40 1 1 I 
X A10 21 -600 -100 200 R 40 40 1 1 I 
X A11 23 -600 -200 200 R 40 40 1 1 I 
X A12 2 -600 -300 200 R 40 40 1 1 I 
X CE\ 20 -600 -600 200 R 40 40 1 1 I 
X CS 26 -600 -500 200 R 40 40 1 1 I 
X D0 11 400 900 200 L 40 40 1 1 B 
X D1 12 400 800 200 L 40 40 1 1 B 
X D2 13 400 700 200 L 40 40 1 1 B 
X D3 15 400 600 200 L 40 40 1 1 B 
X D4 16 400 500 200 L 40 40 1 1 B 
X D5 17 400 400 200 L 40 40 1 1 B 
X D6 18 400 300 200 L 40 40 1 1 B 
X D7 19 400 200 200 L 40 40 1 1 B 
X OE\ 22 -600 -700 200 R 40 40 1 1 I 
X RFSH\ 1 -600 -900 200 R 40 40 1 1 I 
X WE\ 27 -600 -800 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 14 0 -300 200 U 40 40 2 1 W 
X VCC 28 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 2716
# Package Name: DIL24
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 2716 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 2716
F0 "IC" -400 825 50 H V L B
F1 "2716" -400 -900 50 H V L B
F2 "memory-DIL24" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -800 200 -800
P 2 1 0 0 200 -800 200 800
P 2 1 0 0 200 800 -400 800
P 2 1 0 0 -400 800 -400 -800
X A0 8 -600 700 200 R 40 40 1 1 I 
X A1 7 -600 600 200 R 40 40 1 1 I 
X A2 6 -600 500 200 R 40 40 1 1 I 
X A3 5 -600 400 200 R 40 40 1 1 I 
X A4 4 -600 300 200 R 40 40 1 1 I 
X A5 3 -600 200 200 R 40 40 1 1 I 
X A6 2 -600 100 200 R 40 40 1 1 I 
X A7 1 -600 0 200 R 40 40 1 1 I 
X A8 23 -600 -100 200 R 40 40 1 1 I 
X A9 22 -600 -200 200 R 40 40 1 1 I 
X A10 19 -600 -300 200 R 40 40 1 1 I 
X CE\ 18 -600 -500 200 R 40 40 1 1 I 
X O0 9 400 700 200 L 40 40 1 1 T 
X O1 10 400 600 200 L 40 40 1 1 T 
X O2 11 400 500 200 L 40 40 1 1 T 
X O3 13 400 400 200 L 40 40 1 1 T 
X O4 14 400 300 200 L 40 40 1 1 T 
X O5 15 400 200 200 L 40 40 1 1 T 
X O6 16 400 100 200 L 40 40 1 1 T 
X O7 17 400 0 200 L 40 40 1 1 T 
X OE\ 20 -600 -600 200 R 40 40 1 1 I 
X VPP 21 -600 -700 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 12 0 -300 200 U 40 40 2 1 W 
X VCC 24 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 2732
# Package Name: DIL24
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 2732 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 2732
F0 "IC" -400 825 50 H V L B
F1 "2732" -400 -900 50 H V L B
F2 "memory-DIL24" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -800 200 -800
P 2 1 0 0 200 -800 200 800
P 2 1 0 0 200 800 -400 800
P 2 1 0 0 -400 800 -400 -800
X A0 8 -600 700 200 R 40 40 1 1 I 
X A1 7 -600 600 200 R 40 40 1 1 I 
X A2 6 -600 500 200 R 40 40 1 1 I 
X A3 5 -600 400 200 R 40 40 1 1 I 
X A4 4 -600 300 200 R 40 40 1 1 I 
X A5 3 -600 200 200 R 40 40 1 1 I 
X A6 2 -600 100 200 R 40 40 1 1 I 
X A7 1 -600 0 200 R 40 40 1 1 I 
X A8 23 -600 -100 200 R 40 40 1 1 I 
X A9 22 -600 -200 200 R 40 40 1 1 I 
X A10 19 -600 -300 200 R 40 40 1 1 I 
X A11 21 -600 -400 200 R 40 40 1 1 I 
X CE\ 18 -600 -600 200 R 40 40 1 1 I 
X O0 9 400 700 200 L 40 40 1 1 T 
X O1 10 400 600 200 L 40 40 1 1 T 
X O2 11 400 500 200 L 40 40 1 1 T 
X O3 13 400 400 200 L 40 40 1 1 T 
X O4 14 400 300 200 L 40 40 1 1 T 
X O5 15 400 200 200 L 40 40 1 1 T 
X O6 16 400 100 200 L 40 40 1 1 T 
X O7 17 400 0 200 L 40 40 1 1 T 
X OE\/VPP 20 -600 -700 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 12 0 -300 200 U 40 40 2 1 W 
X VCC 24 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 2764
# Package Name: DIL28
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 2764 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 2764
F0 "IC" -400 925 50 H V L B
F1 "2764" -400 -1100 50 H V L B
F2 "memory-DIL28" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1000 200 -1000
P 2 1 0 0 200 -1000 200 900
P 2 1 0 0 200 900 -400 900
P 2 1 0 0 -400 900 -400 -1000
X A0 10 -600 800 200 R 40 40 1 1 I 
X A1 9 -600 700 200 R 40 40 1 1 I 
X A2 8 -600 600 200 R 40 40 1 1 I 
X A3 7 -600 500 200 R 40 40 1 1 I 
X A4 6 -600 400 200 R 40 40 1 1 I 
X A5 5 -600 300 200 R 40 40 1 1 I 
X A6 4 -600 200 200 R 40 40 1 1 I 
X A7 3 -600 100 200 R 40 40 1 1 I 
X A8 25 -600 0 200 R 40 40 1 1 I 
X A9 24 -600 -100 200 R 40 40 1 1 I 
X A10 21 -600 -200 200 R 40 40 1 1 I 
X A11 23 -600 -300 200 R 40 40 1 1 I 
X A12 2 -600 -400 200 R 40 40 1 1 I 
X CE\ 20 -600 -600 200 R 40 40 1 1 I 
X O0 11 400 800 200 L 40 40 1 1 T 
X O1 12 400 700 200 L 40 40 1 1 T 
X O2 13 400 600 200 L 40 40 1 1 T 
X O3 15 400 500 200 L 40 40 1 1 T 
X O4 16 400 400 200 L 40 40 1 1 T 
X O5 17 400 300 200 L 40 40 1 1 T 
X O6 18 400 200 200 L 40 40 1 1 T 
X O7 19 400 100 200 L 40 40 1 1 T 
X OE\ 22 -600 -700 200 R 40 40 1 1 I 
X PGM\ 27 -600 -800 200 R 40 40 1 1 I 
X VPP 1 -600 -900 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 14 0 -300 200 U 40 40 2 1 W 
X VCC 28 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 2816
# Package Name: DIL24
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 2816 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 2816
F0 "IC" -400 825 50 H V L B
F1 "2816" -400 -900 50 H V L B
F2 "memory-DIL24" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -800 200 -800
P 2 1 0 0 200 -800 200 800
P 2 1 0 0 200 800 -400 800
P 2 1 0 0 -400 800 -400 -800
X A0 8 -600 700 200 R 40 40 1 1 I 
X A1 7 -600 600 200 R 40 40 1 1 I 
X A2 6 -600 500 200 R 40 40 1 1 I 
X A3 5 -600 400 200 R 40 40 1 1 I 
X A4 4 -600 300 200 R 40 40 1 1 I 
X A5 3 -600 200 200 R 40 40 1 1 I 
X A6 2 -600 100 200 R 40 40 1 1 I 
X A7 1 -600 0 200 R 40 40 1 1 I 
X A8 23 -600 -100 200 R 40 40 1 1 I 
X A9 22 -600 -200 200 R 40 40 1 1 I 
X A10 19 -600 -300 200 R 40 40 1 1 I 
X CE\ 18 -600 -500 200 R 40 40 1 1 I 
X D0 9 400 700 200 L 40 40 1 1 B 
X D1 10 400 600 200 L 40 40 1 1 B 
X D2 11 400 500 200 L 40 40 1 1 B 
X D3 13 400 400 200 L 40 40 1 1 B 
X D4 14 400 300 200 L 40 40 1 1 B 
X D5 15 400 200 200 L 40 40 1 1 B 
X D6 16 400 100 200 L 40 40 1 1 B 
X D7 17 400 0 200 L 40 40 1 1 B 
X OE\ 20 -600 -600 200 R 40 40 1 1 I 
X WE\ 21 -600 -700 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 12 0 -300 200 U 40 40 2 1 W 
X VCC 24 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 2817
# Package Name: DIL28
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 2817 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 2817
F0 "IC" -400 825 50 H V L B
F1 "2817" -400 -1000 50 H V L B
F2 "memory-DIL28" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -900 200 -900
P 2 1 0 0 200 -900 200 800
P 2 1 0 0 200 800 -400 800
P 2 1 0 0 -400 800 -400 -900
X A0 10 -600 700 200 R 40 40 1 1 I 
X A1 9 -600 600 200 R 40 40 1 1 I 
X A2 8 -600 500 200 R 40 40 1 1 I 
X A3 7 -600 400 200 R 40 40 1 1 I 
X A4 6 -600 300 200 R 40 40 1 1 I 
X A5 5 -600 200 200 R 40 40 1 1 I 
X A6 4 -600 100 200 R 40 40 1 1 I 
X A7 3 -600 0 200 R 40 40 1 1 I 
X A8 25 -600 -100 200 R 40 40 1 1 I 
X A9 24 -600 -200 200 R 40 40 1 1 I 
X A10 21 -600 -300 200 R 40 40 1 1 I 
X CE\ 20 -600 -500 200 R 40 40 1 1 I 
X D0 11 400 700 200 L 40 40 1 1 B 
X D1 12 400 600 200 L 40 40 1 1 B 
X D2 13 400 500 200 L 40 40 1 1 B 
X D3 15 400 400 200 L 40 40 1 1 B 
X D4 16 400 300 200 L 40 40 1 1 B 
X D5 17 400 200 200 L 40 40 1 1 B 
X D6 18 400 100 200 L 40 40 1 1 B 
X D7 19 400 0 200 L 40 40 1 1 B 
X OE\ 22 -600 -600 200 R 40 40 1 1 I 
X RDY/BSY\ 1 -600 -800 200 R 40 40 1 1 I 
X WE\ 27 -600 -700 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 14 0 -300 200 U 40 40 2 1 W 
X VCC 28 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 2864
# Package Name: DIL28
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 2864 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 2864
F0 "IC" -400 925 50 H V L B
F1 "2864" -400 -1000 50 H V L B
F2 "memory-DIL28" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -900 400 -900
P 2 1 0 0 400 -900 400 900
P 2 1 0 0 400 900 -400 900
P 2 1 0 0 -400 900 -400 -900
X A0 10 -600 800 200 R 40 40 1 1 I 
X A1 9 -600 700 200 R 40 40 1 1 I 
X A2 8 -600 600 200 R 40 40 1 1 I 
X A3 7 -600 500 200 R 40 40 1 1 I 
X A4 6 -600 400 200 R 40 40 1 1 I 
X A5 5 -600 300 200 R 40 40 1 1 I 
X A6 4 -600 200 200 R 40 40 1 1 I 
X A7 3 -600 100 200 R 40 40 1 1 I 
X A8 25 -600 0 200 R 40 40 1 1 I 
X A9 24 -600 -100 200 R 40 40 1 1 I 
X A10 21 -600 -200 200 R 40 40 1 1 I 
X A11 23 -600 -300 200 R 40 40 1 1 I 
X A12 2 -600 -400 200 R 40 40 1 1 I 
X CE\ 20 -600 -600 200 R 40 40 1 1 I 
X D0 11 600 800 200 L 40 40 1 1 B 
X D1 12 600 700 200 L 40 40 1 1 B 
X D2 13 600 600 200 L 40 40 1 1 B 
X D3 15 600 500 200 L 40 40 1 1 B 
X D4 16 600 400 200 L 40 40 1 1 B 
X D5 17 600 300 200 L 40 40 1 1 B 
X D6 18 600 200 200 L 40 40 1 1 B 
X D7 19 600 100 200 L 40 40 1 1 B 
X OE\ 22 -600 -700 200 R 40 40 1 1 I 
X RDY/B\ 1 600 -600 200 L 40 40 1 1 O 
X WE\ 27 -600 -800 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 14 0 -300 200 U 40 40 2 1 W 
X VCC 28 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 3628
# Package Name: DIL24
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 3628 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 3628
F0 "IC" -300 825 50 H V L B
F1 "3628" -300 -900 50 H V L B
F2 "memory-DIL24" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -800 300 -800
P 2 1 0 0 300 -800 300 800
P 2 1 0 0 300 800 -300 800
P 2 1 0 0 -300 800 -300 -800
X A0 8 -500 700 200 R 40 40 1 1 I 
X A1 7 -500 600 200 R 40 40 1 1 I 
X A2 6 -500 500 200 R 40 40 1 1 I 
X A3 5 -500 400 200 R 40 40 1 1 I 
X A4 4 -500 300 200 R 40 40 1 1 I 
X A5 3 -500 200 200 R 40 40 1 1 I 
X A6 2 -500 100 200 R 40 40 1 1 I 
X A7 1 -500 0 200 R 40 40 1 1 I 
X A8 23 -500 -100 200 R 40 40 1 1 I 
X A9 22 -500 -200 200 R 40 40 1 1 I 
X CS1\ 21 -500 -400 200 R 40 40 1 1 I 
X CS2\ 20 -500 -500 200 R 40 40 1 1 I 
X CS3 19 -500 -600 200 R 40 40 1 1 I 
X CS4 18 -500 -700 200 R 40 40 1 1 I 
X O0 9 500 700 200 L 40 40 1 1 T 
X O1 10 500 600 200 L 40 40 1 1 T 
X O2 11 500 500 200 L 40 40 1 1 T 
X O3 13 500 400 200 L 40 40 1 1 T 
X O4 14 500 300 200 L 40 40 1 1 T 
X O5 15 500 200 200 L 40 40 1 1 T 
X O6 16 500 100 200 L 40 40 1 1 T 
X O7 17 500 0 200 L 40 40 1 1 T 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 12 0 -300 200 U 40 40 2 1 W 
X VCC 24 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 3636
# Package Name: DIL24
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 3636 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 3636
F0 "IC" -300 825 50 H V L B
F1 "3636" -300 -900 50 H V L B
F2 "memory-DIL24" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -800 300 -800
P 2 1 0 0 300 -800 300 800
P 2 1 0 0 300 800 -300 800
P 2 1 0 0 -300 800 -300 -800
X A0 8 -500 700 200 R 40 40 1 1 I 
X A1 7 -500 600 200 R 40 40 1 1 I 
X A2 6 -500 500 200 R 40 40 1 1 I 
X A3 5 -500 400 200 R 40 40 1 1 I 
X A4 4 -500 300 200 R 40 40 1 1 I 
X A5 3 -500 200 200 R 40 40 1 1 I 
X A6 2 -500 100 200 R 40 40 1 1 I 
X A7 1 -500 0 200 R 40 40 1 1 I 
X A8 23 -500 -100 200 R 40 40 1 1 I 
X A9 22 -500 -200 200 R 40 40 1 1 I 
X A10 21 -500 -300 200 R 40 40 1 1 I 
X CS1\ 20 -500 -500 200 R 40 40 1 1 I 
X CS2 19 -500 -600 200 R 40 40 1 1 I 
X CS3 18 -500 -700 200 R 40 40 1 1 I 
X O0 9 500 700 200 L 40 40 1 1 T 
X O1 10 500 600 200 L 40 40 1 1 T 
X O2 11 500 500 200 L 40 40 1 1 T 
X O3 13 500 400 200 L 40 40 1 1 T 
X O4 14 500 300 200 L 40 40 1 1 T 
X O5 15 500 200 200 L 40 40 1 1 T 
X O6 16 500 100 200 L 40 40 1 1 T 
X O7 17 500 0 200 L 40 40 1 1 T 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 12 0 -300 200 U 40 40 2 1 W 
X VCC 24 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 4161
# Package Name: DIL20
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 4161 IC 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: 4161
F0 "IC" -400 825 50 H V L B
F1 "4161" -400 -900 50 H V L B
F2 "memory-DIL20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -800 300 -800
P 2 1 0 0 300 -800 300 800
P 2 1 0 0 300 800 -400 800
P 2 1 0 0 -400 800 -400 -800
X A0 15 -600 700 200 R 40 40 1 1 I 
X A1 14 -600 600 200 R 40 40 1 1 I 
X A2 13 -600 500 200 R 40 40 1 1 I 
X A3 12 -600 400 200 R 40 40 1 1 I 
X A4 9 -600 300 200 R 40 40 1 1 I 
X A5 8 -600 200 200 R 40 40 1 1 I 
X A6 7 -600 100 200 R 40 40 1 1 I 
X A7 11 -600 0 200 R 40 40 1 1 I 
X CAS\ 17 -600 -300 200 R 40 40 1 1 I 
X DIN 4 500 300 200 L 40 40 1 1 I 
X Q 16 500 700 200 L 40 40 1 1 T 
X RAS\ 6 -600 -200 200 R 40 40 1 1 I 
X SCLK 2 -600 -700 200 R 40 40 1 1 I C
X SIN 1 500 200 200 L 40 40 1 1 I 
X SOE\ 3 -600 -600 200 R 40 40 1 1 I 
X SOUT 19 500 600 200 L 40 40 1 1 O 
X TR/QE 18 -600 -500 200 R 40 40 1 1 I I
X VDD 10 500 -300 200 L 40 40 1 1 W 
X VSS 20 500 -700 200 L 40 40 1 1 W 
X WE\ 5 -600 -400 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: 4256
# Package Name: DIL16
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 4256 IC 0 40 Y Y 1 L N
# Gate Name: G$1
# Symbol Name: 4256
F0 "IC" -300 725 50 H V L B
F1 "4256" -300 -800 50 H V L B
F2 "memory-DIL16" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -700 300 -700
P 2 1 0 0 300 -700 300 700
P 2 1 0 0 300 700 -300 700
P 2 1 0 0 -300 700 -300 -700
X A0 5 -500 600 200 R 40 40 1 1 I 
X A1 7 -500 500 200 R 40 40 1 1 I 
X A2 6 -500 400 200 R 40 40 1 1 I 
X A3 12 -500 300 200 R 40 40 1 1 I 
X A4 11 -500 200 200 R 40 40 1 1 I 
X A5 10 -500 100 200 R 40 40 1 1 I 
X A6 13 -500 0 200 R 40 40 1 1 I 
X A7 9 -500 -100 200 R 40 40 1 1 I 
X A8 1 -500 -200 200 R 40 40 1 1 I 
X CAS\ 15 -500 -500 200 R 40 40 1 1 I 
X DI 2 500 400 200 L 40 40 1 1 I 
X DO 14 500 600 200 L 40 40 1 1 T 
X RAS\ 4 -500 -400 200 R 40 40 1 1 I 
X VCC 8 500 -200 200 L 40 40 1 1 W 
X VSS 16 500 -600 200 L 40 40 1 1 W 
X WE\ 3 -500 -600 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: 5063
# Package Name: DIL16
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 5063 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 5063
F0 "IC" -300 625 50 H V L B
F1 "5063" -300 -700 50 H V L B
F2 "memory-DIL16" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -600 300 -600
P 2 1 0 0 300 -600 300 600
P 2 1 0 0 300 600 -300 600
P 2 1 0 0 -300 600 -300 -600
X A0 5 -500 500 200 R 40 40 1 1 I 
X A1 6 -500 400 200 R 40 40 1 1 I 
X A2 7 -500 300 200 R 40 40 1 1 I 
X A3 4 -500 200 200 R 40 40 1 1 I 
X A4 3 -500 100 200 R 40 40 1 1 I 
X A5 2 -500 0 200 R 40 40 1 1 I 
X A6 1 -500 -100 200 R 40 40 1 1 I 
X A7 15 -500 -200 200 R 40 40 1 1 I 
X CE1 13 -500 -400 200 R 40 40 1 1 I 
X CE2 14 -500 -500 200 R 40 40 1 1 I 
X O1 12 500 500 200 L 40 40 1 1 C 
X O2 11 500 400 200 L 40 40 1 1 C 
X O3 10 500 300 200 L 40 40 1 1 C 
X O4 9 500 200 200 L 40 40 1 1 C 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 8 0 -300 200 U 40 40 2 1 W 
X VCC 16 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 5143
# Package Name: DIL28
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 5143 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 5143
F0 "IC" -400 1025 50 H V L B
F1 "5143" -400 -1100 50 H V L B
F2 "memory-DIL28" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1000 200 -1000
P 2 1 0 0 200 -1000 200 1000
P 2 1 0 0 200 1000 -400 1000
P 2 1 0 0 -400 1000 -400 -1000
X A0 10 -600 900 200 R 40 40 1 1 I 
X A1 9 -600 800 200 R 40 40 1 1 I 
X A2 8 -600 700 200 R 40 40 1 1 I 
X A3 7 -600 600 200 R 40 40 1 1 I 
X A4 6 -600 500 200 R 40 40 1 1 I 
X A5 5 -600 400 200 R 40 40 1 1 I 
X A6 4 -600 300 200 R 40 40 1 1 I 
X A7 3 -600 200 200 R 40 40 1 1 I 
X A8 25 -600 100 200 R 40 40 1 1 I 
X A9 24 -600 0 200 R 40 40 1 1 I 
X A10 21 -600 -100 200 R 40 40 1 1 I 
X A11 23 -600 -200 200 R 40 40 1 1 I 
X A12 2 -600 -300 200 R 40 40 1 1 I 
X A13 26 -600 -400 200 R 40 40 1 1 I 
X CE\ 20 -600 -600 200 R 40 40 1 1 I 
X O0 11 400 900 200 L 40 40 1 1 T 
X O1 12 400 800 200 L 40 40 1 1 T 
X O2 13 400 700 200 L 40 40 1 1 T 
X O3 15 400 600 200 L 40 40 1 1 T 
X O4 16 400 500 200 L 40 40 1 1 T 
X O5 17 400 400 200 L 40 40 1 1 T 
X O6 18 400 300 200 L 40 40 1 1 T 
X O7 19 400 200 200 L 40 40 1 1 T 
X OE\ 22 -600 -700 200 R 40 40 1 1 I 
X PGM\ 27 -600 -800 200 R 40 40 1 1 I 
X VPP 1 -600 -900 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 14 0 -300 200 U 40 40 2 1 W 
X VCC 28 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 5301
# Package Name: DIL16
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 5301 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 5301
F0 "IC" -300 625 50 H V L B
F1 "5301" -300 -700 50 H V L B
F2 "memory-DIL16" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -600 300 -600
P 2 1 0 0 300 -600 300 600
P 2 1 0 0 300 600 -300 600
P 2 1 0 0 -300 600 -300 -600
X A0 5 -500 500 200 R 40 40 1 1 I 
X A1 6 -500 400 200 R 40 40 1 1 I 
X A2 7 -500 300 200 R 40 40 1 1 I 
X A3 4 -500 200 200 R 40 40 1 1 I 
X A4 3 -500 100 200 R 40 40 1 1 I 
X A5 2 -500 0 200 R 40 40 1 1 I 
X A6 1 -500 -100 200 R 40 40 1 1 I 
X A7 15 -500 -200 200 R 40 40 1 1 I 
X CE1 13 -500 -400 200 R 40 40 1 1 I 
X CE2 14 -500 -500 200 R 40 40 1 1 I 
X O1 12 500 500 200 L 40 40 1 1 T 
X O2 11 500 400 200 L 40 40 1 1 T 
X O3 10 500 300 200 L 40 40 1 1 T 
X O4 9 500 200 200 L 40 40 1 1 T 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 8 0 -300 200 U 40 40 2 1 W 
X VCC 16 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 5305
# Package Name: DIL16
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 5305 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 5305
F0 "IC" -300 625 50 H V L B
F1 "5305" -300 -700 50 H V L B
F2 "memory-DIL16" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -600 300 -600
P 2 1 0 0 300 -600 300 600
P 2 1 0 0 300 600 -300 600
P 2 1 0 0 -300 600 -300 -600
X A0 5 -500 500 200 R 40 40 1 1 I 
X A1 6 -500 400 200 R 40 40 1 1 I 
X A2 7 -500 300 200 R 40 40 1 1 I 
X A3 4 -500 200 200 R 40 40 1 1 I 
X A4 3 -500 100 200 R 40 40 1 1 I 
X A5 2 -500 0 200 R 40 40 1 1 I 
X A6 1 -500 -100 200 R 40 40 1 1 I 
X A7 15 -500 -200 200 R 40 40 1 1 I 
X A8 14 -500 -300 200 R 40 40 1 1 I 
X CE\ 13 -500 -500 200 R 40 40 1 1 I 
X O1 12 500 500 200 L 40 40 1 1 C 
X O2 11 500 400 200 L 40 40 1 1 C 
X O3 10 500 300 200 L 40 40 1 1 C 
X O4 9 500 200 200 L 40 40 1 1 C 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 8 0 -300 200 U 40 40 2 1 W 
X VCC 16 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 5306
# Package Name: DIL16
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 5306 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 5306
F0 "IC" -300 625 50 H V L B
F1 "5306" -300 -700 50 H V L B
F2 "memory-DIL16" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -600 300 -600
P 2 1 0 0 300 -600 300 600
P 2 1 0 0 300 600 -300 600
P 2 1 0 0 -300 600 -300 -600
X A0 5 -500 500 200 R 40 40 1 1 I 
X A1 6 -500 400 200 R 40 40 1 1 I 
X A2 7 -500 300 200 R 40 40 1 1 I 
X A3 4 -500 200 200 R 40 40 1 1 I 
X A4 3 -500 100 200 R 40 40 1 1 I 
X A5 2 -500 0 200 R 40 40 1 1 I 
X A6 1 -500 -100 200 R 40 40 1 1 I 
X A7 15 -500 -200 200 R 40 40 1 1 I 
X A8 14 -500 -300 200 R 40 40 1 1 I 
X CE\ 13 -500 -500 200 R 40 40 1 1 I 
X O1 12 500 500 200 L 40 40 1 1 T 
X O2 11 500 400 200 L 40 40 1 1 T 
X O3 10 500 300 200 L 40 40 1 1 T 
X O4 9 500 200 200 L 40 40 1 1 T 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 8 0 -300 200 U 40 40 2 1 W 
X VCC 16 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 5331
# Package Name: DIL16
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 5331 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 5331
F0 "IC" -300 425 50 H V L B
F1 "5331" -300 -600 50 H V L B
F2 "memory-DIL16" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -500 300 -500
P 2 1 0 0 300 -500 300 400
P 2 1 0 0 300 400 -300 400
P 2 1 0 0 -300 400 -300 -500
X A0 10 -500 300 200 R 40 40 1 1 I 
X A1 11 -500 200 200 R 40 40 1 1 I 
X A2 12 -500 100 200 R 40 40 1 1 I 
X A3 13 -500 0 200 R 40 40 1 1 I 
X A4 14 -500 -100 200 R 40 40 1 1 I 
X CE\ 15 -500 -300 200 R 40 40 1 1 I 
X O1 1 500 300 200 L 40 40 1 1 T 
X O2 2 500 200 200 L 40 40 1 1 T 
X O3 3 500 100 200 L 40 40 1 1 T 
X O4 4 500 0 200 L 40 40 1 1 T 
X O5 5 500 -100 200 L 40 40 1 1 T 
X O6 6 500 -200 200 L 40 40 1 1 T 
X O7 7 500 -300 200 L 40 40 1 1 T 
X O8 9 500 -400 200 L 40 40 1 1 T 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 8 0 -300 200 U 40 40 2 1 W 
X VCC 16 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 5340
# Package Name: DIL24
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 5340 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 5340
F0 "IC" -300 725 50 H V L B
F1 "5340" -300 -900 50 H V L B
F2 "memory-DIL24" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -800 300 -800
P 2 1 0 0 300 -800 300 700
P 2 1 0 0 300 700 -300 700
P 2 1 0 0 -300 700 -300 -800
X A0 8 -500 600 200 R 40 40 1 1 I 
X A1 7 -500 500 200 R 40 40 1 1 I 
X A2 6 -500 400 200 R 40 40 1 1 I 
X A3 5 -500 300 200 R 40 40 1 1 I 
X A4 4 -500 200 200 R 40 40 1 1 I 
X A5 3 -500 100 200 R 40 40 1 1 I 
X A6 2 -500 0 200 R 40 40 1 1 I 
X A7 1 -500 -100 200 R 40 40 1 1 I 
X A8 23 -500 -200 200 R 40 40 1 1 I 
X CE1 21 -500 -400 200 R 40 40 1 1 I 
X CE2 20 -500 -500 200 R 40 40 1 1 I 
X CE3 19 -500 -600 200 R 40 40 1 1 I 
X CE4 18 -500 -700 200 R 40 40 1 1 I 
X O1 9 500 600 200 L 40 40 1 1 C 
X O2 10 500 500 200 L 40 40 1 1 C 
X O3 11 500 400 200 L 40 40 1 1 C 
X O4 13 500 300 200 L 40 40 1 1 C 
X O5 14 500 200 200 L 40 40 1 1 C 
X O6 15 500 100 200 L 40 40 1 1 C 
X O7 16 500 0 200 L 40 40 1 1 C 
X O8 17 500 -100 200 L 40 40 1 1 C 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 12 0 -300 200 U 40 40 2 1 W 
X VCC 24 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 5341
# Package Name: DIL24
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 5341 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 5341
F0 "IC" -300 725 50 H V L B
F1 "5341" -300 -900 50 H V L B
F2 "memory-DIL24" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -800 300 -800
P 2 1 0 0 300 -800 300 700
P 2 1 0 0 300 700 -300 700
P 2 1 0 0 -300 700 -300 -800
X A0 8 -500 600 200 R 40 40 1 1 I 
X A1 7 -500 500 200 R 40 40 1 1 I 
X A2 6 -500 400 200 R 40 40 1 1 I 
X A3 5 -500 300 200 R 40 40 1 1 I 
X A4 4 -500 200 200 R 40 40 1 1 I 
X A5 3 -500 100 200 R 40 40 1 1 I 
X A6 2 -500 0 200 R 40 40 1 1 I 
X A7 1 -500 -100 200 R 40 40 1 1 I 
X A8 23 -500 -200 200 R 40 40 1 1 I 
X CE1 21 -500 -400 200 R 40 40 1 1 I 
X CE2 20 -500 -500 200 R 40 40 1 1 I 
X CE3 19 -500 -600 200 R 40 40 1 1 I 
X CE4 18 -500 -700 200 R 40 40 1 1 I 
X O1 9 500 600 200 L 40 40 1 1 T 
X O2 10 500 500 200 L 40 40 1 1 T 
X O3 11 500 400 200 L 40 40 1 1 T 
X O4 13 500 300 200 L 40 40 1 1 T 
X O5 14 500 200 200 L 40 40 1 1 T 
X O6 15 500 100 200 L 40 40 1 1 T 
X O7 16 500 0 200 L 40 40 1 1 T 
X O8 17 500 -100 200 L 40 40 1 1 T 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 12 0 -300 200 U 40 40 2 1 W 
X VCC 24 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 5349
# Package Name: DIL20
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 5349 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 5349
F0 "IC" -300 625 50 H V L B
F1 "5349" -300 -700 50 H V L B
F2 "memory-DIL20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -600 300 -600
P 2 1 0 0 300 -600 300 600
P 2 1 0 0 300 600 -300 600
P 2 1 0 0 -300 600 -300 -600
X A0 1 -500 500 200 R 40 40 1 1 I 
X A1 2 -500 400 200 R 40 40 1 1 I 
X A2 3 -500 300 200 R 40 40 1 1 I 
X A3 4 -500 200 200 R 40 40 1 1 I 
X A4 5 -500 100 200 R 40 40 1 1 I 
X A5 16 -500 0 200 R 40 40 1 1 I 
X A6 17 -500 -100 200 R 40 40 1 1 I 
X A7 18 -500 -200 200 R 40 40 1 1 I 
X A8 19 -500 -300 200 R 40 40 1 1 I 
X CE\ 15 -500 -500 200 R 40 40 1 1 I 
X O1 6 500 500 200 L 40 40 1 1 T 
X O2 7 500 400 200 L 40 40 1 1 T 
X O3 8 500 300 200 L 40 40 1 1 T 
X O4 9 500 200 200 L 40 40 1 1 T 
X O5 11 500 100 200 L 40 40 1 1 T 
X O6 12 500 0 200 L 40 40 1 1 T 
X O7 13 500 -100 200 L 40 40 1 1 T 
X O8 14 500 -200 200 L 40 40 1 1 T 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 10 0 -300 200 U 40 40 2 1 W 
X VCC 20 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 5600
# Package Name: DIL16
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 5600 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 5600
F0 "IC" -300 425 50 H V L B
F1 "5600" -300 -600 50 H V L B
F2 "memory-DIL16" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -500 300 -500
P 2 1 0 0 300 -500 300 400
P 2 1 0 0 300 400 -300 400
P 2 1 0 0 -300 400 -300 -500
X A0 10 -500 300 200 R 40 40 1 1 I 
X A1 11 -500 200 200 R 40 40 1 1 I 
X A2 12 -500 100 200 R 40 40 1 1 I 
X A3 13 -500 0 200 R 40 40 1 1 I 
X A4 14 -500 -100 200 R 40 40 1 1 I 
X CE\ 15 -500 -300 200 R 40 40 1 1 I 
X O1 1 500 300 200 L 40 40 1 1 C 
X O2 2 500 200 200 L 40 40 1 1 C 
X O3 3 500 100 200 L 40 40 1 1 C 
X O4 4 500 0 200 L 40 40 1 1 C 
X O5 5 500 -100 200 L 40 40 1 1 C 
X O6 6 500 -200 200 L 40 40 1 1 C 
X O7 7 500 -300 200 L 40 40 1 1 C 
X O8 9 500 -400 200 L 40 40 1 1 C 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 8 0 -300 200 U 40 40 2 1 W 
X VCC 16 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 6380
# Package Name: DIL24
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 6380 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 6380
F0 "IC" -300 825 50 H V L B
F1 "6380" -300 -900 50 H V L B
F2 "memory-DIL24" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -800 300 -800
P 2 1 0 0 300 -800 300 800
P 2 1 0 0 300 800 -300 800
P 2 1 0 0 -300 800 -300 -800
X A0 8 -500 700 200 R 40 40 1 1 I 
X A1 7 -500 600 200 R 40 40 1 1 I 
X A2 6 -500 500 200 R 40 40 1 1 I 
X A3 5 -500 400 200 R 40 40 1 1 I 
X A4 4 -500 300 200 R 40 40 1 1 I 
X A5 3 -500 200 200 R 40 40 1 1 I 
X A6 2 -500 100 200 R 40 40 1 1 I 
X A7 1 -500 0 200 R 40 40 1 1 I 
X A8 23 -500 -100 200 R 40 40 1 1 I 
X A9 22 -500 -200 200 R 40 40 1 1 I 
X CS1\ 21 -500 -400 200 R 40 40 1 1 I 
X CS2\ 20 -500 -500 200 R 40 40 1 1 I 
X CS3 19 -500 -600 200 R 40 40 1 1 I 
X CS4 18 -500 -700 200 R 40 40 1 1 I 
X O0 9 500 700 200 L 40 40 1 1 C 
X O1 10 500 600 200 L 40 40 1 1 C 
X O2 11 500 500 200 L 40 40 1 1 C 
X O3 13 500 400 200 L 40 40 1 1 C 
X O4 14 500 300 200 L 40 40 1 1 C 
X O5 15 500 200 200 L 40 40 1 1 C 
X O6 16 500 100 200 L 40 40 1 1 C 
X O7 17 500 0 200 L 40 40 1 1 C 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 12 0 -300 200 U 40 40 2 1 W 
X VCC 24 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 7134
# Package Name: DIL20
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 7134 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 7134
F0 "IC" -300 825 50 H V L B
F1 "7134" -300 -900 50 H V L B
F2 "memory-DIL20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -800 300 -800
P 2 1 0 0 300 -800 300 800
P 2 1 0 0 300 800 -300 800
P 2 1 0 0 -300 800 -300 -800
X A0 9 -500 700 200 R 40 40 1 1 I 
X A1 8 -500 600 200 R 40 40 1 1 I 
X A2 7 -500 500 200 R 40 40 1 1 I 
X A3 6 -500 400 200 R 40 40 1 1 I 
X A4 5 -500 300 200 R 40 40 1 1 I 
X A5 4 -500 200 200 R 40 40 1 1 I 
X A6 3 -500 100 200 R 40 40 1 1 I 
X A7 2 -500 0 200 R 40 40 1 1 I 
X A8 1 -500 -100 200 R 40 40 1 1 I 
X A9 19 -500 -200 200 R 40 40 1 1 I 
X A10 18 -500 -300 200 R 40 40 1 1 I 
X A11 17 -500 -400 200 R 40 40 1 1 I 
X CS1\ 15 -500 -600 200 R 40 40 1 1 I 
X CS2\ 16 -500 -700 200 R 40 40 1 1 I 
X O0 14 500 700 200 L 40 40 1 1 T 
X O1 13 500 600 200 L 40 40 1 1 T 
X O2 12 500 500 200 L 40 40 1 1 T 
X O3 11 500 400 200 L 40 40 1 1 T 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 10 0 -300 200 U 40 40 2 1 W 
X VCC 20 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 7137
# Package Name: DIL24
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 7137 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 7137
F0 "IC" -300 825 50 H V L B
F1 "7137" -300 -900 50 H V L B
F2 "memory-DIL24" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -800 300 -800
P 2 1 0 0 300 -800 300 800
P 2 1 0 0 300 800 -300 800
P 2 1 0 0 -300 800 -300 -800
X A0 8 -500 700 200 R 40 40 1 1 I 
X A1 7 -500 600 200 R 40 40 1 1 I 
X A2 6 -500 500 200 R 40 40 1 1 I 
X A3 5 -500 400 200 R 40 40 1 1 I 
X A4 4 -500 300 200 R 40 40 1 1 I 
X A5 3 -500 200 200 R 40 40 1 1 I 
X A6 2 -500 100 200 R 40 40 1 1 I 
X A7 1 -500 0 200 R 40 40 1 1 I 
X A8 23 -500 -100 200 R 40 40 1 1 I 
X A9 22 -500 -200 200 R 40 40 1 1 I 
X A10 21 -500 -300 200 R 40 40 1 1 I 
X CS1\ 20 -500 -500 200 R 40 40 1 1 I 
X CS2 19 -500 -600 200 R 40 40 1 1 I 
X CS3 18 -500 -700 200 R 40 40 1 1 I 
X O0 9 500 700 200 L 40 40 1 1 C 
X O1 10 500 600 200 L 40 40 1 1 C 
X O2 11 500 500 200 L 40 40 1 1 C 
X O3 13 500 400 200 L 40 40 1 1 C 
X O4 14 500 300 200 L 40 40 1 1 C 
X O5 15 500 200 200 L 40 40 1 1 C 
X O6 16 500 100 200 L 40 40 1 1 C 
X O7 17 500 0 200 L 40 40 1 1 C 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 12 0 -300 200 U 40 40 2 1 W 
X VCC 24 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 7142E
# Package Name: DIL24
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 7142E IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 7142E
F0 "IC" -300 825 50 H V L B
F1 "7142E" -300 -900 50 H V L B
F2 "memory-DIL24" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -800 300 -800
P 2 1 0 0 300 -800 300 800
P 2 1 0 0 300 800 -300 800
P 2 1 0 0 -300 800 -300 -800
X A0 8 -500 700 200 R 40 40 1 1 I 
X A1 7 -500 600 200 R 40 40 1 1 I 
X A2 6 -500 500 200 R 40 40 1 1 I 
X A3 5 -500 400 200 R 40 40 1 1 I 
X A4 4 -500 300 200 R 40 40 1 1 I 
X A5 3 -500 200 200 R 40 40 1 1 I 
X A6 2 -500 100 200 R 40 40 1 1 I 
X A7 1 -500 0 200 R 40 40 1 1 I 
X A8 23 -500 -100 200 R 40 40 1 1 I 
X A9 22 -500 -200 200 R 40 40 1 1 I 
X A10 21 -500 -300 200 R 40 40 1 1 I 
X A11 19 -500 -400 200 R 40 40 1 1 I 
X CE1\ 20 -500 -600 200 R 40 40 1 1 I 
X CE2\ 18 -500 -700 200 R 40 40 1 1 I 
X O1 9 500 700 200 L 40 40 1 1 T 
X O2 10 500 600 200 L 40 40 1 1 T 
X O3 11 500 500 200 L 40 40 1 1 T 
X O4 13 500 400 200 L 40 40 1 1 T 
X O5 14 500 300 200 L 40 40 1 1 T 
X O6 15 500 200 200 L 40 40 1 1 T 
X O7 16 500 100 200 L 40 40 1 1 T 
X O8 17 500 0 200 L 40 40 1 1 T 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 12 0 -300 200 U 40 40 2 1 W 
X VCC 24 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 7685
# Package Name: DIL18
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 7685 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 7685
F0 "IC" -300 725 50 H V L B
F1 "7685" -300 -800 50 H V L B
F2 "memory-DIL18" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -700 300 -700
P 2 1 0 0 300 -700 300 700
P 2 1 0 0 300 700 -300 700
P 2 1 0 0 -300 700 -300 -700
X A0 5 -500 600 200 R 40 40 1 1 I 
X A1 6 -500 500 200 R 40 40 1 1 I 
X A2 7 -500 400 200 R 40 40 1 1 I 
X A3 4 -500 300 200 R 40 40 1 1 I 
X A4 3 -500 200 200 R 40 40 1 1 I 
X A5 2 -500 100 200 R 40 40 1 1 I 
X A6 1 -500 0 200 R 40 40 1 1 I 
X A7 17 -500 -100 200 R 40 40 1 1 I 
X A8 16 -500 -200 200 R 40 40 1 1 I 
X A9 15 -500 -300 200 R 40 40 1 1 I 
X A10 8 -500 -400 200 R 40 40 1 1 I 
X CE\ 10 -500 -600 200 R 40 40 1 1 I 
X O1 14 500 600 200 L 40 40 1 1 T 
X O2 13 500 500 200 L 40 40 1 1 T 
X O3 12 500 400 200 L 40 40 1 1 T 
X O4 11 500 300 200 L 40 40 1 1 T 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 9 0 -300 200 U 40 40 2 1 W 
X VCC 18 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 9864
# Package Name: DIL28
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 9864 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 9864
F0 "IC" -400 925 50 H V L B
F1 "9864" -400 -1100 50 H V L B
F2 "memory-DIL28" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1000 200 -1000
P 2 1 0 0 200 -1000 200 900
P 2 1 0 0 200 900 -400 900
P 2 1 0 0 -400 900 -400 -1000
X A0 10 -600 800 200 R 40 40 1 1 I 
X A1 9 -600 700 200 R 40 40 1 1 I 
X A2 8 -600 600 200 R 40 40 1 1 I 
X A3 7 -600 500 200 R 40 40 1 1 I 
X A4 6 -600 400 200 R 40 40 1 1 I 
X A5 5 -600 300 200 R 40 40 1 1 I 
X A6 4 -600 200 200 R 40 40 1 1 I 
X A7 3 -600 100 200 R 40 40 1 1 I 
X A8 24 -600 0 200 R 40 40 1 1 I 
X A9 25 -600 -100 200 R 40 40 1 1 I 
X A10 21 -600 -200 200 R 40 40 1 1 I 
X A11 23 -600 -300 200 R 40 40 1 1 I 
X A12 2 -600 -400 200 R 40 40 1 1 I 
X CC\ 1 -600 -900 200 R 40 40 1 1 I 
X CE\ 20 -600 -600 200 R 40 40 1 1 I 
X D0 11 400 800 200 L 40 40 1 1 B 
X D1 12 400 700 200 L 40 40 1 1 B 
X D2 13 400 600 200 L 40 40 1 1 B 
X D3 15 400 500 200 L 40 40 1 1 B 
X D4 16 400 400 200 L 40 40 1 1 B 
X D5 17 400 300 200 L 40 40 1 1 B 
X D6 18 400 200 200 L 40 40 1 1 B 
X D7 19 400 100 200 L 40 40 1 1 B 
X OE\ 22 -600 -700 200 R 40 40 1 1 I 
X WE\ 27 -600 -800 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 14 0 -300 200 U 40 40 2 1 W 
X VCC 28 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 27010
# Package Name: DIL32
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 27010 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 27010
F0 "IC" -400 1125 50 H V L B
F1 "27010" -400 -1300 50 H V L B
F2 "memory-DIL32" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1200 200 -1200
P 2 1 0 0 200 -1200 200 1100
P 2 1 0 0 200 1100 -400 1100
P 2 1 0 0 -400 1100 -400 -1200
X A0 12 -600 1000 200 R 40 40 1 1 I 
X A1 11 -600 900 200 R 40 40 1 1 I 
X A2 10 -600 800 200 R 40 40 1 1 I 
X A3 9 -600 700 200 R 40 40 1 1 I 
X A4 8 -600 600 200 R 40 40 1 1 I 
X A5 7 -600 500 200 R 40 40 1 1 I 
X A6 6 -600 400 200 R 40 40 1 1 I 
X A7 5 -600 300 200 R 40 40 1 1 I 
X A8 27 -600 200 200 R 40 40 1 1 I 
X A9 26 -600 100 200 R 40 40 1 1 I 
X A10 23 -600 0 200 R 40 40 1 1 I 
X A11 25 -600 -100 200 R 40 40 1 1 I 
X A12 4 -600 -200 200 R 40 40 1 1 I 
X A13 28 -600 -300 200 R 40 40 1 1 I 
X A14 29 -600 -400 200 R 40 40 1 1 I 
X A15 3 -600 -500 200 R 40 40 1 1 I 
X A16 2 -600 -600 200 R 40 40 1 1 I 
X CE\ 22 -600 -800 200 R 40 40 1 1 I 
X O0 13 400 1000 200 L 40 40 1 1 T 
X O1 14 400 900 200 L 40 40 1 1 T 
X O2 15 400 800 200 L 40 40 1 1 T 
X O3 17 400 700 200 L 40 40 1 1 T 
X O4 18 400 600 200 L 40 40 1 1 T 
X O5 19 400 500 200 L 40 40 1 1 T 
X O6 20 400 400 200 L 40 40 1 1 T 
X O7 21 400 300 200 L 40 40 1 1 T 
X OE\ 24 -600 -900 200 R 40 40 1 1 I 
X PGM\ 31 -600 -1100 200 R 40 40 1 1 I 
X VPP 1 -600 -1000 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 16 0 -300 200 U 40 40 2 1 W 
X VCC 32 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 27011
# Package Name: DIL28
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 27011 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 27011
F0 "IC" -400 1025 50 H V L B
F1 "27011" -400 -1100 50 H V L B
F2 "memory-DIL28" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1000 300 -1000
P 2 1 0 0 300 -1000 300 1000
P 2 1 0 0 300 1000 -400 1000
P 2 1 0 0 -400 1000 -400 -1000
X A0 10 -600 900 200 R 40 40 1 1 I 
X A1 9 -600 800 200 R 40 40 1 1 I 
X A2 8 -600 700 200 R 40 40 1 1 I 
X A3 7 -600 600 200 R 40 40 1 1 I 
X A4 6 -600 500 200 R 40 40 1 1 I 
X A5 5 -600 400 200 R 40 40 1 1 I 
X A6 4 -600 300 200 R 40 40 1 1 I 
X A7 3 -600 200 200 R 40 40 1 1 I 
X A8 25 -600 100 200 R 40 40 1 1 I 
X A9 24 -600 0 200 R 40 40 1 1 I 
X A10 21 -600 -100 200 R 40 40 1 1 I 
X A11 23 -600 -200 200 R 40 40 1 1 I 
X A12 2 -600 -300 200 R 40 40 1 1 I 
X A13 26 -600 -400 200 R 40 40 1 1 I 
X CE\ 20 -600 -600 200 R 40 40 1 1 I 
X D0/O0 11 500 900 200 L 40 40 1 1 T 
X D1/O1 12 500 800 200 L 40 40 1 1 T 
X D2/O2 13 500 700 200 L 40 40 1 1 T 
X O3 15 500 600 200 L 40 40 1 1 T 
X O4 16 500 500 200 L 40 40 1 1 T 
X O5 17 500 400 200 L 40 40 1 1 T 
X O6 18 500 300 200 L 40 40 1 1 T 
X O7 19 500 200 200 L 40 40 1 1 T 
X OE\ 22 -600 -800 200 R 40 40 1 1 I 
X PGM/WE 27 -600 -700 200 R 40 40 1 1 I I
X VPP/RST\ 1 -600 -900 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 14 0 -300 200 U 40 40 2 1 W 
X VCC 28 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 27210
# Package Name: DIL40
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF 27210 IC 0 40 Y Y 1 L N
# Gate Name: A
# Symbol Name: 27210
F0 "IC" -400 1125 50 H V L B
F1 "27210" -400 -1200 50 H V L B
F2 "memory-DIL40" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1100 400 -1100
P 2 1 0 0 400 -1100 400 1100
P 2 1 0 0 400 1100 -400 1100
P 2 1 0 0 -400 1100 -400 -1100
X A0 21 -600 1000 200 R 40 40 1 1 I 
X A1 22 -600 900 200 R 40 40 1 1 I 
X A2 23 -600 800 200 R 40 40 1 1 I 
X A3 24 -600 700 200 R 40 40 1 1 I 
X A4 25 -600 600 200 R 40 40 1 1 I 
X A5 26 -600 500 200 R 40 40 1 1 I 
X A6 27 -600 400 200 R 40 40 1 1 I 
X A7 28 -600 300 200 R 40 40 1 1 I 
X A8 29 -600 200 200 R 40 40 1 1 I 
X A9 31 -600 100 200 R 40 40 1 1 I 
X A10 32 -600 0 200 R 40 40 1 1 I 
X A11 33 -600 -100 200 R 40 40 1 1 I 
X A12 34 -600 -200 200 R 40 40 1 1 I 
X A13 35 -600 -300 200 R 40 40 1 1 I 
X A14 36 -600 -400 200 R 40 40 1 1 I 
X A15 37 -600 -500 200 R 40 40 1 1 I 
X CE\ 2 -600 -700 200 R 40 40 1 1 I 
X GND@1 11 600 -900 200 L 40 40 1 1 W 
X GND@2 30 600 -1000 200 L 40 40 1 1 W 
X O0 19 600 1000 200 L 40 40 1 1 T 
X O1 18 600 900 200 L 40 40 1 1 T 
X O2 17 600 800 200 L 40 40 1 1 T 
X O3 16 600 700 200 L 40 40 1 1 T 
X O4 15 600 600 200 L 40 40 1 1 T 
X O5 14 600 500 200 L 40 40 1 1 T 
X O6 13 600 400 200 L 40 40 1 1 T 
X O7 12 600 300 200 L 40 40 1 1 T 
X O8 10 600 200 200 L 40 40 1 1 T 
X O9 9 600 100 200 L 40 40 1 1 T 
X O10 8 600 0 200 L 40 40 1 1 T 
X O11 7 600 -100 200 L 40 40 1 1 T 
X O12 6 600 -200 200 L 40 40 1 1 T 
X O13 5 600 -300 200 L 40 40 1 1 T 
X O14 4 600 -400 200 L 40 40 1 1 T 
X O15 3 600 -500 200 L 40 40 1 1 T 
X OE\ 20 -600 -800 200 R 40 40 1 1 I 
X PGM\ 39 -600 -1000 200 R 40 40 1 1 I 
X VCC 40 600 -700 200 L 40 40 1 1 W 
X VPP 1 -600 -900 200 R 40 40 1 1 I 
ENDDRAW
ENDDEF

#
# Dev Name: 27256
# Package Name: DIL28
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 27256 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 27256
F0 "IC" -400 1025 50 H V L B
F1 "27256" -400 -1100 50 H V L B
F2 "memory-DIL28" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1000 200 -1000
P 2 1 0 0 200 -1000 200 1000
P 2 1 0 0 200 1000 -400 1000
P 2 1 0 0 -400 1000 -400 -1000
X A0 10 -600 900 200 R 40 40 1 1 I 
X A1 9 -600 800 200 R 40 40 1 1 I 
X A2 8 -600 700 200 R 40 40 1 1 I 
X A3 7 -600 600 200 R 40 40 1 1 I 
X A4 6 -600 500 200 R 40 40 1 1 I 
X A5 5 -600 400 200 R 40 40 1 1 I 
X A6 4 -600 300 200 R 40 40 1 1 I 
X A7 3 -600 200 200 R 40 40 1 1 I 
X A8 25 -600 100 200 R 40 40 1 1 I 
X A9 24 -600 0 200 R 40 40 1 1 I 
X A10 21 -600 -100 200 R 40 40 1 1 I 
X A11 23 -600 -200 200 R 40 40 1 1 I 
X A12 2 -600 -300 200 R 40 40 1 1 I 
X A13 26 -600 -400 200 R 40 40 1 1 I 
X A14 27 -600 -500 200 R 40 40 1 1 I 
X CE\ 20 -600 -700 200 R 40 40 1 1 I 
X O0 11 400 900 200 L 40 40 1 1 T 
X O1 12 400 800 200 L 40 40 1 1 T 
X O2 13 400 700 200 L 40 40 1 1 T 
X O3 15 400 600 200 L 40 40 1 1 T 
X O4 16 400 500 200 L 40 40 1 1 T 
X O5 17 400 400 200 L 40 40 1 1 T 
X O6 18 400 300 200 L 40 40 1 1 T 
X O7 19 400 200 200 L 40 40 1 1 T 
X OE\ 22 -600 -800 200 R 40 40 1 1 I 
X VPP 1 -600 -900 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 14 0 -300 200 U 40 40 2 1 W 
X VCC 28 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 27512
# Package Name: DIL28
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 27512 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 27512
F0 "IC" -400 1025 50 H V L B
F1 "27512" -400 -1100 50 H V L B
F2 "memory-DIL28" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1000 200 -1000
P 2 1 0 0 200 -1000 200 1000
P 2 1 0 0 200 1000 -400 1000
P 2 1 0 0 -400 1000 -400 -1000
X A0 10 -600 900 200 R 40 40 1 1 I 
X A1 9 -600 800 200 R 40 40 1 1 I 
X A2 8 -600 700 200 R 40 40 1 1 I 
X A3 7 -600 600 200 R 40 40 1 1 I 
X A4 6 -600 500 200 R 40 40 1 1 I 
X A5 5 -600 400 200 R 40 40 1 1 I 
X A6 4 -600 300 200 R 40 40 1 1 I 
X A7 3 -600 200 200 R 40 40 1 1 I 
X A8 25 -600 100 200 R 40 40 1 1 I 
X A9 24 -600 0 200 R 40 40 1 1 I 
X A10 21 -600 -100 200 R 40 40 1 1 I 
X A11 23 -600 -200 200 R 40 40 1 1 I 
X A12 2 -600 -300 200 R 40 40 1 1 I 
X A13 26 -600 -400 200 R 40 40 1 1 I 
X A14 27 -600 -500 200 R 40 40 1 1 I 
X A15 1 -600 -600 200 R 40 40 1 1 I 
X CE\ 20 -600 -800 200 R 40 40 1 1 I 
X O0 11 400 900 200 L 40 40 1 1 T 
X O1 12 400 800 200 L 40 40 1 1 T 
X O2 13 400 700 200 L 40 40 1 1 T 
X O3 15 400 600 200 L 40 40 1 1 T 
X O4 16 400 500 200 L 40 40 1 1 T 
X O5 17 400 400 200 L 40 40 1 1 T 
X O6 18 400 300 200 L 40 40 1 1 T 
X O7 19 400 200 200 L 40 40 1 1 T 
X OE\ 22 -600 -900 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 14 0 -300 200 U 40 40 2 1 W 
X VCC 28 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 27513
# Package Name: DIL28
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 27513 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 27513
F0 "IC" -400 1025 50 H V L B
F1 "27513" -400 -1100 50 H V L B
F2 "memory-DIL28" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1000 300 -1000
P 2 1 0 0 300 -1000 300 1000
P 2 1 0 0 300 1000 -400 1000
P 2 1 0 0 -400 1000 -400 -1000
X A0 10 -600 900 200 R 40 40 1 1 I 
X A1 9 -600 800 200 R 40 40 1 1 I 
X A2 8 -600 700 200 R 40 40 1 1 I 
X A3 7 -600 600 200 R 40 40 1 1 I 
X A4 6 -600 500 200 R 40 40 1 1 I 
X A5 5 -600 400 200 R 40 40 1 1 I 
X A6 4 -600 300 200 R 40 40 1 1 I 
X A7 3 -600 200 200 R 40 40 1 1 I 
X A8 25 -600 100 200 R 40 40 1 1 I 
X A9 24 -600 0 200 R 40 40 1 1 I 
X A10 21 -600 -100 200 R 40 40 1 1 I 
X A11 23 -600 -200 200 R 40 40 1 1 I 
X A12 2 -600 -300 200 R 40 40 1 1 I 
X A13 26 -600 -400 200 R 40 40 1 1 I 
X CE\ 20 -600 -600 200 R 40 40 1 1 I 
X D0/O0 11 500 900 200 L 40 40 1 1 T 
X D1/O1 12 500 800 200 L 40 40 1 1 T 
X O2 13 500 700 200 L 40 40 1 1 T 
X O3 15 500 600 200 L 40 40 1 1 T 
X O4 16 500 500 200 L 40 40 1 1 T 
X O5 17 500 400 200 L 40 40 1 1 T 
X O6 18 500 300 200 L 40 40 1 1 T 
X O7 19 500 200 200 L 40 40 1 1 T 
X OE\/VPP 22 -600 -800 200 R 40 40 1 1 I 
X RST\ 1 -600 -900 200 R 40 40 1 1 I 
X WE\ 27 -600 -700 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 14 0 -300 200 U 40 40 2 1 W 
X VCC 28 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 27916
# Package Name: DIL28
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 27916 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 27916
F0 "IC" -400 1025 50 H V L B
F1 "27916" -400 -1100 50 H V L B
F2 "memory-DIL28" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1000 200 -1000
P 2 1 0 0 200 -1000 200 1000
P 2 1 0 0 200 1000 -400 1000
P 2 1 0 0 -400 1000 -400 -1000
X A0 10 -600 900 200 R 40 40 1 1 I 
X A1 9 -600 800 200 R 40 40 1 1 I 
X A2 8 -600 700 200 R 40 40 1 1 I 
X A3 7 -600 600 200 R 40 40 1 1 I 
X A4 6 -600 500 200 R 40 40 1 1 I 
X A5 5 -600 400 200 R 40 40 1 1 I 
X A6 4 -600 300 200 R 40 40 1 1 I 
X A7 3 -600 200 200 R 40 40 1 1 I 
X A8 25 -600 100 200 R 40 40 1 1 I 
X A9 24 -600 0 200 R 40 40 1 1 I 
X A10 21 -600 -100 200 R 40 40 1 1 I 
X A11 23 -600 -200 200 R 40 40 1 1 I 
X A12 2 -600 -300 200 R 40 40 1 1 I 
X A13 26 -600 -400 200 R 40 40 1 1 I 
X CE\ 20 -600 -600 200 R 40 40 1 1 I 
X O0 11 400 900 200 L 40 40 1 1 T 
X O1 12 400 800 200 L 40 40 1 1 T 
X O2 13 400 700 200 L 40 40 1 1 T 
X O3 15 400 600 200 L 40 40 1 1 T 
X O4 16 400 500 200 L 40 40 1 1 T 
X O5 17 400 400 200 L 40 40 1 1 T 
X O6 18 400 300 200 L 40 40 1 1 T 
X O7 19 400 200 200 L 40 40 1 1 T 
X OE\ 22 -600 -700 200 R 40 40 1 1 I 
X PGM/WE 27 -600 -800 200 R 40 40 1 1 I I
X VPP 1 -600 -900 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 14 0 -300 200 U 40 40 2 1 W 
X VCC 28 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 76165
# Package Name: DIL20
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 76165 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 76165
F0 "IC" -300 825 50 H V L B
F1 "76165" -300 -900 50 H V L B
F2 "memory-DIL20" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -800 300 -800
P 2 1 0 0 300 -800 300 800
P 2 1 0 0 300 800 -300 800
P 2 1 0 0 -300 800 -300 -800
X A0 9 -500 700 200 R 40 40 1 1 I 
X A1 8 -500 600 200 R 40 40 1 1 I 
X A2 7 -500 500 200 R 40 40 1 1 I 
X A3 6 -500 400 200 R 40 40 1 1 I 
X A4 5 -500 300 200 R 40 40 1 1 I 
X A5 4 -500 200 200 R 40 40 1 1 I 
X A6 3 -500 100 200 R 40 40 1 1 I 
X A7 2 -500 0 200 R 40 40 1 1 I 
X A8 1 -500 -100 200 R 40 40 1 1 I 
X A9 19 -500 -200 200 R 40 40 1 1 I 
X A10 18 -500 -300 200 R 40 40 1 1 I 
X A11 17 -500 -400 200 R 40 40 1 1 I 
X CE1 16 -500 -600 200 R 40 40 1 1 I 
X CE2 15 -500 -700 200 R 40 40 1 1 I 
X O1 14 500 700 200 L 40 40 1 1 T 
X O2 13 500 600 200 L 40 40 1 1 T 
X O3 12 500 500 200 L 40 40 1 1 T 
X O4 11 500 400 200 L 40 40 1 1 T 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 10 0 -300 200 U 40 40 2 1 W 
X VCC 20 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: 76641
# Package Name: DIL24
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF 76641 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: 76641
F0 "IC" -300 825 50 H V L B
F1 "76641" -300 -900 50 H V L B
F2 "memory-DIL24" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -800 300 -800
P 2 1 0 0 300 -800 300 800
P 2 1 0 0 300 800 -300 800
P 2 1 0 0 -300 800 -300 -800
X A0 8 -500 700 200 R 40 40 1 1 I 
X A1 7 -500 600 200 R 40 40 1 1 I 
X A2 6 -500 500 200 R 40 40 1 1 I 
X A3 5 -500 400 200 R 40 40 1 1 I 
X A4 4 -500 300 200 R 40 40 1 1 I 
X A5 3 -500 200 200 R 40 40 1 1 I 
X A6 2 -500 100 200 R 40 40 1 1 I 
X A7 1 -500 0 200 R 40 40 1 1 I 
X A8 23 -500 -100 200 R 40 40 1 1 I 
X A9 22 -500 -200 200 R 40 40 1 1 I 
X A10 21 -500 -300 200 R 40 40 1 1 I 
X A11 19 -500 -400 200 R 40 40 1 1 I 
X A12 18 -500 -500 200 R 40 40 1 1 I 
X CE\ 20 -500 -700 200 R 40 40 1 1 I 
X O1 9 500 700 200 L 40 40 1 1 T 
X O2 10 500 600 200 L 40 40 1 1 T 
X O3 11 500 500 200 L 40 40 1 1 T 
X O4 13 500 400 200 L 40 40 1 1 T 
X O5 14 500 300 200 L 40 40 1 1 T 
X O6 15 500 200 200 L 40 40 1 1 T 
X O7 16 500 100 200 L 40 40 1 1 T 
X O8 17 500 0 200 L 40 40 1 1 T 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 12 0 -300 200 U 40 40 2 1 W 
X VCC 24 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: LP621024CM
# Package Name: SOP32L
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF LP621024CM IC 0 40 Y Y 2 L N
# Gate Name: 1
# Symbol Name: 621024
F0 "IC" -400 1125 50 H V L B
F1 "LP621024CM" -400 -1300 50 H V L B
F2 "memory-SOP32L" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1200 300 -1200
P 2 1 0 0 300 1100 300 -1200
P 2 1 0 0 300 1100 -400 1100
P 2 1 0 0 -400 -1200 -400 1100
X A0 12 -600 1000 200 R 40 40 1 1 I 
X A1 11 -600 900 200 R 40 40 1 1 I 
X A2 10 -600 800 200 R 40 40 1 1 I 
X A3 9 -600 700 200 R 40 40 1 1 I 
X A4 8 -600 600 200 R 40 40 1 1 I 
X A5 7 -600 500 200 R 40 40 1 1 I 
X A6 6 -600 400 200 R 40 40 1 1 I 
X A7 5 -600 300 200 R 40 40 1 1 I 
X A8 27 -600 200 200 R 40 40 1 1 I 
X A9 26 -600 100 200 R 40 40 1 1 I 
X A10 23 -600 0 200 R 40 40 1 1 I 
X A11 25 -600 -100 200 R 40 40 1 1 I 
X A12 4 -600 -200 200 R 40 40 1 1 I 
X A13 28 -600 -300 200 R 40 40 1 1 I 
X A14 3 -600 -400 200 R 40 40 1 1 I 
X A15 31 -600 -500 200 R 40 40 1 1 I 
X A16 2 -600 -600 200 R 40 40 1 1 I 
X CS1\ 22 -600 -1000 200 R 40 40 1 1 I 
X CS2 30 -600 -1100 200 R 40 40 1 1 I 
X I/O0 13 500 1000 200 L 40 40 1 1 B 
X I/O1 14 500 900 200 L 40 40 1 1 B 
X I/O2 15 500 800 200 L 40 40 1 1 B 
X I/O3 17 500 700 200 L 40 40 1 1 B 
X I/O4 18 500 600 200 L 40 40 1 1 B 
X I/O5 19 500 500 200 L 40 40 1 1 B 
X I/O6 20 500 400 200 L 40 40 1 1 B 
X I/O7 21 500 300 200 L 40 40 1 1 B 
X NC 1 100 -400 0 L 40 40 1 1 U 
X OE\ 24 -600 -900 200 R 40 40 1 1 I 
X WE\ 29 -600 -800 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 16 0 -300 200 U 40 40 2 1 W 
X VCC 32 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: LP621024CV
# Package Name: TSOP32
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF LP621024CV IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: 621024
F0 "IC" -400 1125 50 H V L B
F1 "LP621024CV" -400 -1300 50 H V L B
F2 "memory-TSOP32" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -1200 300 -1200
P 2 1 0 0 300 1100 300 -1200
P 2 1 0 0 300 1100 -400 1100
P 2 1 0 0 -400 -1200 -400 1100
X A0 20 -600 1000 200 R 40 40 1 1 I 
X A1 19 -600 900 200 R 40 40 1 1 I 
X A2 18 -600 800 200 R 40 40 1 1 I 
X A3 17 -600 700 200 R 40 40 1 1 I 
X A4 16 -600 600 200 R 40 40 1 1 I 
X A5 15 -600 500 200 R 40 40 1 1 I 
X A6 14 -600 400 200 R 40 40 1 1 I 
X A7 13 -600 300 200 R 40 40 1 1 I 
X A8 3 -600 200 200 R 40 40 1 1 I 
X A9 2 -600 100 200 R 40 40 1 1 I 
X A10 31 -600 0 200 R 40 40 1 1 I 
X A11 1 -600 -100 200 R 40 40 1 1 I 
X A12 12 -600 -200 200 R 40 40 1 1 I 
X A13 4 -600 -300 200 R 40 40 1 1 I 
X A14 11 -600 -400 200 R 40 40 1 1 I 
X A15 7 -600 -500 200 R 40 40 1 1 I 
X A16 10 -600 -600 200 R 40 40 1 1 I 
X CS1\ 30 -600 -1000 200 R 40 40 1 1 I 
X CS2 6 -600 -1100 200 R 40 40 1 1 I 
X I/O0 21 500 1000 200 L 40 40 1 1 B 
X I/O1 22 500 900 200 L 40 40 1 1 B 
X I/O2 23 500 800 200 L 40 40 1 1 B 
X I/O3 25 500 700 200 L 40 40 1 1 B 
X I/O4 26 500 600 200 L 40 40 1 1 B 
X I/O5 27 500 500 200 L 40 40 1 1 B 
X I/O6 28 500 400 200 L 40 40 1 1 B 
X I/O7 29 500 300 200 L 40 40 1 1 B 
X NC 9 100 -400 0 L 40 40 1 1 U 
X OE\ 32 -600 -900 200 R 40 40 1 1 I 
X WE\ 5 -600 -800 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 24 0 -300 200 U 40 40 2 1 W 
X VCC 8 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: TC55257DF
# Package Name: SOP28X
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF TC55257DF IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: 257
F0 "IC" -300 1025 50 H V L B
F1 "TC55257DF" -300 -1100 50 H V L B
F2 "memory-SOP28X" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -1000 300 -1000
P 2 1 0 0 300 -1000 300 1000
P 2 1 0 0 300 1000 -300 1000
P 2 1 0 0 -300 1000 -300 -1000
X A0 10 -400 900 100 R 40 40 1 1 I 
X A1 9 -400 800 100 R 40 40 1 1 I 
X A2 8 -400 700 100 R 40 40 1 1 I 
X A3 7 -400 600 100 R 40 40 1 1 I 
X A4 6 -400 500 100 R 40 40 1 1 I 
X A5 5 -400 400 100 R 40 40 1 1 I 
X A6 4 -400 300 100 R 40 40 1 1 I 
X A7 3 -400 200 100 R 40 40 1 1 I 
X A8 25 -400 100 100 R 40 40 1 1 I 
X A9 24 -400 0 100 R 40 40 1 1 I 
X A10 21 -400 -100 100 R 40 40 1 1 I 
X A11 23 -400 -200 100 R 40 40 1 1 I 
X A12 2 -400 -300 100 R 40 40 1 1 I 
X A13 26 -400 -400 100 R 40 40 1 1 I 
X A14 1 -400 -500 100 R 40 40 1 1 I 
X CE\ 20 -400 -800 100 R 40 40 1 1 I 
X O0 11 400 900 100 L 40 40 1 1 T 
X O1 12 400 800 100 L 40 40 1 1 T 
X O2 13 400 700 100 L 40 40 1 1 T 
X O3 15 400 600 100 L 40 40 1 1 T 
X O4 16 400 500 100 L 40 40 1 1 T 
X O5 17 400 400 100 L 40 40 1 1 T 
X O6 18 400 300 100 L 40 40 1 1 T 
X O7 19 400 200 100 L 40 40 1 1 T 
X OE\ 22 -400 -900 100 R 40 40 1 1 I 
X R\W 27 -400 -700 100 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 14 0 -300 200 U 40 40 2 1 W 
X VCC 28 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: TC55257DP
# Package Name: DIL28
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF TC55257DP IC 0 40 Y Y 2 L N
# Gate Name: G$1
# Symbol Name: 257
F0 "IC" -300 1025 50 H V L B
F1 "TC55257DP" -300 -1100 50 H V L B
F2 "memory-DIL28" 0 150 50 H I C C
DRAW
P 2 1 0 0 -300 -1000 300 -1000
P 2 1 0 0 300 -1000 300 1000
P 2 1 0 0 300 1000 -300 1000
P 2 1 0 0 -300 1000 -300 -1000
X A0 10 -400 900 100 R 40 40 1 1 I 
X A1 9 -400 800 100 R 40 40 1 1 I 
X A2 8 -400 700 100 R 40 40 1 1 I 
X A3 7 -400 600 100 R 40 40 1 1 I 
X A4 6 -400 500 100 R 40 40 1 1 I 
X A5 5 -400 400 100 R 40 40 1 1 I 
X A6 4 -400 300 100 R 40 40 1 1 I 
X A7 3 -400 200 100 R 40 40 1 1 I 
X A8 25 -400 100 100 R 40 40 1 1 I 
X A9 24 -400 0 100 R 40 40 1 1 I 
X A10 21 -400 -100 100 R 40 40 1 1 I 
X A11 23 -400 -200 100 R 40 40 1 1 I 
X A12 2 -400 -300 100 R 40 40 1 1 I 
X A13 26 -400 -400 100 R 40 40 1 1 I 
X A14 1 -400 -500 100 R 40 40 1 1 I 
X CE\ 20 -400 -800 100 R 40 40 1 1 I 
X O0 11 400 900 100 L 40 40 1 1 T 
X O1 12 400 800 100 L 40 40 1 1 T 
X O2 13 400 700 100 L 40 40 1 1 T 
X O3 15 400 600 100 L 40 40 1 1 T 
X O4 16 400 500 100 L 40 40 1 1 T 
X O5 17 400 400 100 L 40 40 1 1 T 
X O6 18 400 300 100 L 40 40 1 1 T 
X O7 19 400 200 100 L 40 40 1 1 T 
X OE\ 22 -400 -900 100 R 40 40 1 1 I 
X R\W 27 -400 -700 100 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 14 0 -300 200 U 40 40 2 1 W 
X VCC 28 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: TC551001CF
# Package Name: SOP32L
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 3
#
DEF TC551001CF IC 0 40 Y Y 3 L N
# Gate Name: -NC
# Symbol Name: NC
F0 "IC" 30 -30 50 H V L B
F1 "TC551001CF" 0 0 50 H V L B
F2 "memory-SOP32L" 0 150 50 H I C C
DRAW
X NC 1 -100 0 100 R 40 40 1 1 U 
# Gate Name: G$1
# Symbol Name: 1001
P 2 2 0 0 -300 -1200 300 -1200
P 2 2 0 0 300 -1200 300 1100
P 2 2 0 0 300 1100 -300 1100
P 2 2 0 0 -300 1100 -300 -1200
X A0 12 -400 1000 100 R 40 40 2 1 I 
X A1 11 -400 900 100 R 40 40 2 1 I 
X A2 10 -400 800 100 R 40 40 2 1 I 
X A3 9 -400 700 100 R 40 40 2 1 I 
X A4 8 -400 600 100 R 40 40 2 1 I 
X A5 7 -400 500 100 R 40 40 2 1 I 
X A6 6 -400 400 100 R 40 40 2 1 I 
X A7 5 -400 300 100 R 40 40 2 1 I 
X A8 27 -400 200 100 R 40 40 2 1 I 
X A9 26 -400 100 100 R 40 40 2 1 I 
X A10 23 -400 0 100 R 40 40 2 1 I 
X A11 25 -400 -100 100 R 40 40 2 1 I 
X A12 4 -400 -200 100 R 40 40 2 1 I 
X A13 28 -400 -300 100 R 40 40 2 1 I 
X A14 3 -400 -400 100 R 40 40 2 1 I 
X A15 31 -400 -500 100 R 40 40 2 1 I 
X A16 2 -400 -600 100 R 40 40 2 1 I 
X CE1\ 22 -400 -900 100 R 40 40 2 1 I 
X CE2 30 -400 -1000 100 R 40 40 2 1 I 
X O0 13 400 1000 100 L 40 40 2 1 T 
X O1 14 400 900 100 L 40 40 2 1 T 
X O2 15 400 800 100 L 40 40 2 1 T 
X O3 17 400 700 100 L 40 40 2 1 T 
X O4 18 400 600 100 L 40 40 2 1 T 
X O5 19 400 500 100 L 40 40 2 1 T 
X O6 20 400 400 100 L 40 40 2 1 T 
X O7 21 400 300 100 L 40 40 2 1 T 
X OE\ 24 -400 -1100 100 R 40 40 2 1 I 
X R\W 29 -400 -800 100 R 40 40 2 1 I 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 3 0 GND
T 1 50 170 50 0 3 0 VCC
X GND 16 0 -300 200 U 40 40 3 1 W 
X VCC 32 0 300 200 D 40 40 3 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: TC551001CP
# Package Name: DIL32
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 3
#
DEF TC551001CP IC 0 40 Y Y 3 L N
# Gate Name: -NC
# Symbol Name: NC
F0 "IC" 30 -30 50 H V L B
F1 "TC551001CP" 0 0 50 H V L B
F2 "memory-DIL32" 0 150 50 H I C C
DRAW
X NC 1 -100 0 100 R 40 40 1 1 U 
# Gate Name: G$1
# Symbol Name: 1001
P 2 2 0 0 -300 -1200 300 -1200
P 2 2 0 0 300 -1200 300 1100
P 2 2 0 0 300 1100 -300 1100
P 2 2 0 0 -300 1100 -300 -1200
X A0 12 -400 1000 100 R 40 40 2 1 I 
X A1 11 -400 900 100 R 40 40 2 1 I 
X A2 10 -400 800 100 R 40 40 2 1 I 
X A3 9 -400 700 100 R 40 40 2 1 I 
X A4 8 -400 600 100 R 40 40 2 1 I 
X A5 7 -400 500 100 R 40 40 2 1 I 
X A6 6 -400 400 100 R 40 40 2 1 I 
X A7 5 -400 300 100 R 40 40 2 1 I 
X A8 27 -400 200 100 R 40 40 2 1 I 
X A9 26 -400 100 100 R 40 40 2 1 I 
X A10 23 -400 0 100 R 40 40 2 1 I 
X A11 25 -400 -100 100 R 40 40 2 1 I 
X A12 4 -400 -200 100 R 40 40 2 1 I 
X A13 28 -400 -300 100 R 40 40 2 1 I 
X A14 3 -400 -400 100 R 40 40 2 1 I 
X A15 31 -400 -500 100 R 40 40 2 1 I 
X A16 2 -400 -600 100 R 40 40 2 1 I 
X CE1\ 22 -400 -900 100 R 40 40 2 1 I 
X CE2 30 -400 -1000 100 R 40 40 2 1 I 
X O0 13 400 1000 100 L 40 40 2 1 T 
X O1 14 400 900 100 L 40 40 2 1 T 
X O2 15 400 800 100 L 40 40 2 1 T 
X O3 17 400 700 100 L 40 40 2 1 T 
X O4 18 400 600 100 L 40 40 2 1 T 
X O5 19 400 500 100 L 40 40 2 1 T 
X O6 20 400 400 100 L 40 40 2 1 T 
X O7 21 400 300 100 L 40 40 2 1 T 
X OE\ 24 -400 -1100 100 R 40 40 2 1 I 
X R\W 29 -400 -800 100 R 40 40 2 1 I 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 3 0 GND
T 1 50 170 50 0 3 0 VCC
X GND 16 0 -300 200 U 40 40 3 1 W 
X VCC 32 0 300 200 D 40 40 3 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: XL78C800
# Package Name: DIL24
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 2
#
DEF XL78C800 IC 0 40 Y Y 2 L N
# Gate Name: A
# Symbol Name: XL78C800
F0 "IC" -400 725 50 H V L B
F1 "XL78C800" -400 -800 50 H V L B
F2 "memory-DIL24" 0 150 50 H I C C
DRAW
P 2 1 0 0 -400 -700 200 -700
P 2 1 0 0 200 -700 200 700
P 2 1 0 0 200 700 -400 700
P 2 1 0 0 -400 700 -400 -700
X CLK 1 -600 -500 200 R 40 40 1 1 I 
X I0 2 -600 600 200 R 40 40 1 1 I 
X I1 3 -600 500 200 R 40 40 1 1 I 
X I2 4 -600 400 200 R 40 40 1 1 I 
X I3 5 -600 300 200 R 40 40 1 1 I 
X I4 6 -600 200 200 R 40 40 1 1 I 
X I5 7 -600 100 200 R 40 40 1 1 I 
X I6 8 -600 0 200 R 40 40 1 1 I 
X I7 9 -600 -100 200 R 40 40 1 1 I 
X I8 10 -600 -200 200 R 40 40 1 1 I 
X I9 11 -600 -300 200 R 40 40 1 1 I 
X O0 23 400 600 200 L 40 40 1 1 B 
X O1 22 400 500 200 L 40 40 1 1 T 
X O2 21 400 400 200 L 40 40 1 1 T 
X O3 20 400 300 200 L 40 40 1 1 T 
X O4 19 400 200 200 L 40 40 1 1 T 
X O5 18 400 100 200 L 40 40 1 1 T 
X O6 17 400 0 200 L 40 40 1 1 T 
X O7 16 400 -100 200 L 40 40 1 1 T 
X O8 15 400 -200 200 L 40 40 1 1 T 
X O9 14 400 -300 200 L 40 40 1 1 B 
X OE\ 13 -600 -600 200 R 40 40 1 1 I 
# Gate Name: P
# Symbol Name: PWRN
T 1 50 -145 50 0 2 0 GND
T 1 50 170 50 0 2 0 VCC
X GND 12 0 -300 200 U 40 40 2 1 W 
X VCC 24 0 300 200 D 40 40 2 1 W 
ENDDRAW
ENDDEF

#End Library
