{
  "module_name": "dm_services_types.h",
  "hash_id": "89d44ebc4c7ac99e3bfa274582f056b80be8f840418ca5fe659c2549e234cfac",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dm_services_types.h",
  "human_readable_source": " \n\n#ifndef __DM_SERVICES_TYPES_H__\n#define __DM_SERVICES_TYPES_H__\n\n#include \"os_types.h\"\n#include \"dc_types.h\"\n\nstruct pp_smu_funcs;\n\nstruct dm_pp_clock_range {\n\tint min_khz;\n\tint max_khz;\n};\n\nenum dm_pp_clocks_state {\n\tDM_PP_CLOCKS_STATE_INVALID,\n\tDM_PP_CLOCKS_STATE_ULTRA_LOW,\n\tDM_PP_CLOCKS_STATE_LOW,\n\tDM_PP_CLOCKS_STATE_NOMINAL,\n\tDM_PP_CLOCKS_STATE_PERFORMANCE,\n\n\t \n\tDM_PP_CLOCKS_DPM_STATE_LEVEL_INVALID = DM_PP_CLOCKS_STATE_INVALID,\n\tDM_PP_CLOCKS_DPM_STATE_LEVEL_0,\n\tDM_PP_CLOCKS_DPM_STATE_LEVEL_1,\n\tDM_PP_CLOCKS_DPM_STATE_LEVEL_2,\n\t \n\tDM_PP_CLOCKS_DPM_STATE_LEVEL_3,\n\tDM_PP_CLOCKS_DPM_STATE_LEVEL_4,\n\tDM_PP_CLOCKS_DPM_STATE_LEVEL_5,\n\tDM_PP_CLOCKS_DPM_STATE_LEVEL_6,\n\tDM_PP_CLOCKS_DPM_STATE_LEVEL_7,\n\n\tDM_PP_CLOCKS_MAX_STATES\n};\n\nstruct dm_pp_gpu_clock_range {\n\tenum dm_pp_clocks_state clock_state;\n\tstruct dm_pp_clock_range sclk;\n\tstruct dm_pp_clock_range mclk;\n\tstruct dm_pp_clock_range eclk;\n\tstruct dm_pp_clock_range dclk;\n};\n\nenum dm_pp_clock_type {\n\tDM_PP_CLOCK_TYPE_DISPLAY_CLK = 1,\n\tDM_PP_CLOCK_TYPE_ENGINE_CLK,  \n\tDM_PP_CLOCK_TYPE_MEMORY_CLK,\n\tDM_PP_CLOCK_TYPE_DCFCLK,\n\tDM_PP_CLOCK_TYPE_DCEFCLK,\n\tDM_PP_CLOCK_TYPE_SOCCLK,\n\tDM_PP_CLOCK_TYPE_PIXELCLK,\n\tDM_PP_CLOCK_TYPE_DISPLAYPHYCLK,\n\tDM_PP_CLOCK_TYPE_DPPCLK,\n\tDM_PP_CLOCK_TYPE_FCLK,\n};\n\n#define DC_DECODE_PP_CLOCK_TYPE(clk_type) \\\n\t(clk_type) == DM_PP_CLOCK_TYPE_DISPLAY_CLK ? \"Display\" : \\\n\t(clk_type) == DM_PP_CLOCK_TYPE_ENGINE_CLK ? \"Engine\" : \\\n\t(clk_type) == DM_PP_CLOCK_TYPE_MEMORY_CLK ? \"Memory\" : \\\n\t(clk_type) == DM_PP_CLOCK_TYPE_DCFCLK ? \"DCF\" : \\\n\t(clk_type) == DM_PP_CLOCK_TYPE_DCEFCLK ? \"DCEF\" : \\\n\t(clk_type) == DM_PP_CLOCK_TYPE_SOCCLK ? \"SoC\" : \\\n\t(clk_type) == DM_PP_CLOCK_TYPE_PIXELCLK ? \"Pixel\" : \\\n\t(clk_type) == DM_PP_CLOCK_TYPE_DISPLAYPHYCLK ? \"Display PHY\" : \\\n\t(clk_type) == DM_PP_CLOCK_TYPE_DPPCLK ? \"DPP\" : \\\n\t(clk_type) == DM_PP_CLOCK_TYPE_FCLK ? \"F\" : \\\n\t\"Invalid\"\n\n#define DM_PP_MAX_CLOCK_LEVELS 16\n\nstruct dm_pp_clock_levels {\n\tuint32_t num_levels;\n\tuint32_t clocks_in_khz[DM_PP_MAX_CLOCK_LEVELS];\n};\n\nstruct dm_pp_clock_with_latency {\n\tuint32_t clocks_in_khz;\n\tuint32_t latency_in_us;\n};\n\nstruct dm_pp_clock_levels_with_latency {\n\tuint32_t num_levels;\n\tstruct dm_pp_clock_with_latency data[DM_PP_MAX_CLOCK_LEVELS];\n};\n\nstruct dm_pp_clock_with_voltage {\n\tuint32_t clocks_in_khz;\n\tuint32_t voltage_in_mv;\n};\n\nstruct dm_pp_clock_levels_with_voltage {\n\tuint32_t num_levels;\n\tstruct dm_pp_clock_with_voltage data[DM_PP_MAX_CLOCK_LEVELS];\n};\n\nstruct dm_pp_single_disp_config {\n\tenum signal_type signal;\n\tuint8_t transmitter;\n\tuint8_t ddi_channel_mapping;\n\tuint8_t pipe_idx;\n\tuint32_t src_height;\n\tuint32_t src_width;\n\tuint32_t v_refresh;\n\tuint32_t sym_clock;  \n\tstruct dc_link_settings link_settings;  \n};\n\n#define MAX_WM_SETS 4\n\nenum dm_pp_wm_set_id {\n\tWM_SET_A = 0,\n\tWM_SET_B,\n\tWM_SET_C,\n\tWM_SET_D,\n\tWM_SET_INVALID = 0xffff,\n};\n\nstruct dm_pp_clock_range_for_wm_set {\n\tenum dm_pp_wm_set_id wm_set_id;\n\tuint32_t wm_min_eng_clk_in_khz;\n\tuint32_t wm_max_eng_clk_in_khz;\n\tuint32_t wm_min_mem_clk_in_khz;\n\tuint32_t wm_max_mem_clk_in_khz;\n};\n\nstruct dm_pp_wm_sets_with_clock_ranges {\n\tuint32_t num_wm_sets;\n\tstruct dm_pp_clock_range_for_wm_set wm_clk_ranges[MAX_WM_SETS];\n};\n\nstruct dm_pp_clock_range_for_dmif_wm_set_soc15 {\n\tenum dm_pp_wm_set_id wm_set_id;\n\tuint32_t wm_min_dcfclk_clk_in_khz;\n\tuint32_t wm_max_dcfclk_clk_in_khz;\n\tuint32_t wm_min_mem_clk_in_khz;\n\tuint32_t wm_max_mem_clk_in_khz;\n};\n\nstruct dm_pp_clock_range_for_mcif_wm_set_soc15 {\n\tenum dm_pp_wm_set_id wm_set_id;\n\tuint32_t wm_min_socclk_clk_in_khz;\n\tuint32_t wm_max_socclk_clk_in_khz;\n\tuint32_t wm_min_mem_clk_in_khz;\n\tuint32_t wm_max_mem_clk_in_khz;\n};\n\nstruct dm_pp_wm_sets_with_clock_ranges_soc15 {\n\tuint32_t num_wm_dmif_sets;\n\tuint32_t num_wm_mcif_sets;\n\tstruct dm_pp_clock_range_for_dmif_wm_set_soc15\n\t\twm_dmif_clocks_ranges[MAX_WM_SETS];\n\tstruct dm_pp_clock_range_for_mcif_wm_set_soc15\n\t\twm_mcif_clocks_ranges[MAX_WM_SETS];\n};\n\n#define MAX_DISPLAY_CONFIGS 6\n\nstruct dm_pp_display_configuration {\n\tbool nb_pstate_switch_disable; \n\tbool cpu_cc6_disable;  \n\tbool cpu_pstate_disable;\n\tuint32_t cpu_pstate_separation_time;\n\n\tuint32_t min_memory_clock_khz;\n\tuint32_t min_engine_clock_khz;\n\tuint32_t min_engine_clock_deep_sleep_khz;\n\n\tuint32_t avail_mclk_switch_time_us;\n\tuint32_t avail_mclk_switch_time_in_disp_active_us;\n\tuint32_t min_dcfclock_khz;\n\tuint32_t min_dcfc_deep_sleep_clock_khz;\n\n\tuint32_t disp_clk_khz;\n\n\tbool all_displays_in_sync;\n\n\tuint8_t display_count;\n\tstruct dm_pp_single_disp_config disp_configs[MAX_DISPLAY_CONFIGS];\n\n\t \n\tuint8_t crtc_index;\n\t \n\tuint32_t line_time_in_us;\n};\n\nstruct dm_bl_data_point {\n\t\t \n\t\tuint8_t luminance;\n\t\t \n\t\tuint8_t signal_level;\n};\n\n \n#define BL_DATA_POINTS 99\nstruct dm_acpi_atif_backlight_caps {\n\tuint16_t size;  \n\tuint16_t flags;  \n\tuint8_t  error_code;  \n\tuint8_t  ac_level_percentage;  \n\tuint8_t  dc_level_percentage;  \n\tuint8_t  min_input_signal;  \n\tuint8_t  max_input_signal;  \n\tuint8_t  num_data_points;  \n\tstruct dm_bl_data_point data_points[BL_DATA_POINTS];  \n};\n\nenum dm_acpi_display_type {\n\tAcpiDisplayType_LCD1 = 0,\n\tAcpiDisplayType_CRT1 = 1,\n\tAcpiDisplayType_DFP1 = 3,\n\tAcpiDisplayType_CRT2 = 4,\n\tAcpiDisplayType_LCD2 = 5,\n\tAcpiDisplayType_DFP2 = 7,\n\tAcpiDisplayType_DFP3 = 9,\n\tAcpiDisplayType_DFP4 = 10,\n\tAcpiDisplayType_DFP5 = 11,\n\tAcpiDisplayType_DFP6 = 12\n};\n\nstruct dm_pp_power_level_change_request {\n\tenum dm_pp_clocks_state power_level;\n};\n\nstruct dm_pp_clock_for_voltage_req {\n\tenum dm_pp_clock_type clk_type;\n\tuint32_t clocks_in_khz;\n};\n\nstruct dm_pp_static_clock_info {\n\tuint32_t max_sclk_khz;\n\tuint32_t max_mclk_khz;\n\n\t \n\tenum dm_pp_clocks_state max_clocks_state;\n};\n\nstruct dtn_min_clk_info {\n\tuint32_t disp_clk_khz;\n\tuint32_t min_engine_clock_khz;\n\tuint32_t min_memory_clock_khz;\n};\n\nenum dm_dmub_wait_type {\n\tDM_DMUB_WAIT_TYPE_NO_WAIT,\n\tDM_DMUB_WAIT_TYPE_WAIT,\n\tDM_DMUB_WAIT_TYPE_WAIT_WITH_REPLY,\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}