---
title: Networks and Technologies for Telecommunications - FPGA part
summary: Verilog implementation of Adders, Subtractors and Multipliers.

tags:
- Parallel Computing
- All

date: "2018-07-01T10:30:00Z"

# Optional external URL for project (replaces project detail page).
#external_link: https://github.com/alefais/rtt-18-fpga

image:
  caption: Altera DE2-115 FPGA board
  focal_point: Smart

links:
 - icon: github
   icon_pack: fab
   name: Project Code
   url: https://github.com/alefais/rtt-18-fpga
---
Implementation of Adders, Subtractors and Multipliers in Verilog HDL. The tests have been conducted on both the Quartus University Program Waveform Simulator and on the DE2-115 series FPGA board.