library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity instruction_decode is
	port(
		clk 			: in std_logic;
		reset 		: in std_logic;
		instruction : in std_logic_vector(31 downto 0)
		
	);
end entity instruction_decode;

architecture structural of instruction_decode is

begin 

regfile_0: entity work.regfile 
port map(
	clk => clk,
	reset => reset,
	rd_addr0 => slv_rd_addr0,
	rd_addr1 => slv_rd_addr1,
	wr_addr  => slv_wr_addr,
	wr_ena   => sl_wr_en,
	wr_data 	=> slv_wr_data,
	rd_data0 => rd_data0,
	rd_data1 => rd_data0
);

end architecture structural;