
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns -0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.93 source latency fdct_zigzag.dct_mod.dct_block_1.dct_unit_0.macu.result[13]$_DFFE_PP_/CLK ^
  -1.15 target latency fdct_zigzag.dct_mod.dct_block_1.dct_unit_0.macu.result[15]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
  -0.22 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.60    1.60 ^ input external delay
     1    0.07    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.60 ^ input18/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    65    1.06    0.40    0.30    1.90 ^ input18/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net18 (net)
                  0.40    0.00    1.90 ^ fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.90   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.39    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.41    0.17    0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.17    0.00    0.18 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.24    0.11    0.18    0.36 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2_0_clk (net)
                  0.11    0.00    0.36 ^ clkbuf_3_4_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.18    0.09    0.15    0.51 ^ clkbuf_3_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_4_0_clk (net)
                  0.09    0.00    0.51 ^ clkbuf_4_8__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    20    1.42    0.55    0.41    0.92 ^ clkbuf_4_8__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_8__leaf_clk (net)
                  0.55    0.00    0.92 ^ clkbuf_leaf_155_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    27    0.23    0.12    0.23    1.15 ^ clkbuf_leaf_155_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_155_clk (net)
                  0.12    0.00    1.15 ^ fdct_zigzag.dct_mod.ddin[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00    1.15   clock reconvergence pessimism
                          0.28    1.42   library removal time
                                  1.42   data required time
-----------------------------------------------------------------------------
                                  1.42   data required time
                                 -1.90   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)


Startpoint: dqnr_doe$_DFFE_PP_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.ddstrb$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.39    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.41    0.17    0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.17    0.00    0.18 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.24    0.11    0.18    0.36 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2_0_clk (net)
                  0.11    0.00    0.36 ^ clkbuf_3_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.18    0.09    0.15    0.51 ^ clkbuf_3_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_5_0_clk (net)
                  0.09    0.00    0.51 ^ clkbuf_4_10__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    17    1.21    0.47    0.37    0.87 ^ clkbuf_4_10__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_10__leaf_clk (net)
                  0.47    0.00    0.87 ^ clkbuf_leaf_132_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    22    0.24    0.12    0.22    1.10 ^ clkbuf_leaf_132_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_132_clk (net)
                  0.12    0.00    1.10 ^ dqnr_doe$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.02    0.08    0.41    1.50 v dqnr_doe$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         dc_diff_doe (net)
                  0.08    0.00    1.50 v rle.ddstrb$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.50   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.39    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.41    0.17    0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.17    0.00    0.18 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.24    0.11    0.18    0.36 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2_0_clk (net)
                  0.11    0.00    0.36 ^ clkbuf_3_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.18    0.09    0.15    0.51 ^ clkbuf_3_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_5_0_clk (net)
                  0.09    0.00    0.51 ^ clkbuf_4_10__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    17    1.21    0.47    0.37    0.87 ^ clkbuf_4_10__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_10__leaf_clk (net)
                  0.47    0.00    0.87 ^ clkbuf_leaf_132_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    22    0.24    0.12    0.22    1.10 ^ clkbuf_leaf_132_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_132_clk (net)
                  0.12    0.00    1.10 ^ rle.ddstrb$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    1.10   clock reconvergence pessimism
                          0.09    1.18   library hold time
                                  1.18   data required time
-----------------------------------------------------------------------------
                                  1.18   data required time
                                 -1.50   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.60    1.60 ^ input external delay
     1    0.07    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.60 ^ input18/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    65    1.06    0.40    0.30    1.90 ^ input18/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net18 (net)
                  0.40    0.00    1.90 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  1.90   data arrival time

                          8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock source latency
     1    0.39    0.00    0.00    8.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    8.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.41    0.17    0.18    8.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.17    0.00    8.18 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.24    0.11    0.18    8.36 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.11    0.00    8.36 ^ clkbuf_3_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.18    0.09    0.15    8.51 ^ clkbuf_3_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_1_0_clk (net)
                  0.09    0.00    8.51 ^ clkbuf_4_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.68    0.27    0.25    8.76 ^ clkbuf_4_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_3__leaf_clk (net)
                  0.27    0.00    8.76 ^ clkbuf_leaf_174_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    24    0.18    0.09    0.18    8.94 ^ clkbuf_leaf_174_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_174_clk (net)
                  0.09    0.00    8.94 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00    8.94   clock reconvergence pessimism
                         -0.07    8.87   library recovery time
                                  8.87   data required time
-----------------------------------------------------------------------------
                                  8.87   data required time
                                 -1.90   data arrival time
-----------------------------------------------------------------------------
                                  6.97   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.39    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.41    0.17    0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.17    0.00    0.18 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.24    0.11    0.18    0.36 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2_0_clk (net)
                  0.11    0.00    0.36 ^ clkbuf_3_4_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.18    0.09    0.15    0.51 ^ clkbuf_3_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_4_0_clk (net)
                  0.09    0.00    0.51 ^ clkbuf_4_8__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    20    1.42    0.55    0.41    0.92 ^ clkbuf_4_8__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_8__leaf_clk (net)
                  0.55    0.00    0.92 ^ clkbuf_leaf_144_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    23    0.22    0.11    0.23    1.14 ^ clkbuf_leaf_144_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_144_clk (net)
                  0.11    0.00    1.14 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     2    0.08    0.14    0.49    1.64 v fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  0.14    0.00    1.64 v rebuffer1/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
     3    0.22    0.09    0.17    1.81 v rebuffer1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net46 (net)
                  0.09    0.00    1.81 v _058020_/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
     7    0.30    0.09    0.16    1.98 v _058020_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         _004448_ (net)
                  0.09    0.00    1.98 v _058021_/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    12    0.32    0.10    0.17    2.14 v _058021_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         _004449_ (net)
                  0.10    0.00    2.14 v _058068_/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
     5    0.25    0.08    0.16    2.30 v _058068_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         _004461_ (net)
                  0.08    0.00    2.30 v _058439_/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    10    0.41    0.17    0.21    2.51 v _058439_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         _004502_ (net)
                  0.17    0.00    2.51 v _059159_/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    10    0.53    0.16    0.24    2.75 v _059159_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         _004563_ (net)
                  0.16    0.00    2.75 v _059359_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.07    0.33    0.22    2.97 ^ _059359_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _028868_ (net)
                  0.33    0.00    2.97 ^ _059360_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
     9    0.17    0.21    0.17    3.14 v _059360_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         _028863_ (net)
                  0.21    0.00    3.14 v _093793_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     3    0.03    0.17    0.60    3.74 ^ _093793_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _028894_ (net)
                  0.17    0.00    3.74 ^ _063512_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.10    0.09    3.83 v _063512_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _029101_ (net)
                  0.10    0.00    3.83 v _093853_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.18    0.53    4.36 ^ _093853_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029103_ (net)
                  0.18    0.00    4.36 ^ _093856_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.18    0.45    4.81 v _093856_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029110_ (net)
                  0.18    0.00    4.81 v _093859_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.19    0.55    5.36 ^ _093859_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029119_ (net)
                  0.19    0.00    5.36 ^ _093862_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.19    0.46    5.82 v _093862_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029128_ (net)
                  0.19    0.00    5.82 v _093863_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.13    0.33    6.15 v _093863_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029130_ (net)
                  0.13    0.00    6.15 v _080655_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.09    0.67    6.81 ^ _080655_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _013615_ (net)
                  0.09    0.00    6.81 ^ _080656_/A3 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.08    0.29    7.10 v _080656_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _013616_ (net)
                  0.08    0.00    7.10 v _080661_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.08    0.65    7.75 ^ _080661_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _013621_ (net)
                  0.08    0.00    7.75 ^ _080666_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.03    0.14    0.63    8.38 v _080666_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _013626_ (net)
                  0.14    0.00    8.38 v _080670_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.07    0.34    8.71 ^ _080670_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _013630_ (net)
                  0.07    0.00    8.71 ^ _080671_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.15    8.87 ^ _080671_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _001642_ (net)
                  0.06    0.00    8.87 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                  8.87   data arrival time

                          8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock source latency
     1    0.39    0.00    0.00    8.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    8.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.41    0.17    0.18    8.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.17    0.00    8.18 ^ clkbuf_2_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.24    0.11    0.18    8.36 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1_0_clk (net)
                  0.11    0.00    8.36 ^ clkbuf_3_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.18    0.09    0.15    8.51 ^ clkbuf_3_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_3_0_clk (net)
                  0.09    0.00    8.51 ^ clkbuf_4_7__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.78    0.31    0.27    8.79 ^ clkbuf_4_7__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_7__leaf_clk (net)
                  0.31    0.00    8.79 ^ clkbuf_leaf_75_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.18    0.10    0.19    8.97 ^ clkbuf_leaf_75_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_75_clk (net)
                  0.10    0.00    8.97 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                          0.00    8.97   clock reconvergence pessimism
                         -0.10    8.87   library setup time
                                  8.87   data required time
-----------------------------------------------------------------------------
                                  8.87   data required time
                                 -8.87   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.60    1.60 ^ input external delay
     1    0.07    0.00    0.00    1.60 ^ rst (in)
                                         rst (net)
                  0.00    0.00    1.60 ^ input18/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    65    1.06    0.40    0.30    1.90 ^ input18/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net18 (net)
                  0.40    0.00    1.90 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  1.90   data arrival time

                          8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock source latency
     1    0.39    0.00    0.00    8.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    8.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.41    0.17    0.18    8.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.17    0.00    8.18 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.24    0.11    0.18    8.36 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.11    0.00    8.36 ^ clkbuf_3_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.18    0.09    0.15    8.51 ^ clkbuf_3_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_1_0_clk (net)
                  0.09    0.00    8.51 ^ clkbuf_4_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.68    0.27    0.25    8.76 ^ clkbuf_4_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_3__leaf_clk (net)
                  0.27    0.00    8.76 ^ clkbuf_leaf_174_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    24    0.18    0.09    0.18    8.94 ^ clkbuf_leaf_174_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_174_clk (net)
                  0.09    0.00    8.94 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00    8.94   clock reconvergence pessimism
                         -0.07    8.87   library recovery time
                                  8.87   data required time
-----------------------------------------------------------------------------
                                  8.87   data required time
                                 -1.90   data arrival time
-----------------------------------------------------------------------------
                                  6.97   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.39    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.41    0.17    0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.17    0.00    0.18 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.24    0.11    0.18    0.36 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2_0_clk (net)
                  0.11    0.00    0.36 ^ clkbuf_3_4_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.18    0.09    0.15    0.51 ^ clkbuf_3_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_4_0_clk (net)
                  0.09    0.00    0.51 ^ clkbuf_4_8__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    20    1.42    0.55    0.41    0.92 ^ clkbuf_4_8__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_8__leaf_clk (net)
                  0.55    0.00    0.92 ^ clkbuf_leaf_144_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    23    0.22    0.11    0.23    1.14 ^ clkbuf_leaf_144_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_144_clk (net)
                  0.11    0.00    1.14 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     2    0.08    0.14    0.49    1.64 v fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  0.14    0.00    1.64 v rebuffer1/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
     3    0.22    0.09    0.17    1.81 v rebuffer1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net46 (net)
                  0.09    0.00    1.81 v _058020_/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
     7    0.30    0.09    0.16    1.98 v _058020_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         _004448_ (net)
                  0.09    0.00    1.98 v _058021_/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    12    0.32    0.10    0.17    2.14 v _058021_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         _004449_ (net)
                  0.10    0.00    2.14 v _058068_/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
     5    0.25    0.08    0.16    2.30 v _058068_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         _004461_ (net)
                  0.08    0.00    2.30 v _058439_/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    10    0.41    0.17    0.21    2.51 v _058439_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         _004502_ (net)
                  0.17    0.00    2.51 v _059159_/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    10    0.53    0.16    0.24    2.75 v _059159_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         _004563_ (net)
                  0.16    0.00    2.75 v _059359_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.07    0.33    0.22    2.97 ^ _059359_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _028868_ (net)
                  0.33    0.00    2.97 ^ _059360_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
     9    0.17    0.21    0.17    3.14 v _059360_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         _028863_ (net)
                  0.21    0.00    3.14 v _093793_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     3    0.03    0.17    0.60    3.74 ^ _093793_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _028894_ (net)
                  0.17    0.00    3.74 ^ _063512_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.10    0.09    3.83 v _063512_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _029101_ (net)
                  0.10    0.00    3.83 v _093853_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.18    0.53    4.36 ^ _093853_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029103_ (net)
                  0.18    0.00    4.36 ^ _093856_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.18    0.45    4.81 v _093856_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029110_ (net)
                  0.18    0.00    4.81 v _093859_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.19    0.55    5.36 ^ _093859_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029119_ (net)
                  0.19    0.00    5.36 ^ _093862_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.19    0.46    5.82 v _093862_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029128_ (net)
                  0.19    0.00    5.82 v _093863_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.13    0.33    6.15 v _093863_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _029130_ (net)
                  0.13    0.00    6.15 v _080655_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.09    0.67    6.81 ^ _080655_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _013615_ (net)
                  0.09    0.00    6.81 ^ _080656_/A3 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.08    0.29    7.10 v _080656_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _013616_ (net)
                  0.08    0.00    7.10 v _080661_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.01    0.08    0.65    7.75 ^ _080661_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _013621_ (net)
                  0.08    0.00    7.75 ^ _080666_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.03    0.14    0.63    8.38 v _080666_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _013626_ (net)
                  0.14    0.00    8.38 v _080670_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.07    0.34    8.71 ^ _080670_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _013630_ (net)
                  0.07    0.00    8.71 ^ _080671_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.15    8.87 ^ _080671_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _001642_ (net)
                  0.06    0.00    8.87 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                  8.87   data arrival time

                          8.00    8.00   clock clk (rise edge)
                          0.00    8.00   clock source latency
     1    0.39    0.00    0.00    8.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    8.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.41    0.17    0.18    8.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.17    0.00    8.18 ^ clkbuf_2_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.24    0.11    0.18    8.36 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1_0_clk (net)
                  0.11    0.00    8.36 ^ clkbuf_3_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.18    0.09    0.15    8.51 ^ clkbuf_3_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_3_0_clk (net)
                  0.09    0.00    8.51 ^ clkbuf_4_7__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.78    0.31    0.27    8.79 ^ clkbuf_4_7__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_7__leaf_clk (net)
                  0.31    0.00    8.79 ^ clkbuf_leaf_75_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    16    0.18    0.10    0.19    8.97 ^ clkbuf_leaf_75_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_75_clk (net)
                  0.10    0.00    8.97 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                          0.00    8.97   clock reconvergence pessimism
                         -0.10    8.87   library setup time
                                  8.87   data required time
-----------------------------------------------------------------------------
                                  8.87   data required time
                                 -8.87   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.9001582860946655

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6786

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.19795188307762146

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8873

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.36 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.15    0.51 ^ clkbuf_3_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.41    0.92 ^ clkbuf_4_8__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.23    1.14 ^ clkbuf_leaf_144_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    1.14 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.49    1.64 v fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.17    1.81 v rebuffer1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
   0.16    1.98 v _058020_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   0.17    2.14 v _058021_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   0.16    2.30 v _058068_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   0.21    2.51 v _058439_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
   0.24    2.75 v _059159_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
   0.22    2.97 ^ _059359_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.17    3.14 v _059360_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
   0.60    3.74 ^ _093793_/S (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.09    3.83 v _063512_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.53    4.36 ^ _093853_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.45    4.81 v _093856_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.55    5.36 ^ _093859_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.46    5.82 v _093862_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.33    6.15 v _093863_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.67    6.81 ^ _080655_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
   0.29    7.10 v _080656_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
   0.65    7.75 ^ _080661_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
   0.63    8.38 v _080666_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
   0.34    8.71 ^ _080670_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.15    8.87 ^ _080671_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    8.87 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
           8.87   data arrival time

   8.00    8.00   clock clk (rise edge)
   0.00    8.00   clock source latency
   0.00    8.00 ^ clk (in)
   0.18    8.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    8.36 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.15    8.51 ^ clkbuf_3_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.27    8.79 ^ clkbuf_4_7__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19    8.97 ^ clkbuf_leaf_75_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    8.97 ^ fdct_zigzag.dct_mod.dct_block_4.dct_unit_3.macu.mult_res[18]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.00    8.97   clock reconvergence pessimism
  -0.10    8.87   library setup time
           8.87   data required time
---------------------------------------------------------
           8.87   data required time
          -8.87   data arrival time
---------------------------------------------------------
           0.00   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dqnr_doe$_DFFE_PP_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.ddstrb$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.36 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.15    0.51 ^ clkbuf_3_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.37    0.87 ^ clkbuf_4_10__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.22    1.10 ^ clkbuf_leaf_132_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    1.10 ^ dqnr_doe$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.41    1.50 v dqnr_doe$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    1.50 v rle.ddstrb$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.50   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18    0.36 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.15    0.51 ^ clkbuf_3_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.37    0.87 ^ clkbuf_4_10__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.22    1.10 ^ clkbuf_leaf_132_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    1.10 ^ rle.ddstrb$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    1.10   clock reconvergence pessimism
   0.09    1.18   library hold time
           1.18   data required time
---------------------------------------------------------
           1.18   data required time
          -1.50   data arrival time
---------------------------------------------------------
           0.32   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.9438

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
1.1479

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
8.8670

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.0018

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
0.020300

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.26e+00   3.84e-01   2.61e-06   1.65e+00   5.1%
Combinational          1.89e+01   1.10e+01   1.12e-05   2.99e+01  93.2%
Clock                  3.18e-01   2.19e-01   6.41e-07   5.37e-01   1.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.05e+01   1.17e+01   1.44e-05   3.21e+01 100.0%
                          63.7%      36.3%       0.0%
