Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /Users/gandhardeshpande/Desktop/CSE240C/HW1/ChampSim/ipc1_public/server_022.champsimtrace.xz
L1I Barca has been initializedCPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 3626239 heartbeat IPC: 2.75768 cumulative IPC: 2.75768 (Simulation time: 0 hr 0 min 19 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7258539 heartbeat IPC: 2.75308 cumulative IPC: 2.75538 (Simulation time: 0 hr 0 min 39 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 10884510 heartbeat IPC: 2.75788 cumulative IPC: 2.75621 (Simulation time: 0 hr 0 min 59 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 14517917 heartbeat IPC: 2.75224 cumulative IPC: 2.75522 (Simulation time: 0 hr 1 min 19 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 18141804 heartbeat IPC: 2.75947 cumulative IPC: 2.75607 (Simulation time: 0 hr 1 min 40 sec) 

Warmup complete CPU 0 instructions: 50000002 cycles: 18141804 (Simulation time: 0 hr 1 min 40 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 35559869 heartbeat IPC: 0.574116 cumulative IPC: 0.574116 (Simulation time: 0 hr 2 min 5 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 53130195 heartbeat IPC: 0.569141 cumulative IPC: 0.571618 (Simulation time: 0 hr 2 min 31 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 70519310 heartbeat IPC: 0.575072 cumulative IPC: 0.572765 (Simulation time: 0 hr 2 min 57 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 88101343 heartbeat IPC: 0.568763 cumulative IPC: 0.571759 (Simulation time: 0 hr 3 min 23 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 105471723 heartbeat IPC: 0.575693 cumulative IPC: 0.572541 (Simulation time: 0 hr 3 min 49 sec) 
Finished CPU 0 instructions: 50000001 cycles: 87329919 cumulative IPC: 0.572541 (Simulation time: 0 hr 3 min 49 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.572541 instructions: 50000001 cycles: 87329919
L1D TOTAL     ACCESS:   18723699  HIT:   16512945  MISS:    2210754
L1D LOAD      ACCESS:    7053721  HIT:    6334332  MISS:     719389
L1D RFO       ACCESS:    5927979  HIT:    4948167  MISS:     979812
L1D PREFETCH  ACCESS:    5741999  HIT:    5230446  MISS:     511553
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    7096975  ISSUED:    6889035  USEFUL:     190341  USELESS:     321217
L1D AVERAGE MISS LATENCY: 179.025 cycles
L1I TOTAL     ACCESS:   13502467  HIT:   10675063  MISS:    2827404
L1I LOAD      ACCESS:   10099680  HIT:    9921674  MISS:     178006
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    3402787  HIT:     753389  MISS:    2649398
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    3881316  ISSUED:    3881316  USEFUL:    2369312  USELESS:     280077
L1I AVERAGE MISS LATENCY: 16.3599 cycles
L2C TOTAL     ACCESS:    7430121  HIT:    5575305  MISS:    1854816
L2C LOAD      ACCESS:     505849  HIT:     257769  MISS:     248080
L2C RFO       ACCESS:     978986  HIT:      21275  MISS:     957711
L2C PREFETCH  ACCESS:    4760142  HIT:    4112729  MISS:     647413
L2C WRITEBACK ACCESS:    1185144  HIT:    1183532  MISS:       1612
L2C PREFETCH  REQUESTED:    3571146  ISSUED:    3567679  USEFUL:      20272  USELESS:     627198
L2C AVERAGE MISS LATENCY: 220.841 cycles
LLC TOTAL     ACCESS:    3902390  HIT:    2514388  MISS:    1388002
LLC LOAD      ACCESS:     248051  HIT:     171804  MISS:      76247
LLC RFO       ACCESS:     957695  HIT:     139828  MISS:     817867
LLC PREFETCH  ACCESS:    1580667  HIT:    1088525  MISS:     492142
LLC WRITEBACK ACCESS:    1115977  HIT:    1114231  MISS:       1746
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      24887  USELESS:     467898
LLC AVERAGE MISS LATENCY: 287.925 cycles
Major fault: 0 Minor fault: 23505
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     395325  ROW_BUFFER_MISS:     990699
 DBUS_CONGESTED:    1403783
 WQ ROW_BUFFER_HIT:     288223  ROW_BUFFER_MISS:     612760  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.8317% MPKI: 0.27564 Average ROB Occupancy at Mispredict: 219.566

Branch types
NOT_BRANCH: 41811153 83.6223%
BRANCH_DIRECT_JUMP: 445742 0.891484%
BRANCH_INDIRECT: 48876 0.097752%
BRANCH_CONDITIONAL: 5859408 11.7188%
BRANCH_DIRECT_CALL: 758268 1.51654%
BRANCH_INDIRECT_CALL: 159103 0.318206%
BRANCH_RETURN: 917372 1.83474%
BRANCH_OTHER: 0 0%

