INFO: [VRFC 10-163] Analyzing VHDL file "/home/fpga/FPGA/Vivado/MEMORY/MEMORY.srcs/sources_1/new/RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAM
