

================================================================
== Vitis HLS Report for 'D_drain_IO_L2_out_3_x0'
================================================================
* Date:           Sun Sep 18 13:53:05 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max  |   Type  |
    +---------+---------+-----------+-----------+------+-------+---------+
    |     6337|    25201|  21.121 us|  83.995 us|  6337|  25201|     none|
    +---------+---------+-----------+-----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------------------+---------+---------+------------+-----------+-----------+-------+----------+
        |                                                                                                |  Latency (cycles) |  Iteration |  Initiation Interval  |  Trip |          |
        |                                            Loop Name                                           |   min   |   max   |   Latency  |  achieved |   target  | Count | Pipelined|
        +------------------------------------------------------------------------------------------------+---------+---------+------------+-----------+-----------+-------+----------+
        |- D_drain_IO_L2_out_3_x0_loop_1_D_drain_IO_L2_out_3_x0_loop_2                                   |     6336|    25200|  264 ~ 1050|          -|          -|     24|        no|
        | + D_drain_IO_L2_out_3_x0_loop_3                                                                |      262|     1048|         131|          -|          -|  2 ~ 8|        no|
        |  ++ D_drain_IO_L2_out_3_x0_loop_4_D_drain_IO_L2_out_3_x0_loop_5_D_drain_IO_L2_out_3_x0_loop_6  |      128|      128|           2|          1|          1|    128|       yes|
        |  ++ D_drain_IO_L2_out_3_x0_loop_7_D_drain_IO_L2_out_3_x0_loop_8_D_drain_IO_L2_out_3_x0_loop_9  |      128|      128|           2|          1|          1|    128|       yes|
        +------------------------------------------------------------------------------------------------+---------+---------+------------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
  Pipeline-1 : II = 1, D = 2, States = { 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 7 2 
4 --> 6 5 
5 --> 4 
6 --> 3 
7 --> 6 8 
8 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L2_out_4_x0209, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L2_out_3_x0208, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_3_0_x0185, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L2_out_4_x0209, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L2_out_3_x0208, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_3_0_x0185, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%br_ln11945 = br void" [./dut.cpp:11945]   --->   Operation 15 'br' 'br_ln11945' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.48>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten39 = phi i5 0, void, i5 %add_ln890, void %.loopexit"   --->   Operation 16 'phi' 'indvar_flatten39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void, i3 %add_ln691, void %.loopexit"   --->   Operation 17 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.70ns)   --->   "%add_ln890 = add i5 %indvar_flatten39, i5 1"   --->   Operation 18 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %indvar_flatten39, i5 24"   --->   Operation 19 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split17, void"   --->   Operation 20 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L2_out_3_x0_loop_1_D_drain_IO_L2_out_3_x0_loop_2_str"   --->   Operation 21 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.49ns)   --->   "%icmp_ln89044 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 23 'icmp' 'icmp_ln89044' <Predicate = (!icmp_ln890)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.27ns)   --->   "%select_ln11945 = select i1 %icmp_ln89044, i3 0, i3 %c1_V" [./dut.cpp:11945]   --->   Operation 24 'select' 'select_ln11945' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln11946 = specloopname void @_ssdm_op_SpecLoopName, void @empty_394" [./dut.cpp:11946]   --->   Operation 25 'specloopname' 'specloopname_ln11946' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln11945, i3 0" [./dut.cpp:11945]   --->   Operation 26 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.70ns)   --->   "%add_i_i100_cast = sub i6 41, i6 %p_shl" [./dut.cpp:11945]   --->   Operation 27 'sub' 'add_i_i100_cast' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.38ns)   --->   "%br_ln11949 = br void" [./dut.cpp:11949]   --->   Operation 28 'br' 'br_ln11949' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln11991 = ret" [./dut.cpp:11991]   --->   Operation 29 'ret' 'ret_ln11991' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.74>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%c3 = phi i4 3, void %.split17, i4 %c3_10, void %.loopexit188"   --->   Operation 30 'phi' 'c3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c3, i32 3" [./dut.cpp:11949]   --->   Operation 31 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln11949 = br i1 %tmp, void %.split13, void %.loopexit" [./dut.cpp:11949]   --->   Operation 32 'br' 'br_ln11949' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 8, i64 5"   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln1616' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_299"   --->   Operation 34 'specloopname' 'specloopname_ln1616' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i4 %c3"   --->   Operation 35 'zext' 'zext_ln886' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.61ns)   --->   "%icmp_ln886 = icmp_ugt  i6 %zext_ln886, i6 %add_i_i100_cast"   --->   Operation 36 'icmp' 'icmp_ln886' <Predicate = (!tmp)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln11951 = br i1 %icmp_ln886, void, void %.loopexit" [./dut.cpp:11951]   --->   Operation 37 'br' 'br_ln11951' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.65ns)   --->   "%icmp_ln11954 = icmp_eq  i4 %c3, i4 3" [./dut.cpp:11954]   --->   Operation 38 'icmp' 'icmp_ln11954' <Predicate = (!tmp & !icmp_ln886)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln11954 = br i1 %icmp_ln11954, void %.preheader.preheader.preheader, void %.preheader1.preheader.preheader" [./dut.cpp:11954]   --->   Operation 39 'br' 'br_ln11954' <Predicate = (!tmp & !icmp_ln886)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader.preheader"   --->   Operation 40 'br' 'br_ln890' <Predicate = (!tmp & !icmp_ln886 & !icmp_ln11954)> <Delay = 0.38>
ST_3 : Operation 41 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader1.preheader"   --->   Operation 41 'br' 'br_ln890' <Predicate = (!tmp & !icmp_ln886 & icmp_ln11954)> <Delay = 0.38>
ST_3 : Operation 42 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %select_ln11945, i3 1"   --->   Operation 42 'add' 'add_ln691' <Predicate = (icmp_ln886) | (tmp)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 43 'br' 'br_ln0' <Predicate = (icmp_ln886) | (tmp)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten31 = phi i8 %add_ln890_20, void %.preheader, i8 0, void %.preheader.preheader.preheader"   --->   Operation 44 'phi' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.70ns)   --->   "%add_ln890_20 = add i8 %indvar_flatten31, i8 1"   --->   Operation 45 'add' 'add_ln890_20' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.58ns)   --->   "%icmp_ln890_580 = icmp_eq  i8 %indvar_flatten31, i8 128"   --->   Operation 46 'icmp' 'icmp_ln890_580' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_580, void %.preheader, void %.loopexit188.loopexit"   --->   Operation 47 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L2_out_3_x0_loop_7_D_drain_IO_L2_out_3_x0_loop_8_D_drain_IO_L2_out_3_x0_loop_9_str"   --->   Operation 48 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_580)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_580)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L2_out_3_x0_loop_8_D_drain_IO_L2_out_3_x0_loop_9_str"   --->   Operation 50 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_580)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln11976 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:11976]   --->   Operation 51 'specpipeline' 'specpipeline_ln11976' <Predicate = (!icmp_ln890_580)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln11976 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1441" [./dut.cpp:11976]   --->   Operation 52 'specloopname' 'specloopname_ln11976' <Predicate = (!icmp_ln890_580)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.21ns)   --->   "%tmp_376 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L2_out_4_x0209" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'read' 'tmp_376' <Predicate = (!icmp_ln890_580)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_5 : Operation 54 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L2_out_3_x0208, i128 %tmp_376" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 54 'write' 'write_ln174' <Predicate = (!icmp_ln890_580)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 55 'br' 'br_ln0' <Predicate = (!icmp_ln890_580)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.70>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit188"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!icmp_ln11954)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit188"   --->   Operation 57 'br' 'br_ln0' <Predicate = (icmp_ln11954)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.70ns)   --->   "%c3_10 = add i4 %c3, i4 1" [./dut.cpp:11949]   --->   Operation 58 'add' 'c3_10' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 59 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.70>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i8 %add_ln890_19, void %.preheader1, i8 0, void %.preheader1.preheader.preheader"   --->   Operation 60 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.70ns)   --->   "%add_ln890_19 = add i8 %indvar_flatten11, i8 1"   --->   Operation 61 'add' 'add_ln890_19' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.58ns)   --->   "%icmp_ln890_579 = icmp_eq  i8 %indvar_flatten11, i8 128"   --->   Operation 62 'icmp' 'icmp_ln890_579' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_579, void %.preheader1, void %.loopexit188.loopexit49"   --->   Operation 63 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 2.43>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L2_out_3_x0_loop_4_D_drain_IO_L2_out_3_x0_loop_5_D_drain_IO_L2_out_3_x0_loop_6_str"   --->   Operation 64 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_579)> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_579)> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L2_out_3_x0_loop_5_D_drain_IO_L2_out_3_x0_loop_6_str"   --->   Operation 66 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_579)> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln11959 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:11959]   --->   Operation 67 'specpipeline' 'specpipeline_ln11959' <Predicate = (!icmp_ln890_579)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln11959 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1449" [./dut.cpp:11959]   --->   Operation 68 'specloopname' 'specloopname_ln11959' <Predicate = (!icmp_ln890_579)> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (1.21ns)   --->   "%tmp_375 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_3_0_x0185" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 69 'read' 'tmp_375' <Predicate = (!icmp_ln890_579)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_8 : Operation 70 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L2_out_3_x0208, i128 %tmp_375" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 70 'write' 'write_ln174' <Predicate = (!icmp_ln890_579)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 71 'br' 'br_ln0' <Predicate = (!icmp_ln890_579)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten39') with incoming values : ('add_ln890') [12]  (0.387 ns)

 <State 2>: 1.48ns
The critical path consists of the following:
	'phi' operation ('c1.V') with incoming values : ('add_ln691') [13]  (0 ns)
	'icmp' operation ('icmp_ln89044') [20]  (0.5 ns)
	'select' operation ('select_ln11945', ./dut.cpp:11945) [21]  (0.278 ns)
	'sub' operation ('add_i_i100_cast', ./dut.cpp:11945) [24]  (0.706 ns)

 <State 3>: 0.741ns
The critical path consists of the following:
	'phi' operation ('c3') with incoming values : ('c3', ./dut.cpp:11949) [27]  (0 ns)
	'icmp' operation ('icmp_ln11954', ./dut.cpp:11954) [37]  (0.656 ns)
	blocking operation 0.0845 ns on control path)

 <State 4>: 0.705ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten31') with incoming values : ('add_ln890_20') [42]  (0 ns)
	'add' operation ('add_ln890_20') [43]  (0.705 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_D_drain_D_drain_IO_L2_out_4_x0209' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [52]  (1.22 ns)
	fifo write on port 'fifo_D_drain_D_drain_IO_L2_out_3_x0208' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [53]  (1.22 ns)

 <State 6>: 0.708ns
The critical path consists of the following:
	'add' operation ('c3', ./dut.cpp:11949) [76]  (0.708 ns)

 <State 7>: 0.705ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten11') with incoming values : ('add_ln890_19') [60]  (0 ns)
	'add' operation ('add_ln890_19') [61]  (0.705 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_D_drain_D_drain_IO_L1_out_3_0_x0185' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [70]  (1.22 ns)
	fifo write on port 'fifo_D_drain_D_drain_IO_L2_out_3_x0208' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [71]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
