// Seed: 397366428
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    input uwire id_2,
    id_16,
    input wand id_3,
    input tri id_4,
    input wand id_5,
    input tri1 id_6,
    input wire id_7,
    input uwire id_8,
    output wire id_9,
    output uwire id_10,
    id_17,
    output uwire id_11,
    input tri id_12,
    output wire id_13,
    output wand void id_14
);
  wire id_18;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri0  id_1,
    input  wor   id_2,
    input  wand  id_3,
    input  tri0  id_4,
    output logic id_5,
    output wire  id_6
);
  wire id_8;
  initial id_5 <= "";
  module_0 modCall_1 (
      id_6,
      id_0,
      id_4,
      id_0,
      id_3,
      id_4,
      id_1,
      id_2,
      id_3,
      id_6,
      id_6,
      id_6,
      id_3,
      id_6,
      id_6
  );
  assign modCall_1.id_1 = 0;
  assign #1 id_6 = id_1;
endmodule
