$comment
	File created using the following command:
		vcd file pruebaControl.msim.vcd -direction
$end
$date
	Mon May 27 23:14:46 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module pruebaControl_vlg_vec_tst $end
$var reg 1 ! clk $end
$var wire 1 " aluOP [2] $end
$var wire 1 # aluOP [1] $end
$var wire 1 $ aluOP [0] $end
$var wire 1 % aluSrcA $end
$var wire 1 & aluSrcB [1] $end
$var wire 1 ' aluSrcB [0] $end
$var wire 1 ( branch $end
$var wire 1 ) IorD $end
$var wire 1 * IRwrite $end
$var wire 1 + memRead $end
$var wire 1 , memToReg $end
$var wire 1 - memWrite $end
$var wire 1 . PCsrc [1] $end
$var wire 1 / PCsrc [0] $end
$var wire 1 0 pcWrite $end
$var wire 1 1 regDst $end
$var wire 1 2 regWrite $end
$var wire 1 3 sampler $end
$scope module i1 $end
$var wire 1 4 gnd $end
$var wire 1 5 vcc $end
$var wire 1 6 unknown $end
$var tri1 1 7 devclrn $end
$var tri1 1 8 devpor $end
$var tri1 1 9 devoe $end
$var wire 1 : decoder|state~regout $end
$var wire 1 ; decoder|state~0_combout $end
$var wire 1 < clk~combout $end
$var wire 1 = decoder|state~clkctrl_outclk $end
$var wire 1 > control|state.fetch~0_combout $end
$var wire 1 ? control|state.fetch~regout $end
$var wire 1 @ control|Selector1~0_combout $end
$var wire 1 A control|state.decode~regout $end
$var wire 1 B control|state.jump~feeder_combout $end
$var wire 1 C control|state.jump~regout $end
$var wire 1 D control|pcWrite~combout $end
$var wire 1 E control|aluSrcB [1] $end
$var wire 1 F control|aluSrcB [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0$
0#
0"
0%
1'
0&
0(
0)
1*
1+
0,
0-
0/
0.
10
01
02
x3
04
15
x6
17
18
19
0:
1;
0<
0=
1>
0?
1@
0A
0B
0C
1D
1F
zE
$end
#25000
1!
1<
03
1:
1=
0;
1A
1?
1B
0@
0D
1&
0+
0*
00
#50000
0!
0<
13
#75000
1!
1<
03
0:
0=
1;
#100000
0!
0<
13
#125000
1!
1<
03
1:
1=
0;
1C
0A
1D
0>
0F
0B
1.
0&
10
0'
#150000
0!
0<
13
#175000
1!
1<
03
0:
0=
1;
#200000
0!
0<
13
#225000
1!
1<
03
1:
1=
0;
0C
0?
1@
1>
1F
0.
1+
1*
1'
#250000
0!
0<
13
#275000
1!
1<
03
0:
0=
1;
#300000
0!
0<
13
#325000
1!
1<
03
1:
1=
0;
1A
1?
1B
0@
0D
1&
0+
0*
00
#350000
0!
0<
13
#375000
1!
1<
03
0:
0=
1;
#400000
0!
0<
13
#425000
1!
1<
03
1:
1=
0;
1C
0A
1D
0>
0F
0B
1.
0&
10
0'
#450000
0!
0<
13
#475000
1!
1<
03
0:
0=
1;
#500000
0!
0<
13
#525000
1!
1<
03
1:
1=
0;
0C
0?
1@
1>
1F
0.
1+
1*
1'
#550000
0!
0<
13
#575000
1!
1<
03
0:
0=
1;
#600000
0!
0<
13
#625000
1!
1<
03
1:
1=
0;
1A
1?
1B
0@
0D
1&
0+
0*
00
#650000
0!
0<
13
#675000
1!
1<
03
0:
0=
1;
#700000
0!
0<
13
#725000
1!
1<
03
1:
1=
0;
1C
0A
1D
0>
0F
0B
1.
0&
10
0'
#750000
0!
0<
13
#775000
1!
1<
03
0:
0=
1;
#800000
0!
0<
13
#825000
1!
1<
03
1:
1=
0;
0C
0?
1@
1>
1F
0.
1+
1*
1'
#850000
0!
0<
13
#875000
1!
1<
03
0:
0=
1;
#900000
0!
0<
13
#925000
1!
1<
03
1:
1=
0;
1A
1?
1B
0@
0D
1&
0+
0*
00
#950000
0!
0<
13
#975000
1!
1<
03
0:
0=
1;
#1000000
