

================================================================
== Vitis HLS Report for 'v_mix_core_alpha_false_false_10_Pipeline_VITIS_LOOP_465_3'
================================================================
* Date:           Thu Jul 18 12:04:18 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.142 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  |                    Pipeline                   |
    |   min   |   max   |    min   |    max    | min |  max |                      Type                     |
    +---------+---------+----------+-----------+-----+------+-----------------------------------------------+
    |       67|     3843|  0.670 us|  38.430 us|   65|  3841|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+-----------+-----+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_465_3  |       65|     3841|         3|          1|          1|  64 ~ 3840|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.14>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:440]   --->   Operation 6 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i12 %hwReg_0_val, void "   --->   Operation 7 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outLayer1, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer2x, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outLayer2, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:445]   --->   Operation 11 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rev5_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %rev5" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:445]   --->   Operation 12 'read' 'rev5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%notrhs_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %notrhs" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:445]   --->   Operation 13 'read' 'notrhs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add71_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %add71" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:445]   --->   Operation 14 'read' 'add71_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%layerStartX_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layerStartX" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:445]   --->   Operation 15 'read' 'layerStartX_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%hwReg_0_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %hwReg_0_val" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:445]   --->   Operation 16 'read' 'hwReg_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.29ns)   --->   "%store_ln440 = store i12 0, i12 %x" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:440]   --->   Operation 17 'store' 'store_ln440' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln465 = br void %for.body51" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465]   --->   Operation 18 'br' 'br_ln465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_13 = load i12 %x" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465]   --->   Operation 19 'load' 'x_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.54ns)   --->   "%icmp_ln465 = icmp_eq  i12 %x_13, i12 %hwReg_0_val_read" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465]   --->   Operation 20 'icmp' 'icmp_ln465' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 3840, i64 0"   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.54ns)   --->   "%add_ln465 = add i12 %x_13, i12 1" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465]   --->   Operation 22 'add' 'add_ln465' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln465 = br i1 %icmp_ln465, void %for.body51.split, void %for.inc111.loopexit.exitStub" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465]   --->   Operation 23 'br' 'br_ln465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln465 = zext i12 %x_13" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465]   --->   Operation 24 'zext' 'zext_ln465' <Predicate = (!icmp_ln465)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln465_1 = zext i12 %x_13" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465]   --->   Operation 25 'zext' 'zext_ln465_1' <Predicate = (!icmp_ln465)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.54ns)   --->   "%icmp_ln477 = icmp_ult  i16 %zext_ln465_1, i16 %layerStartX_read" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:477]   --->   Operation 26 'icmp' 'icmp_ln477' <Predicate = (!icmp_ln465)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node and_ln476_4)   --->   "%xor_ln477 = xor i1 %icmp_ln477, i1 1" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:477]   --->   Operation 27 'xor' 'xor_ln477' <Predicate = (!icmp_ln465)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.55ns)   --->   "%icmp_ln478 = icmp_ugt  i17 %add71_read, i17 %zext_ln465" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:478]   --->   Operation 28 'icmp' 'icmp_ln478' <Predicate = (!icmp_ln465)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node and_ln476_4)   --->   "%and_ln476 = and i1 %notrhs_read, i1 %rev5_read" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:476]   --->   Operation 29 'and' 'and_ln476' <Predicate = (!icmp_ln465)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln476_4)   --->   "%and_ln476_2 = and i1 %tmp, i1 %and_ln476" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:476]   --->   Operation 30 'and' 'and_ln476_2' <Predicate = (!icmp_ln465)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln476_4)   --->   "%and_ln476_1 = and i1 %xor_ln477, i1 %and_ln476_2" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:476]   --->   Operation 31 'and' 'and_ln476_1' <Predicate = (!icmp_ln465)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln476_4 = and i1 %and_ln476_1, i1 %icmp_ln478" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:476]   --->   Operation 32 'and' 'and_ln476_4' <Predicate = (!icmp_ln465)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.29ns)   --->   "%store_ln440 = store i12 %add_ln465, i12 %x" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:440]   --->   Operation 33 'store' 'store_ln440' <Predicate = (!icmp_ln465)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 3.40>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln468 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_48" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:468]   --->   Operation 34 'specpipeline' 'specpipeline_ln468' <Predicate = (!icmp_ln465)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln465 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465]   --->   Operation 35 'specloopname' 'specloopname_ln465' <Predicate = (!icmp_ln465)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (3.40ns)   --->   "%outLayer1_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %outLayer1" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:470]   --->   Operation 36 'read' 'outLayer1_read' <Predicate = (!icmp_ln465)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 37 [1/1] (1.29ns)   --->   "%br_ln476 = br i1 %and_ln476_4, void %for.inc102, void %if.then80" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:476]   --->   Operation 37 'br' 'br_ln476' <Predicate = (!icmp_ln465)> <Delay = 1.29>
ST_2 : Operation 38 [1/1] (3.40ns)   --->   "%srcLayer2x_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %srcLayer2x" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:482]   --->   Operation 38 'read' 'srcLayer2x_read' <Predicate = (!icmp_ln465 & and_ln476_4)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_2 : Operation 39 [1/1] (1.29ns)   --->   "%br_ln483 = br void %for.inc102" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:483]   --->   Operation 39 'br' 'br_ln483' <Predicate = (!icmp_ln465 & and_ln476_4)> <Delay = 1.29>
ST_2 : Operation 43 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln465)> <Delay = 1.29>

State 3 <SV = 2> <Delay = 3.40>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%p_0_0_0_218_in_in = phi i24 %srcLayer2x_read, void %if.then80, i24 %outLayer1_read, void %for.body51.split" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:482]   --->   Operation 40 'phi' 'p_0_0_0_218_in_in' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (3.40ns)   --->   "%write_ln493 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %outLayer2, i24 %p_0_0_0_218_in_in" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:493]   --->   Operation 41 'write' 'write_ln493' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln465 = br void %for.body51" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465]   --->   Operation 42 'br' 'br_ln465' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.142ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln440', /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:440) of constant 0 on local variable 'x', /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:440 [21]  (1.298 ns)
	'load' operation 12 bit ('x', /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465) on local variable 'x', /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:440 [24]  (0.000 ns)
	'add' operation 12 bit ('add_ln465', /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465) [27]  (1.546 ns)
	'store' operation 0 bit ('store_ln440', /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:440) of variable 'add_ln465', /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:465 on local variable 'x', /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:440 [49]  (1.298 ns)

 <State 2>: 3.401ns
The critical path consists of the following:
	fifo read operation ('srcLayer2x_read', /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:482) on port 'srcLayer2x' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:482) [44]  (3.401 ns)

 <State 3>: 3.401ns
The critical path consists of the following:
	'phi' operation 24 bit ('p_0_0_0_218_in_in', /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:482) with incoming values : ('outLayer1_read', /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:470) ('srcLayer2x_read', /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:482) [47]  (0.000 ns)
	fifo write operation ('write_ln493', /home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:493) on port 'outLayer2' (/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:493) [48]  (3.401 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
