verilog xil_defaultlib  \
"../../../../MyCPU.gen/sources_1/ip/MyRam/sim/MyRam.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
