// Seed: 1703093863
module module_0;
  wand  id_1 = id_1;
  uwire id_2;
  assign module_2.id_0 = 0;
  id_3(
      1 | 1, 1, 1, (id_1)
  );
  uwire id_4;
  assign id_4 = id_1 <-> 1;
  assign id_1 = id_2 - 1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input  uwire id_0,
    output wand  id_1,
    output tri1  id_2,
    input  wor   id_3,
    input  tri0  id_4
);
  wire id_6, id_7, id_8;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply0 id_0,
    input supply0 id_1,
    output uwire id_2,
    input supply1 id_3,
    input supply0 id_4,
    output tri1 id_5,
    input supply1 id_6,
    output tri1 id_7
);
  module_0 modCall_1 ();
endmodule
