
*** Running vivado
    with args -log CheminDeDonnees.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CheminDeDonnees.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source CheminDeDonnees.tcl -notrace
Command: synth_design -top CheminDeDonnees -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 65731 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1255.270 ; gain = 83.828 ; free physical = 58891 ; free virtual = 70606
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CheminDeDonnees' [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd:77]
INFO: [Synth 8-3491] module 'BR' declared at '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/BR.vhd:35' bound to instance 'Label_br' of component 'BR' [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd:172]
INFO: [Synth 8-638] synthesizing module 'BR' [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/BR.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'BR' (1#1) [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/BR.vhd:48]
INFO: [Synth 8-3491] module 'UAL' declared at '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/UAL.vhd:34' bound to instance 'Label_ual' of component 'UAL' [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd:184]
INFO: [Synth 8-638] synthesizing module 'UAL' [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/UAL.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'UAL' (2#1) [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/UAL.vhd:46]
INFO: [Synth 8-3491] module 'BMD' declared at '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/MB.vhd:35' bound to instance 'Label_bmd' of component 'BMD' [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd:194]
INFO: [Synth 8-638] synthesizing module 'BMD' [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/MB.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'BMD' (3#1) [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/MB.vhd:44]
INFO: [Synth 8-3491] module 'BMI' declared at '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/BMI.vhd:34' bound to instance 'Label_bmi' of component 'BMI' [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd:203]
INFO: [Synth 8-638] synthesizing module 'BMI' [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/BMI.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'BMI' (4#1) [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/BMI.vhd:40]
WARNING: [Synth 8-6014] Unused sequential element op_memre_reg was removed.  [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd:226]
WARNING: [Synth 8-3848] Net S_W2 in module/entity CheminDeDonnees does not have driver. [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd:73]
WARNING: [Synth 8-3848] Net LC_converter_BMD in module/entity CheminDeDonnees does not have driver. [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd:145]
WARNING: [Synth 8-3848] Net MUX_converter_BMD_1 in module/entity CheminDeDonnees does not have driver. [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd:150]
WARNING: [Synth 8-3848] Net reset in module/entity CheminDeDonnees does not have driver. [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'CheminDeDonnees' (5#1) [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/CheminDeDonnees.vhd:77]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port S_W2
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port RST
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port C[7]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port C[6]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port C[5]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port C[4]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port C[3]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port C[2]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port C[1]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port C[0]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port OP[7]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port OP[6]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port OP[5]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port OP[4]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port OP[3]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port OP[2]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port OP[1]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port OP[0]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port B[7]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port B[6]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port B[5]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port B[4]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port B[3]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port B[2]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port B[1]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port B[0]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port S_W
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port A[7]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port A[6]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port A[5]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port A[4]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port A[3]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port A[2]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port A[1]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port A[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1299.895 ; gain = 128.453 ; free physical = 58901 ; free virtual = 70616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1299.895 ; gain = 128.453 ; free physical = 58901 ; free virtual = 70617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1307.898 ; gain = 136.457 ; free physical = 58901 ; free virtual = 70617
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "s_Mem_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_Mem_reg[31]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'S_OUT_reg' [/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.srcs/sources_1/new/MB.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1323.914 ; gain = 152.473 ; free physical = 58874 ; free virtual = 70589
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                8 Bit    Registers := 63    
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     27 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	 256 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 48    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CheminDeDonnees 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module BR 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
Module UAL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module BMD 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module BMI 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---Muxes : 
	   4 Input     27 Bit        Muxes := 1     
	 256 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "Label_br/s_Mem_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_br/s_Mem_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_br/s_Mem_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_br/s_Mem_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_br/s_Mem_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_br/s_Mem_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_br/s_Mem_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_br/s_Mem_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_br/s_Mem_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_br/s_Mem_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_br/s_Mem_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_br/s_Mem_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_br/s_Mem_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_br/s_Mem_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_br/s_Mem_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_br/s_Mem_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_bmd/s_Mem_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_bmd/s_Mem_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_bmd/s_Mem_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_bmd/s_Mem_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_bmd/s_Mem_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_bmd/s_Mem_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_bmd/s_Mem_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_bmd/s_Mem_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_bmd/s_Mem_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_bmd/s_Mem_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_bmd/s_Mem_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_bmd/s_Mem_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_bmd/s_Mem_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_bmd/s_Mem_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_bmd/s_Mem_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_bmd/s_Mem_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_bmd/s_Mem_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_bmd/s_Mem_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_bmd/s_Mem_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_bmd/s_Mem_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_bmd/s_Mem_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_bmd/s_Mem_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_bmd/s_Mem_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_bmd/s_Mem_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_bmd/s_Mem_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_bmd/s_Mem_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_bmd/s_Mem_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_bmd/s_Mem_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_bmd/s_Mem_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_bmd/s_Mem_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_bmd/s_Mem_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Label_bmd/s_Mem_reg[31]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port S_W2
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port RST
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port C[7]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port C[6]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port C[5]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port C[4]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port C[3]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port C[2]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port C[1]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port C[0]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port OP[7]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port OP[6]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port OP[5]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port OP[4]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port OP[3]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port OP[2]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port OP[1]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port OP[0]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port B[7]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port B[6]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port B[5]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port B[4]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port B[3]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port B[2]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port B[1]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port B[0]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port S_W
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port A[7]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port A[6]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port A[5]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port A[4]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port A[3]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port A[2]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port A[1]
WARNING: [Synth 8-3331] design CheminDeDonnees has unconnected port A[0]
WARNING: [Synth 8-3332] Sequential element (Label_bmd/S_OUT_reg[7]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (Label_bmd/S_OUT_reg[6]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (Label_bmd/S_OUT_reg[5]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (Label_bmd/S_OUT_reg[4]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (Label_bmd/S_OUT_reg[3]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (Label_bmd/S_OUT_reg[2]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (Label_bmd/S_OUT_reg[1]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (Label_bmd/S_OUT_reg[0]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (Label_bmi/S_OUT_reg[26]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (Label_bmi/S_OUT_reg[25]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (Label_bmi/S_OUT_reg[24]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (Label_bmi/S_OUT_reg[23]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (Label_bmi/S_OUT_reg[22]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (Label_bmi/S_OUT_reg[21]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (Label_bmi/S_OUT_reg[20]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (Label_bmi/S_OUT_reg[19]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (Label_bmi/S_OUT_reg[18]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (Label_bmi/S_OUT_reg[17]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (Label_bmi/S_OUT_reg[16]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (Label_bmi/S_OUT_reg[15]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (Label_bmi/S_OUT_reg[14]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (Label_bmi/S_OUT_reg[13]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (Label_bmi/S_OUT_reg[12]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (Label_bmi/S_OUT_reg[11]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (Label_bmi/S_OUT_reg[10]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (Label_bmi/S_OUT_reg[9]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (Label_bmi/S_OUT_reg[8]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (Label_bmi/S_OUT_reg[7]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (Label_bmi/S_OUT_reg[6]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (Label_bmi/S_OUT_reg[5]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (Label_bmi/S_OUT_reg[4]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (Label_bmi/S_OUT_reg[3]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (Label_bmi/S_OUT_reg[2]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (Label_bmi/S_OUT_reg[1]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (Label_bmi/S_OUT_reg[0]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (a_lidi_reg[7]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (a_lidi_reg[6]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (a_lidi_reg[5]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (a_lidi_reg[4]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (a_lidi_reg[3]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (a_lidi_reg[2]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (a_lidi_reg[1]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (a_lidi_reg[0]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (a_diex_reg[7]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (a_diex_reg[6]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (a_diex_reg[5]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (a_diex_reg[4]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (a_diex_reg[3]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (a_diex_reg[2]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (a_diex_reg[1]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (a_diex_reg[0]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (a_exmem_reg[7]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (a_exmem_reg[6]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (a_exmem_reg[5]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (a_exmem_reg[4]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (a_exmem_reg[3]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (a_exmem_reg[2]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (a_exmem_reg[1]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (a_exmem_reg[0]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (a_memre_reg[7]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (a_memre_reg[6]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (a_memre_reg[5]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (a_memre_reg[4]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (a_memre_reg[3]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (a_memre_reg[2]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (a_memre_reg[1]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (a_memre_reg[0]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (b_lidi_reg[7]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (b_lidi_reg[6]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (b_lidi_reg[5]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (b_lidi_reg[4]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (b_lidi_reg[3]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (b_lidi_reg[2]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (b_lidi_reg[1]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (b_lidi_reg[0]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (c_lidi_reg[7]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (c_lidi_reg[6]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (c_lidi_reg[5]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (c_lidi_reg[4]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (c_lidi_reg[3]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (c_lidi_reg[2]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (c_lidi_reg[1]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (c_lidi_reg[0]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (op_lidi_reg[2]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (op_lidi_reg[1]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (op_lidi_reg[0]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (op_diex_reg[2]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (op_diex_reg[1]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (op_diex_reg[0]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (LC_converter_UAL_reg[7]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (LC_converter_UAL_reg[6]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (LC_converter_UAL_reg[5]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (LC_converter_UAL_reg[4]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (LC_converter_UAL_reg[3]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (LC_converter_UAL_reg[2]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (LC_converter_UAL_reg[1]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (LC_converter_UAL_reg[0]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (b_memre_reg[7]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (b_memre_reg[6]) is unused and will be removed from module CheminDeDonnees.
WARNING: [Synth 8-3332] Sequential element (b_memre_reg[5]) is unused and will be removed from module CheminDeDonnees.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1416.000 ; gain = 244.559 ; free physical = 58748 ; free virtual = 70466
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1416.000 ; gain = 244.559 ; free physical = 58748 ; free virtual = 70466
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1416.000 ; gain = 244.559 ; free physical = 58748 ; free virtual = 70466
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1416.000 ; gain = 244.559 ; free physical = 58748 ; free virtual = 70466
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1416.000 ; gain = 244.559 ; free physical = 58748 ; free virtual = 70466
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1416.000 ; gain = 244.559 ; free physical = 58748 ; free virtual = 70466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1416.000 ; gain = 244.559 ; free physical = 58748 ; free virtual = 70466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1416.000 ; gain = 244.559 ; free physical = 58748 ; free virtual = 70466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1416.000 ; gain = 244.559 ; free physical = 58748 ; free virtual = 70466
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1416.000 ; gain = 244.559 ; free physical = 58748 ; free virtual = 70466
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 593 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1416.000 ; gain = 244.559 ; free physical = 58748 ; free virtual = 70466
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1416.008 ; gain = 244.559 ; free physical = 58758 ; free virtual = 70476
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 176 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1499.023 ; gain = 339.207 ; free physical = 58721 ; free virtual = 70438
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/rhachemi/GitHub/ProjetSystemeInfo/Microcontroleur/microcontroleur.runs/synth_1/CheminDeDonnees.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CheminDeDonnees_utilization_synth.rpt -pb CheminDeDonnees_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1523.035 ; gain = 0.000 ; free physical = 58723 ; free virtual = 70440
INFO: [Common 17-206] Exiting Vivado at Tue May 31 16:28:38 2022...
