[2025-09-17 00:58:08] START suite=qualcomm_srv trace=srv434_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv434_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2633238 heartbeat IPC: 3.798 cumulative IPC: 3.798 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5071146 heartbeat IPC: 4.102 cumulative IPC: 3.944 (Simulation time: 00 hr 01 min 12 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5071146 cumulative IPC: 3.944 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5071146 cumulative IPC: 3.944 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13758209 heartbeat IPC: 1.151 cumulative IPC: 1.151 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 22437501 heartbeat IPC: 1.152 cumulative IPC: 1.152 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 31144839 heartbeat IPC: 1.148 cumulative IPC: 1.151 (Simulation time: 00 hr 04 min 39 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 39794771 heartbeat IPC: 1.156 cumulative IPC: 1.152 (Simulation time: 00 hr 05 min 49 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 48452855 heartbeat IPC: 1.155 cumulative IPC: 1.153 (Simulation time: 00 hr 06 min 54 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 57085900 heartbeat IPC: 1.158 cumulative IPC: 1.154 (Simulation time: 00 hr 08 min 02 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv434_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000018 cycles: 65662591 heartbeat IPC: 1.166 cumulative IPC: 1.155 (Simulation time: 00 hr 09 min 14 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 74230023 heartbeat IPC: 1.167 cumulative IPC: 1.157 (Simulation time: 00 hr 10 min 25 sec)
Heartbeat CPU 0 instructions: 110000022 cycles: 82842742 heartbeat IPC: 1.161 cumulative IPC: 1.157 (Simulation time: 00 hr 11 min 33 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 86486278 cumulative IPC: 1.156 (Simulation time: 00 hr 12 min 38 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 86486278 cumulative IPC: 1.156 (Simulation time: 00 hr 12 min 38 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv434_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.156 instructions: 100000001 cycles: 86486278
CPU 0 Branch Prediction Accuracy: 92.49% MPKI: 13.5 Average ROB Occupancy at Mispredict: 28.95
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1364
BRANCH_INDIRECT: 0.361
BRANCH_CONDITIONAL: 11.56
BRANCH_DIRECT_CALL: 0.496
BRANCH_INDIRECT_CALL: 0.5174
BRANCH_RETURN: 0.4298


====Backend Stall Breakdown====
ROB_STALL: 25404
LQ_STALL: 0
SQ_STALL: 383208


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 20.930769
REPLAY_LOAD: 15.376288
NON_REPLAY_LOAD: 5.9678884

== Total ==
ADDR_TRANS: 2721
REPLAY_LOAD: 2983
NON_REPLAY_LOAD: 19700

== Counts ==
ADDR_TRANS: 130
REPLAY_LOAD: 194
NON_REPLAY_LOAD: 3301

cpu0->cpu0_STLB TOTAL        ACCESS:    2065224 HIT:    2052644 MISS:      12580 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2065224 HIT:    2052644 MISS:      12580 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 77.69 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9715238 HIT:    8724769 MISS:     990469 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7928444 HIT:    7049288 MISS:     879156 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     600472 HIT:     509456 MISS:      91016 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1165472 HIT:    1154469 MISS:      11003 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      20850 HIT:      11556 MISS:       9294 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.83 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15177571 HIT:    7603135 MISS:    7574436 MSHR_MERGE:    1841577
cpu0->cpu0_L1I LOAD         ACCESS:   15177571 HIT:    7603135 MISS:    7574436 MSHR_MERGE:    1841577
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.26 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29850369 HIT:   25329932 MISS:    4520437 MSHR_MERGE:    1703526
cpu0->cpu0_L1D LOAD         ACCESS:   16619418 HIT:   13932965 MISS:    2686453 MSHR_MERGE:     490864
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13205556 HIT:   11392569 MISS:    1812987 MSHR_MERGE:    1212515
cpu0->cpu0_L1D TRANSLATION  ACCESS:      25395 HIT:       4398 MISS:      20997 MSHR_MERGE:        147
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.36 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12445597 HIT:   10312125 MISS:    2133472 MSHR_MERGE:    1079208
cpu0->cpu0_ITLB LOAD         ACCESS:   12445597 HIT:   10312125 MISS:    2133472 MSHR_MERGE:    1079208
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.266 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28400313 HIT:   27041183 MISS:    1359130 MSHR_MERGE:     348170
cpu0->cpu0_DTLB LOAD         ACCESS:   28400313 HIT:   27041183 MISS:    1359130 MSHR_MERGE:     348170
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.678 cycles
cpu0->LLC TOTAL        ACCESS:    1167502 HIT:    1146392 MISS:      21110 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     879156 HIT:     864311 MISS:      14845 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      91016 HIT:      87258 MISS:       3758 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     188036 HIT:     187994 MISS:         42 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       9294 HIT:       6829 MISS:       2465 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 106.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        596
  ROW_BUFFER_MISS:      20459
  AVG DBUS CONGESTED CYCLE: 3.164
Channel 0 WQ ROW_BUFFER_HIT:         74
  ROW_BUFFER_MISS:       1447
  FULL:          0
Channel 0 REFRESHES ISSUED:       7207

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       504158       561357        94220         1789
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           58         1965         1139          157
  STLB miss resolved @ L2C                0         1763         2089         1622          130
  STLB miss resolved @ LLC                0          627         1520         2990          588
  STLB miss resolved @ MEM                0            2          567         1870         1072

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             187310        52459      1403496       146784           98
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0         1077          489           17
  STLB miss resolved @ L2C                0         1234         7522          788            7
  STLB miss resolved @ LLC                0           67         1839         1006           23
  STLB miss resolved @ MEM                0            0           78          124           61
[2025-09-17 01:10:46] END   suite=qualcomm_srv trace=srv434_ap (rc=0)
