# Custom PDN configuration for SRAM macro integration
#
# The SRAM macro has power pins on Metal4 with Metal3 fully obstructed.
#
# sg13g2:  PDN vertical = TopMetal1 → macro connect Metal4↔TopMetal1
# cmos5l:  PDN vertical = Metal4 (same as macro pins). No bridge layer available
#          (Metal3 obstructed, TopMetal1 reserved for TT).
#          The stdcell grid's Metal4 stripes pass through the macro's Metal4 pin
#          gaps and physically connect by net name. We skip the macro grid and
#          allow repair channel warnings (followpins near macro have no stdcells).

source $::env(SCRIPTS_DIR)/openroad/common/set_global_connections.tcl
set_global_connections

set secondary []
foreach vdd $::env(VDD_NETS) gnd $::env(GND_NETS) {
    if { $vdd != $::env(VDD_NET)} {
        lappend secondary $vdd

        set db_net [[ord::get_db_block] findNet $vdd]
        if {$db_net == "NULL"} {
            set net [odb::dbNet_create [ord::get_db_block] $vdd]
            $net setSpecial
            $net setSigType "POWER"
        }
    }

    if { $gnd != $::env(GND_NET)} {
        lappend secondary $gnd

        set db_net [[ord::get_db_block] findNet $gnd]
        if {$db_net == "NULL"} {
            set net [odb::dbNet_create [ord::get_db_block] $gnd]
            $net setSpecial
            $net setSigType "GROUND"
        }
    }
}

set_voltage_domain -name CORE -power $::env(VDD_NET) -ground $::env(GND_NET) \
    -secondary_power $secondary

# Allow unrepaired channels — Metal1 followpins near macro halo have no stdcells
pdn::allow_repair_channels true

# Stdcell grid
define_pdn_grid \
    -name stdcell_grid \
    -starts_with POWER \
    -voltage_domain CORE \
    -pins $::env(PDN_VERTICAL_LAYER)

add_pdn_stripe \
    -grid stdcell_grid \
    -layer $::env(PDN_VERTICAL_LAYER) \
    -width $::env(PDN_VWIDTH) \
    -pitch $::env(PDN_VPITCH) \
    -offset $::env(PDN_VOFFSET) \
    -spacing $::env(PDN_VSPACING) \
    -starts_with POWER -extend_to_core_ring

# Standard cell rails on Metal1
if { $::env(PDN_ENABLE_RAILS) == 1 } {
    add_pdn_stripe \
        -grid stdcell_grid \
        -layer $::env(PDN_RAIL_LAYER) \
        -width $::env(PDN_RAIL_WIDTH) \
        -followpins

    add_pdn_connect \
        -grid stdcell_grid \
        -layers "$::env(PDN_RAIL_LAYER) $::env(PDN_VERTICAL_LAYER)"
}

# SRAM macro grid — only needed when layers differ
if { $::env(PDN_VERTICAL_LAYER) != "Metal4" } {
    # sg13g2: macro Metal4 pins → TopMetal1 PDN stripes
    define_pdn_grid \
        -macro \
        -default \
        -name macro \
        -starts_with POWER \
        -halo "$::env(PDN_HORIZONTAL_HALO) $::env(PDN_VERTICAL_HALO)"

    add_pdn_connect \
        -grid macro \
        -layers "Metal4 $::env(PDN_VERTICAL_LAYER)"
}
# cmos5l: no macro grid. Metal4 PDN stripes physically overlap with macro
# Metal4 power pins through the OBS gaps. Connection is implicit.
