\hypertarget{clockManager_8cpp}{}\section{src/lib/peripherals/clock\+Manager.cpp File Reference}
\label{clockManager_8cpp}\index{src/lib/peripherals/clock\+Manager.\+cpp@{src/lib/peripherals/clock\+Manager.\+cpp}}


Interface to the clock manager peripheral.  


{\ttfamily \#include $<$memory\+Management/addressing.\+h$>$}\\*
{\ttfamily \#include $<$memory\+Management/phys\+Memory\+Management.\+h$>$}\\*
{\ttfamily \#include $<$C\+C\+R\+Coding\+Utils/include/error\+Management.\+h$>$}\\*
{\ttfamily \#include $<$peripherals/clock\+Manager.\+h$>$}\\*
{\ttfamily \#include $<$C\+C\+R\+Coding\+Utils/include/utils.\+h$>$}\\*
{\ttfamily \#include $<$unistd.\+h$>$}\\*
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{clockManager_8cpp_ab3db68e865933df92773df6e89d967e4}{C\+L\+O\+C\+K\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+R\+\_\+\+P\+H\+YS}~(\hyperlink{addressing_8h_a245eee72d3b42da5ce640ea1be193edb}{peripherals\+Base\+Address\+Phys} + 0x101000)\hypertarget{clockManager_8cpp_ab3db68e865933df92773df6e89d967e4}{}\label{clockManager_8cpp_ab3db68e865933df92773df6e89d967e4}

\begin{DoxyCompactList}\small\item\em Physical base address of the clock manager peripheral. \end{DoxyCompactList}\item 
\#define \hyperlink{clockManager_8cpp_abbcae2244995bc6ba85e346ada40f87d}{C\+L\+O\+C\+K\+\_\+\+M\+A\+N\+A\+G\+E\+R\+\_\+\+A\+R\+E\+A\+\_\+\+L\+EN}~0x100\hypertarget{clockManager_8cpp_abbcae2244995bc6ba85e346ada40f87d}{}\label{clockManager_8cpp_abbcae2244995bc6ba85e346ada40f87d}

\begin{DoxyCompactList}\small\item\em Length in bytes of the memory area dedicated to the clock manager. \end{DoxyCompactList}\item 
\#define \hyperlink{clockManager_8cpp_a2464053a872dae6c4050a002f7a6bb54}{R\+E\+G\+\_\+\+C\+M\+\_\+\+G\+P0\+C\+T\+L\+\_\+\+O\+FF}~(0x70)\hypertarget{clockManager_8cpp_a2464053a872dae6c4050a002f7a6bb54}{}\label{clockManager_8cpp_a2464053a872dae6c4050a002f7a6bb54}

\begin{DoxyCompactList}\small\item\em Offset to the general purpose clock 0 control register. \end{DoxyCompactList}\item 
\#define \hyperlink{clockManager_8cpp_a82cb3be555ca22549edaf88de3fc1489}{R\+E\+G\+\_\+\+C\+M\+\_\+\+G\+P1\+C\+T\+L\+\_\+\+O\+FF}~(0x78)\hypertarget{clockManager_8cpp_a82cb3be555ca22549edaf88de3fc1489}{}\label{clockManager_8cpp_a82cb3be555ca22549edaf88de3fc1489}

\begin{DoxyCompactList}\small\item\em Offset to the general purpose clock 1 control register. \end{DoxyCompactList}\item 
\#define \hyperlink{clockManager_8cpp_ab873384a067045277cc155d7476ddff4}{R\+E\+G\+\_\+\+C\+M\+\_\+\+G\+P2\+C\+T\+L\+\_\+\+O\+FF}~(0x80)\hypertarget{clockManager_8cpp_ab873384a067045277cc155d7476ddff4}{}\label{clockManager_8cpp_ab873384a067045277cc155d7476ddff4}

\begin{DoxyCompactList}\small\item\em Offset to the general purpose clock 2 control register. \end{DoxyCompactList}\item 
\#define \hyperlink{clockManager_8cpp_a07f139b953598ae04f6f250cbba6aa95}{R\+E\+G\+\_\+\+C\+M\+\_\+\+P\+C\+M\+C\+T\+L\+\_\+\+O\+FF}~(0x98)\hypertarget{clockManager_8cpp_a07f139b953598ae04f6f250cbba6aa95}{}\label{clockManager_8cpp_a07f139b953598ae04f6f250cbba6aa95}

\begin{DoxyCompactList}\small\item\em Offset to the P\+CM clock control register. \end{DoxyCompactList}\item 
\#define \hyperlink{clockManager_8cpp_a32469e9cad0315b80771b6d8f8e4bb49}{R\+E\+G\+\_\+\+C\+M\+\_\+\+P\+W\+M\+C\+T\+L\+\_\+\+O\+FF}~(0xa0)\hypertarget{clockManager_8cpp_a32469e9cad0315b80771b6d8f8e4bb49}{}\label{clockManager_8cpp_a32469e9cad0315b80771b6d8f8e4bb49}

\begin{DoxyCompactList}\small\item\em Offset to the P\+WM clock control register. \end{DoxyCompactList}\item 
\#define \hyperlink{clockManager_8cpp_a7639694a09a8c424bf6e3c1ed1b5d49d}{R\+E\+G\+\_\+\+C\+M\+\_\+\+G\+P0\+D\+I\+V\+\_\+\+O\+FF}~(0x74)\hypertarget{clockManager_8cpp_a7639694a09a8c424bf6e3c1ed1b5d49d}{}\label{clockManager_8cpp_a7639694a09a8c424bf6e3c1ed1b5d49d}

\begin{DoxyCompactList}\small\item\em Offset to the general purpose clock 0 divisor register. \end{DoxyCompactList}\item 
\#define \hyperlink{clockManager_8cpp_a155b0b247062cebd74fb45658d5ea759}{R\+E\+G\+\_\+\+C\+M\+\_\+\+G\+P1\+D\+I\+V\+\_\+\+O\+FF}~(0x7c)\hypertarget{clockManager_8cpp_a155b0b247062cebd74fb45658d5ea759}{}\label{clockManager_8cpp_a155b0b247062cebd74fb45658d5ea759}

\begin{DoxyCompactList}\small\item\em Offset to the general purpose clock 1 divisor register. \end{DoxyCompactList}\item 
\#define \hyperlink{clockManager_8cpp_acc19895f89d6885c731a94d8d419a286}{R\+E\+G\+\_\+\+C\+M\+\_\+\+G\+P2\+D\+I\+V\+\_\+\+O\+FF}~(0x84)\hypertarget{clockManager_8cpp_acc19895f89d6885c731a94d8d419a286}{}\label{clockManager_8cpp_acc19895f89d6885c731a94d8d419a286}

\begin{DoxyCompactList}\small\item\em Offset to the general purpose clock 2 divisor register. \end{DoxyCompactList}\item 
\#define \hyperlink{clockManager_8cpp_a8e185e4c8f0cb16044b6fa6232ab6f59}{R\+E\+G\+\_\+\+C\+M\+\_\+\+P\+C\+M\+D\+I\+V\+\_\+\+O\+FF}~(0x9c)\hypertarget{clockManager_8cpp_a8e185e4c8f0cb16044b6fa6232ab6f59}{}\label{clockManager_8cpp_a8e185e4c8f0cb16044b6fa6232ab6f59}

\begin{DoxyCompactList}\small\item\em Offset to the P\+CM clock divisor register. \end{DoxyCompactList}\item 
\#define \hyperlink{clockManager_8cpp_a36bb77d0abd361d609bef30805ad1a38}{R\+E\+G\+\_\+\+C\+M\+\_\+\+P\+W\+M\+D\+I\+V\+\_\+\+O\+FF}~(0xa4)\hypertarget{clockManager_8cpp_a36bb77d0abd361d609bef30805ad1a38}{}\label{clockManager_8cpp_a36bb77d0abd361d609bef30805ad1a38}

\begin{DoxyCompactList}\small\item\em Offset to the P\+WM clock divisor register. \end{DoxyCompactList}\item 
\#define \hyperlink{clockManager_8cpp_a0d667d1a8f2ab9c7efd772d712ccc820}{C\+M\+\_\+\+P\+A\+S\+S\+W\+O\+RD}~(0x5a$<$$<$24)\hypertarget{clockManager_8cpp_a0d667d1a8f2ab9c7efd772d712ccc820}{}\label{clockManager_8cpp_a0d667d1a8f2ab9c7efd772d712ccc820}

\begin{DoxyCompactList}\small\item\em clock manager password. You must OR this to every write you make to the clock manager registers \end{DoxyCompactList}\item 
\#define \hyperlink{clockManager_8cpp_a8a270c3d070d9e76892619c2a3c203fa}{C\+M\+\_\+\+C\+T\+L\+\_\+\+M\+A\+S\+H\+\_\+\+M\+A\+SK}~(3$<$$<$9)\hypertarget{clockManager_8cpp_a8a270c3d070d9e76892619c2a3c203fa}{}\label{clockManager_8cpp_a8a270c3d070d9e76892619c2a3c203fa}

\begin{DoxyCompactList}\small\item\em Control register mask\+: mash filter level. \end{DoxyCompactList}\item 
\#define \hyperlink{clockManager_8cpp_a6e41716ad45c11d952e2d80d5eb9dd8c}{C\+M\+\_\+\+C\+T\+L\+\_\+\+F\+L\+I\+P\+\_\+\+M\+A\+SK}~(1$<$$<$8)\hypertarget{clockManager_8cpp_a6e41716ad45c11d952e2d80d5eb9dd8c}{}\label{clockManager_8cpp_a6e41716ad45c11d952e2d80d5eb9dd8c}

\begin{DoxyCompactList}\small\item\em Control register mask\+: Invert the clock output. \end{DoxyCompactList}\item 
\#define \hyperlink{clockManager_8cpp_aff0718e085f92e75eb664466a6e24a86}{C\+M\+\_\+\+C\+T\+L\+\_\+\+B\+U\+S\+Y\+\_\+\+M\+A\+SK}~(1$<$$<$7)\hypertarget{clockManager_8cpp_aff0718e085f92e75eb664466a6e24a86}{}\label{clockManager_8cpp_aff0718e085f92e75eb664466a6e24a86}

\begin{DoxyCompactList}\small\item\em Control register mask\+: Clock generator is running. \end{DoxyCompactList}\item 
\#define \hyperlink{clockManager_8cpp_a5399120a442f04448d73a038a8b2a67f}{C\+M\+\_\+\+C\+T\+L\+\_\+\+K\+I\+L\+L\+\_\+\+M\+A\+SK}~(1$<$$<$6)\hypertarget{clockManager_8cpp_a5399120a442f04448d73a038a8b2a67f}{}\label{clockManager_8cpp_a5399120a442f04448d73a038a8b2a67f}

\begin{DoxyCompactList}\small\item\em Control register mask\+: Kill the clock. \end{DoxyCompactList}\item 
\#define \hyperlink{clockManager_8cpp_af99ee5b7d5c379c7508f212afc77600d}{C\+M\+\_\+\+C\+T\+L\+\_\+\+E\+N\+A\+B\+\_\+\+M\+A\+SK}~(1$<$$<$4)\hypertarget{clockManager_8cpp_af99ee5b7d5c379c7508f212afc77600d}{}\label{clockManager_8cpp_af99ee5b7d5c379c7508f212afc77600d}

\begin{DoxyCompactList}\small\item\em Control register mask\+: Enable the clock generator. \end{DoxyCompactList}\item 
\#define \hyperlink{clockManager_8cpp_a77f4372b996fa30e39da16001046f620}{C\+M\+\_\+\+C\+T\+L\+\_\+\+S\+R\+C\+\_\+\+M\+A\+SK}~(0xf)\hypertarget{clockManager_8cpp_a77f4372b996fa30e39da16001046f620}{}\label{clockManager_8cpp_a77f4372b996fa30e39da16001046f620}

\begin{DoxyCompactList}\small\item\em Control register mask\+: Clock source. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
int \hyperlink{clockManager_8cpp_a1b0d3de3410077b3b5ab08b076dd656a}{clk\+Man\+\_\+init} ()
\begin{DoxyCompactList}\small\item\em Initializes this peripheral interface, to use before any other function in this file. \end{DoxyCompactList}\item 
int \hyperlink{clockManager_8cpp_a18b7c5873a02912516a9e4f070b0e3eb}{clk\+Man\+\_\+is\+Init} ()\hypertarget{clockManager_8cpp_a18b7c5873a02912516a9e4f070b0e3eb}{}\label{clockManager_8cpp_a18b7c5873a02912516a9e4f070b0e3eb}

\begin{DoxyCompactList}\small\item\em true if clk\+Man\+\_\+init has been called with success \end{DoxyCompactList}\item 
int \hyperlink{clockManager_8cpp_a616c14e6f1f975e9f57e5ed690ef0540}{clk\+Man\+\_\+set\+Clock\+\_\+gp0} (int clock\+Src, int divisor\+Int, int divisor\+Frac)
\begin{DoxyCompactList}\small\item\em sets the clock for the general purpouse clock 0 \end{DoxyCompactList}\item 
int \hyperlink{clockManager_8cpp_a240f8fdc6ca3a116d65d84f861b88add}{clk\+Man\+\_\+set\+Clock\+\_\+gp1} (int clock\+Src, int divisor\+Int, int divisor\+Frac)
\begin{DoxyCompactList}\small\item\em sets the clock for the general purpouse clock 1 \end{DoxyCompactList}\item 
int \hyperlink{clockManager_8cpp_a05a684ca6d9991843d0e7acd4c98bee3}{clk\+Man\+\_\+set\+Clock\+\_\+gp2} (int clock\+Src, int divisor\+Int, int divisor\+Frac)
\begin{DoxyCompactList}\small\item\em sets the clock for the general purpouse clock 2 \end{DoxyCompactList}\item 
int \hyperlink{clockManager_8cpp_a1d4d5740dde63f1e51d7a27e263ab17a}{clk\+Man\+\_\+set\+Clock\+\_\+pcm} (int clock\+Src, int divisor\+Int, int divisor\+Frac)
\begin{DoxyCompactList}\small\item\em sets the clock for the pcm peripheral \end{DoxyCompactList}\item 
int \hyperlink{clockManager_8cpp_ac6e6716de6ee08ed60b8b18b0585694a}{clk\+Man\+\_\+set\+Clock\+\_\+pwm} (int clock\+Src, int divisor\+Int, int divisor\+Frac)
\begin{DoxyCompactList}\small\item\em sets the clock for the pwm peripheral \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Interface to the clock manager peripheral. 

If you haven\textquotesingle{}t already, see \hyperlink{clockManager_8h}{clock\+Manager.\+h} You can find the documentation on the B\+C\+M2835 at page 105. The documentation about pwm and pcm clocks is missing in the official doc, there\textquotesingle{}s a pdf by G.\+J Van Loo with the missing info at \href{https://www.scribd.com/doc/127599939/BCM2835-Audio-clocks}{\tt https\+://www.\+scribd.\+com/doc/127599939/\+B\+C\+M2835-\/\+Audio-\/clocks} 

\subsection{Function Documentation}
\index{clock\+Manager.\+cpp@{clock\+Manager.\+cpp}!clk\+Man\+\_\+init@{clk\+Man\+\_\+init}}
\index{clk\+Man\+\_\+init@{clk\+Man\+\_\+init}!clock\+Manager.\+cpp@{clock\+Manager.\+cpp}}
\subsubsection[{\texorpdfstring{clk\+Man\+\_\+init()}{clkMan_init()}}]{\setlength{\rightskip}{0pt plus 5cm}int clk\+Man\+\_\+init (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{clockManager_8cpp_a1b0d3de3410077b3b5ab08b076dd656a}{}\label{clockManager_8cpp_a1b0d3de3410077b3b5ab08b076dd656a}


Initializes this peripheral interface, to use before any other function in this file. 

\begin{DoxyReturn}{Returns}
negative in case of error 
\end{DoxyReturn}
\index{clock\+Manager.\+cpp@{clock\+Manager.\+cpp}!clk\+Man\+\_\+set\+Clock\+\_\+gp0@{clk\+Man\+\_\+set\+Clock\+\_\+gp0}}
\index{clk\+Man\+\_\+set\+Clock\+\_\+gp0@{clk\+Man\+\_\+set\+Clock\+\_\+gp0}!clock\+Manager.\+cpp@{clock\+Manager.\+cpp}}
\subsubsection[{\texorpdfstring{clk\+Man\+\_\+set\+Clock\+\_\+gp0(int clock\+Src, int divisor\+Int, int divisor\+Frac)}{clkMan_setClock_gp0(int clockSrc, int divisorInt, int divisorFrac)}}]{\setlength{\rightskip}{0pt plus 5cm}int clk\+Man\+\_\+set\+Clock\+\_\+gp0 (
\begin{DoxyParamCaption}
\item[{int}]{clock\+Src, }
\item[{int}]{divisor\+Int, }
\item[{int}]{divisor\+Frac}
\end{DoxyParamCaption}
)}\hypertarget{clockManager_8cpp_a616c14e6f1f975e9f57e5ed690ef0540}{}\label{clockManager_8cpp_a616c14e6f1f975e9f57e5ed690ef0540}


sets the clock for the general purpouse clock 0 


\begin{DoxyParams}{Parameters}
{\em clock\+Src} & The desired clock source (use the C\+L\+K\+\_\+\+S\+R\+C\+\_\+$\ast$ macros) \\
\hline
{\em divisor\+Int} & Integer part of the divisor \\
\hline
{\em divisor\+Frac} & Fractional part of the divisor\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
negative in case of error 
\end{DoxyReturn}
\index{clock\+Manager.\+cpp@{clock\+Manager.\+cpp}!clk\+Man\+\_\+set\+Clock\+\_\+gp1@{clk\+Man\+\_\+set\+Clock\+\_\+gp1}}
\index{clk\+Man\+\_\+set\+Clock\+\_\+gp1@{clk\+Man\+\_\+set\+Clock\+\_\+gp1}!clock\+Manager.\+cpp@{clock\+Manager.\+cpp}}
\subsubsection[{\texorpdfstring{clk\+Man\+\_\+set\+Clock\+\_\+gp1(int clock\+Src, int divisor\+Int, int divisor\+Frac)}{clkMan_setClock_gp1(int clockSrc, int divisorInt, int divisorFrac)}}]{\setlength{\rightskip}{0pt plus 5cm}int clk\+Man\+\_\+set\+Clock\+\_\+gp1 (
\begin{DoxyParamCaption}
\item[{int}]{clock\+Src, }
\item[{int}]{divisor\+Int, }
\item[{int}]{divisor\+Frac}
\end{DoxyParamCaption}
)}\hypertarget{clockManager_8cpp_a240f8fdc6ca3a116d65d84f861b88add}{}\label{clockManager_8cpp_a240f8fdc6ca3a116d65d84f861b88add}


sets the clock for the general purpouse clock 1 


\begin{DoxyParams}{Parameters}
{\em clock\+Src} & The desired clock source (use the C\+L\+K\+\_\+\+S\+R\+C\+\_\+$\ast$ macros) \\
\hline
{\em divisor\+Int} & Integer part of the divisor \\
\hline
{\em divisor\+Frac} & Fractional part of the divisor\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
negative in case of error 
\end{DoxyReturn}
\index{clock\+Manager.\+cpp@{clock\+Manager.\+cpp}!clk\+Man\+\_\+set\+Clock\+\_\+gp2@{clk\+Man\+\_\+set\+Clock\+\_\+gp2}}
\index{clk\+Man\+\_\+set\+Clock\+\_\+gp2@{clk\+Man\+\_\+set\+Clock\+\_\+gp2}!clock\+Manager.\+cpp@{clock\+Manager.\+cpp}}
\subsubsection[{\texorpdfstring{clk\+Man\+\_\+set\+Clock\+\_\+gp2(int clock\+Src, int divisor\+Int, int divisor\+Frac)}{clkMan_setClock_gp2(int clockSrc, int divisorInt, int divisorFrac)}}]{\setlength{\rightskip}{0pt plus 5cm}int clk\+Man\+\_\+set\+Clock\+\_\+gp2 (
\begin{DoxyParamCaption}
\item[{int}]{clock\+Src, }
\item[{int}]{divisor\+Int, }
\item[{int}]{divisor\+Frac}
\end{DoxyParamCaption}
)}\hypertarget{clockManager_8cpp_a05a684ca6d9991843d0e7acd4c98bee3}{}\label{clockManager_8cpp_a05a684ca6d9991843d0e7acd4c98bee3}


sets the clock for the general purpouse clock 2 


\begin{DoxyParams}{Parameters}
{\em clock\+Src} & The desired clock source (use the C\+L\+K\+\_\+\+S\+R\+C\+\_\+$\ast$ macros) \\
\hline
{\em divisor\+Int} & Integer part of the divisor \\
\hline
{\em divisor\+Frac} & Fractional part of the divisor\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
negative in case of error 
\end{DoxyReturn}
\index{clock\+Manager.\+cpp@{clock\+Manager.\+cpp}!clk\+Man\+\_\+set\+Clock\+\_\+pcm@{clk\+Man\+\_\+set\+Clock\+\_\+pcm}}
\index{clk\+Man\+\_\+set\+Clock\+\_\+pcm@{clk\+Man\+\_\+set\+Clock\+\_\+pcm}!clock\+Manager.\+cpp@{clock\+Manager.\+cpp}}
\subsubsection[{\texorpdfstring{clk\+Man\+\_\+set\+Clock\+\_\+pcm(int clock\+Src, int divisor\+Int, int divisor\+Frac)}{clkMan_setClock_pcm(int clockSrc, int divisorInt, int divisorFrac)}}]{\setlength{\rightskip}{0pt plus 5cm}int clk\+Man\+\_\+set\+Clock\+\_\+pcm (
\begin{DoxyParamCaption}
\item[{int}]{clock\+Src, }
\item[{int}]{divisor\+Int, }
\item[{int}]{divisor\+Frac}
\end{DoxyParamCaption}
)}\hypertarget{clockManager_8cpp_a1d4d5740dde63f1e51d7a27e263ab17a}{}\label{clockManager_8cpp_a1d4d5740dde63f1e51d7a27e263ab17a}


sets the clock for the pcm peripheral 


\begin{DoxyParams}{Parameters}
{\em clock\+Src} & The desired clock source (use the C\+L\+K\+\_\+\+S\+R\+C\+\_\+$\ast$ macros) \\
\hline
{\em divisor\+Int} & Integer part of the divisor \\
\hline
{\em divisor\+Frac} & Fractional part of the divisor\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
negative in case of error 
\end{DoxyReturn}
\index{clock\+Manager.\+cpp@{clock\+Manager.\+cpp}!clk\+Man\+\_\+set\+Clock\+\_\+pwm@{clk\+Man\+\_\+set\+Clock\+\_\+pwm}}
\index{clk\+Man\+\_\+set\+Clock\+\_\+pwm@{clk\+Man\+\_\+set\+Clock\+\_\+pwm}!clock\+Manager.\+cpp@{clock\+Manager.\+cpp}}
\subsubsection[{\texorpdfstring{clk\+Man\+\_\+set\+Clock\+\_\+pwm(int clock\+Src, int divisor\+Int, int divisor\+Frac)}{clkMan_setClock_pwm(int clockSrc, int divisorInt, int divisorFrac)}}]{\setlength{\rightskip}{0pt plus 5cm}int clk\+Man\+\_\+set\+Clock\+\_\+pwm (
\begin{DoxyParamCaption}
\item[{int}]{clock\+Src, }
\item[{int}]{divisor\+Int, }
\item[{int}]{divisor\+Frac}
\end{DoxyParamCaption}
)}\hypertarget{clockManager_8cpp_ac6e6716de6ee08ed60b8b18b0585694a}{}\label{clockManager_8cpp_ac6e6716de6ee08ed60b8b18b0585694a}


sets the clock for the pwm peripheral 


\begin{DoxyParams}{Parameters}
{\em clock\+Src} & The desired clock source (use the C\+L\+K\+\_\+\+S\+R\+C\+\_\+$\ast$ macros) \\
\hline
{\em divisor\+Int} & Integer part of the divisor \\
\hline
{\em divisor\+Frac} & Fractional part of the divisor\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
negative in case of error 
\end{DoxyReturn}
