

================================================================
== Vivado HLS Report for 'sa_compute'
================================================================
* Date:           Tue Jan 14 20:24:25 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        geem_hls
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.470 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|       66| 40.000 ns | 0.660 us |    4|   66|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1     |        2|        5|         2|          -|          -| 1 ~ 2 |    no    |
        |- Loop 2     |        2|        5|         2|          -|          -| 1 ~ 2 |    no    |
        |- Loop 3     |        4|        4|         2|          -|          -|      2|    no    |
        |- Loop 4     |        4|        4|         2|          -|          -|      2|    no    |
        |- Loop 5     |        4|        4|         2|          -|          -|      2|    no    |
        |- Loop 6     |        4|        4|         2|          -|          -|      2|    no    |
        |- Loop 7     |       20|       20|        10|          -|          -|      2|    no    |
        | + Loop 7.1  |        8|        8|         4|          -|          -|      2|    no    |
        |- Loop 8     |       12|       12|         6|          -|          -|      2|    no    |
        | + Loop 8.1  |        4|        4|         2|          -|          -|      2|    no    |
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      3|      0|    282|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|    342|    -|
|Register         |        -|      -|    177|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      3|    177|    624|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      3|   ~0  |      3|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |mul_ln14_fu_572_p2   |     *    |      3|  0|  21|          32|          32|
    |add_ln71_fu_499_p2   |     +    |      0|  0|  10|           2|           1|
    |add_ln79_fu_561_p2   |     +    |      0|  0|  13|           4|           4|
    |add_ln86_fu_622_p2   |     +    |      0|  0|  13|           4|           4|
    |i_3_fu_412_p2        |     +    |      0|  0|  10|           2|           1|
    |i_6_fu_460_p2        |     +    |      0|  0|  10|           2|           1|
    |i_7_fu_527_p2        |     +    |      0|  0|  10|           2|           1|
    |i_8_fu_588_p2        |     +    |      0|  0|  10|           2|           1|
    |i_fu_378_p2          |     +    |      0|  0|  10|           2|           1|
    |j_2_fu_443_p2        |     +    |      0|  0|  10|           2|           1|
    |j_3_fu_551_p2        |     +    |      0|  0|  10|           2|           1|
    |j_6_fu_612_p2        |     +    |      0|  0|  10|           2|           1|
    |j_fu_395_p2          |     +    |      0|  0|  10|           2|           1|
    |sa_pe_ba_d0          |     +    |      0|  0|  39|          32|          32|
    |icmp_ln35_fu_372_p2  |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln43_fu_389_p2  |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln51_fu_406_p2  |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln57_fu_437_p2  |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln63_fu_454_p2  |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln71_fu_493_p2  |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln77_fu_521_p2  |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln78_fu_545_p2  |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln84_fu_582_p2  |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln85_fu_606_p2  |   icmp   |      0|  0|   9|           2|           3|
    |or_ln65_fu_479_p2    |    or    |      0|  0|   3|           3|           1|
    |xor_ln72_fu_510_p2   |    xor   |      0|  0|   3|           2|           3|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      3|  0| 282|         117|         116|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  105|         22|    1|         22|
    |i_0_reg_260                    |    9|          2|    2|          4|
    |i_1_reg_282                    |    9|          2|    2|          4|
    |i_2_reg_305                    |    9|          2|    2|          4|
    |i_4_reg_328                    |    9|          2|    2|          4|
    |i_5_reg_350                    |    9|          2|    2|          4|
    |j_0_reg_271                    |    9|          2|    2|          4|
    |j_1_reg_294                    |    9|          2|    2|          4|
    |j_3_0_reg_316                  |    9|          2|    2|          4|
    |j_4_reg_339                    |    9|          2|    2|          4|
    |j_5_reg_361                    |    9|          2|    2|          4|
    |sa_buffer_a_li_ready_address0  |   15|          3|    1|          3|
    |sa_buffer_b_tw_ready_address0  |   15|          3|    1|          3|
    |sa_pe_ba_address0              |   15|          3|    2|          6|
    |sa_pe_bw_address0              |   15|          3|    2|          6|
    |sa_pe_li_address0              |   21|          4|    2|          8|
    |sa_pe_li_d0                    |   15|          3|   32|         96|
    |sa_pe_ri_address0              |   15|          3|    2|          6|
    |sa_pe_tw_address0              |   21|          4|    2|          8|
    |sa_pe_tw_d0                    |   15|          3|   32|         96|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          |  342|         71|   97|        294|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln71_reg_719       |   2|   0|    2|          0|
    |ap_CS_fsm              |  21|   0|   21|          0|
    |i_0_reg_260            |   2|   0|    2|          0|
    |i_1_reg_282            |   2|   0|    2|          0|
    |i_2_reg_305            |   2|   0|    2|          0|
    |i_3_reg_669            |   2|   0|    2|          0|
    |i_4_reg_328            |   2|   0|    2|          0|
    |i_5_reg_350            |   2|   0|    2|          0|
    |i_6_reg_701            |   2|   0|    2|          0|
    |i_7_reg_732            |   2|   0|    2|          0|
    |i_8_reg_790            |   2|   0|    2|          0|
    |i_reg_636              |   2|   0|    2|          0|
    |icmp_ln35_reg_632      |   1|   0|    1|          0|
    |icmp_ln43_reg_649      |   1|   0|    1|          0|
    |j_0_reg_271            |   2|   0|    2|          0|
    |j_1_reg_294            |   2|   0|    2|          0|
    |j_2_reg_682            |   2|   0|    2|          0|
    |j_3_0_reg_316          |   2|   0|    2|          0|
    |j_3_reg_745            |   2|   0|    2|          0|
    |j_4_reg_339            |   2|   0|    2|          0|
    |j_5_reg_361            |   2|   0|    2|          0|
    |j_6_reg_803            |   2|   0|    2|          0|
    |j_reg_653              |   2|   0|    2|          0|
    |mul_ln14_reg_782       |  32|   0|   32|          0|
    |sa_pe_ba_addr_reg_767  |   2|   0|    2|          0|
    |sa_pe_li_load_reg_772  |  32|   0|   32|          0|
    |sa_pe_tw_load_reg_777  |  32|   0|   32|          0|
    |tmp_1_reg_706          |   2|   0|    3|          1|
    |zext_ln58_reg_687      |   2|   0|   64|         62|
    |zext_ln78_reg_737      |   2|   0|    4|          2|
    |zext_ln79_1_reg_750    |   4|   0|   64|         60|
    |zext_ln85_reg_795      |   2|   0|    4|          2|
    |zext_ln86_1_reg_808    |   4|   0|   64|         60|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 177|   0|  364|        187|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |      sa_compute      | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |      sa_compute      | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |      sa_compute      | return value |
|ap_done                        | out |    1| ap_ctrl_hs |      sa_compute      | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |      sa_compute      | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |      sa_compute      | return value |
|sa_pe_li_address0              | out |    2|  ap_memory |       sa_pe_li       |     array    |
|sa_pe_li_ce0                   | out |    1|  ap_memory |       sa_pe_li       |     array    |
|sa_pe_li_we0                   | out |    1|  ap_memory |       sa_pe_li       |     array    |
|sa_pe_li_d0                    | out |   32|  ap_memory |       sa_pe_li       |     array    |
|sa_pe_li_q0                    |  in |   32|  ap_memory |       sa_pe_li       |     array    |
|sa_pe_tw_address0              | out |    2|  ap_memory |       sa_pe_tw       |     array    |
|sa_pe_tw_ce0                   | out |    1|  ap_memory |       sa_pe_tw       |     array    |
|sa_pe_tw_we0                   | out |    1|  ap_memory |       sa_pe_tw       |     array    |
|sa_pe_tw_d0                    | out |   32|  ap_memory |       sa_pe_tw       |     array    |
|sa_pe_tw_q0                    |  in |   32|  ap_memory |       sa_pe_tw       |     array    |
|sa_pe_ri_address0              | out |    2|  ap_memory |       sa_pe_ri       |     array    |
|sa_pe_ri_ce0                   | out |    1|  ap_memory |       sa_pe_ri       |     array    |
|sa_pe_ri_we0                   | out |    1|  ap_memory |       sa_pe_ri       |     array    |
|sa_pe_ri_d0                    | out |   32|  ap_memory |       sa_pe_ri       |     array    |
|sa_pe_ri_q0                    |  in |   32|  ap_memory |       sa_pe_ri       |     array    |
|sa_pe_bw_address0              | out |    2|  ap_memory |       sa_pe_bw       |     array    |
|sa_pe_bw_ce0                   | out |    1|  ap_memory |       sa_pe_bw       |     array    |
|sa_pe_bw_we0                   | out |    1|  ap_memory |       sa_pe_bw       |     array    |
|sa_pe_bw_d0                    | out |   32|  ap_memory |       sa_pe_bw       |     array    |
|sa_pe_bw_q0                    |  in |   32|  ap_memory |       sa_pe_bw       |     array    |
|sa_pe_ba_address0              | out |    2|  ap_memory |       sa_pe_ba       |     array    |
|sa_pe_ba_ce0                   | out |    1|  ap_memory |       sa_pe_ba       |     array    |
|sa_pe_ba_we0                   | out |    1|  ap_memory |       sa_pe_ba       |     array    |
|sa_pe_ba_d0                    | out |   32|  ap_memory |       sa_pe_ba       |     array    |
|sa_pe_ba_q0                    |  in |   32|  ap_memory |       sa_pe_ba       |     array    |
|sa_buffer_a_li_ready_address0  | out |    1|  ap_memory | sa_buffer_a_li_ready |     array    |
|sa_buffer_a_li_ready_ce0       | out |    1|  ap_memory | sa_buffer_a_li_ready |     array    |
|sa_buffer_a_li_ready_we0       | out |    1|  ap_memory | sa_buffer_a_li_ready |     array    |
|sa_buffer_a_li_ready_d0        | out |    1|  ap_memory | sa_buffer_a_li_ready |     array    |
|sa_buffer_a_li_ready_q0        |  in |    1|  ap_memory | sa_buffer_a_li_ready |     array    |
|sa_buffer_a_li_value_address0  | out |    1|  ap_memory | sa_buffer_a_li_value |     array    |
|sa_buffer_a_li_value_ce0       | out |    1|  ap_memory | sa_buffer_a_li_value |     array    |
|sa_buffer_a_li_value_q0        |  in |   32|  ap_memory | sa_buffer_a_li_value |     array    |
|sa_buffer_b_tw_ready_address0  | out |    1|  ap_memory | sa_buffer_b_tw_ready |     array    |
|sa_buffer_b_tw_ready_ce0       | out |    1|  ap_memory | sa_buffer_b_tw_ready |     array    |
|sa_buffer_b_tw_ready_we0       | out |    1|  ap_memory | sa_buffer_b_tw_ready |     array    |
|sa_buffer_b_tw_ready_d0        | out |    1|  ap_memory | sa_buffer_b_tw_ready |     array    |
|sa_buffer_b_tw_ready_q0        |  in |    1|  ap_memory | sa_buffer_b_tw_ready |     array    |
|sa_buffer_b_tw_value_address0  | out |    1|  ap_memory | sa_buffer_b_tw_value |     array    |
|sa_buffer_b_tw_value_ce0       | out |    1|  ap_memory | sa_buffer_b_tw_value |     array    |
|sa_buffer_b_tw_value_q0        |  in |   32|  ap_memory | sa_buffer_b_tw_value |     array    |
|sa_ba_sa_address0              | out |    2|  ap_memory |       sa_ba_sa       |     array    |
|sa_ba_sa_ce0                   | out |    1|  ap_memory |       sa_ba_sa       |     array    |
|sa_ba_sa_we0                   | out |    1|  ap_memory |       sa_ba_sa       |     array    |
|sa_ba_sa_d0                    | out |   32|  ap_memory |       sa_ba_sa       |     array    |
+-------------------------------+-----+-----+------------+----------------------+--------------+

