<stg><name>matmul_Pipeline_readB</name>


<trans_list>

<trans id="68" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="496" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %shiftreg2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shiftreg2"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %itr_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="itr_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
newFuncRoot:4 %sext_ln45_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %sext_ln45

]]></Node>
<StgValue><ssdm name="sext_ln45_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="26">
<![CDATA[
newFuncRoot:5 %sext_ln45_cast = sext i26 %sext_ln45_read

]]></Node>
<StgValue><ssdm name="sext_ln45_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_2, i32 0, i32 0, void @empty_3, i32 64, i32 0, void @empty_9, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i13 0, i13 %itr_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i32 0, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i13 0, i13 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="496" op_1_bw="496">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i496 0, i496 %shiftreg2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
:0 %itr = load i13 %itr_1

]]></Node>
<StgValue><ssdm name="itr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4 %icmp_ln45 = icmp_eq  i13 %itr, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6 %add_ln45 = add i13 %itr, i13 1

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln45 = br i1 %icmp_ln45, void %.split12, void %.preheader.preheader.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="13">
<![CDATA[
.split12:4 %empty_28 = trunc i13 %itr

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split12:16 %icmp_ln51 = icmp_eq  i5 %empty_28, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split12._crit_edge:5 %store_ln45 = store i13 %add_ln45, i13 %itr_1

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="512" op_0_bw="512" op_1_bw="32">
<![CDATA[
:2 %gmem1_addr = getelementptr i512 %gmem1, i32 %sext_ln45_cast

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:0 %gmem1_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem1_addr

]]></Node>
<StgValue><ssdm name="gmem1_addr_read"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0">
<![CDATA[
.preheader.preheader.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="496" op_0_bw="496" op_1_bw="0">
<![CDATA[
.split12:0 %shiftreg2_load = load i496 %shiftreg2

]]></Node>
<StgValue><ssdm name="shiftreg2_load"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.split12:1 %j_load = load i13 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split12:2 %i_load = load i32 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="512" op_0_bw="496">
<![CDATA[
.split12:3 %shiftreg2_cast = zext i496 %shiftreg2_load

]]></Node>
<StgValue><ssdm name="shiftreg2_cast"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split12:5 %specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln45"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split12:6 %icmp_ln47 = icmp_eq  i13 %j_load, i13 64

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split12:7 %add_ln49 = add i32 %i_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.split12:8 %j_3 = select i1 %icmp_ln47, i13 0, i13 %j_load

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="13">
<![CDATA[
.split12:9 %trunc_ln47 = trunc i13 %j_3

]]></Node>
<StgValue><ssdm name="trunc_ln47"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split12:10 %i_2 = select i1 %icmp_ln47, i32 %add_ln49, i32 %i_load

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="32">
<![CDATA[
.split12:11 %trunc_ln51 = trunc i32 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln51"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split12:12 %tmp_3_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln51, i6 0

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split12:13 %add_ln51 = add i12 %tmp_3_cast, i12 %trunc_ln47

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="12">
<![CDATA[
.split12:14 %zext_ln51 = zext i12 %add_ln51

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split12:15 %B_V_addr = getelementptr i16 %B_V, i32 0, i32 %zext_ln51

]]></Node>
<StgValue><ssdm name="B_V_addr"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split12:17 %br_ln51 = br i1 %icmp_ln51, void %.split12._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln51 = br void %.split12._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
.split12._crit_edge:0 %empty_27 = phi i512 %gmem1_addr_read, void, i512 %shiftreg2_cast, void %.split12

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="512">
<![CDATA[
.split12._crit_edge:1 %trunc_ln51_2 = trunc i512 %empty_27

]]></Node>
<StgValue><ssdm name="trunc_ln51_2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="496" op_0_bw="496" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split12._crit_edge:2 %trunc_ln51_1 = partselect i496 @_ssdm_op_PartSelect.i496.i512.i32.i32, i512 %empty_27, i32 16, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln51_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
.split12._crit_edge:3 %store_ln51 = store i16 %trunc_ln51_2, i12 %B_V_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split12._crit_edge:4 %j_4 = add i13 %j_3, i13 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split12._crit_edge:6 %store_ln47 = store i32 %i_2, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split12._crit_edge:7 %store_ln45 = store i13 %j_4, i13 %j

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="496" op_1_bw="496" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split12._crit_edge:8 %store_ln51 = store i496 %trunc_ln51_1, i496 %shiftreg2

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
.split12._crit_edge:9 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="72" name="gmem1" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem1"/></StgValue>
</port>
<port id="73" name="sext_ln45" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln45"/></StgValue>
</port>
<port id="74" name="B_V" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="B_V"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="76" from="StgValue_75" to="shiftreg2" fromId="75" toId="6">
</dataflow>
<dataflow id="77" from="StgValue_75" to="j" fromId="75" toId="7">
</dataflow>
<dataflow id="78" from="StgValue_75" to="i" fromId="75" toId="8">
</dataflow>
<dataflow id="79" from="StgValue_75" to="itr_1" fromId="75" toId="9">
</dataflow>
<dataflow id="81" from="_ssdm_op_Read.ap_auto.i26" to="sext_ln45_read" fromId="80" toId="10">
</dataflow>
<dataflow id="82" from="sext_ln45" to="sext_ln45_read" fromId="73" toId="10">
</dataflow>
<dataflow id="83" from="sext_ln45_read" to="sext_ln45_cast" fromId="10" toId="11">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="84" toId="12">
</dataflow>
<dataflow id="86" from="gmem1" to="specinterface_ln0" fromId="72" toId="12">
</dataflow>
<dataflow id="88" from="empty_2" to="specinterface_ln0" fromId="87" toId="12">
</dataflow>
<dataflow id="90" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="12">
</dataflow>
<dataflow id="91" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="12">
</dataflow>
<dataflow id="93" from="empty_3" to="specinterface_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="95" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="12">
</dataflow>
<dataflow id="96" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="12">
</dataflow>
<dataflow id="98" from="empty_9" to="specinterface_ln0" fromId="97" toId="12">
</dataflow>
<dataflow id="100" from="empty_5" to="specinterface_ln0" fromId="99" toId="12">
</dataflow>
<dataflow id="101" from="empty_3" to="specinterface_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="103" from="StgValue_102" to="specinterface_ln0" fromId="102" toId="12">
</dataflow>
<dataflow id="104" from="StgValue_102" to="specinterface_ln0" fromId="102" toId="12">
</dataflow>
<dataflow id="105" from="StgValue_102" to="specinterface_ln0" fromId="102" toId="12">
</dataflow>
<dataflow id="106" from="StgValue_102" to="specinterface_ln0" fromId="102" toId="12">
</dataflow>
<dataflow id="107" from="empty_3" to="specinterface_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="108" from="empty_3" to="specinterface_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="110" from="StgValue_109" to="store_ln0" fromId="109" toId="13">
</dataflow>
<dataflow id="111" from="itr_1" to="store_ln0" fromId="9" toId="13">
</dataflow>
<dataflow id="112" from="StgValue_89" to="store_ln0" fromId="89" toId="14">
</dataflow>
<dataflow id="113" from="i" to="store_ln0" fromId="8" toId="14">
</dataflow>
<dataflow id="114" from="StgValue_109" to="store_ln0" fromId="109" toId="15">
</dataflow>
<dataflow id="115" from="j" to="store_ln0" fromId="7" toId="15">
</dataflow>
<dataflow id="117" from="StgValue_116" to="store_ln0" fromId="116" toId="16">
</dataflow>
<dataflow id="118" from="shiftreg2" to="store_ln0" fromId="6" toId="16">
</dataflow>
<dataflow id="119" from="itr_1" to="itr" fromId="9" toId="18">
</dataflow>
<dataflow id="120" from="itr" to="icmp_ln45" fromId="18" toId="19">
</dataflow>
<dataflow id="122" from="StgValue_121" to="icmp_ln45" fromId="121" toId="19">
</dataflow>
<dataflow id="123" from="itr" to="add_ln45" fromId="18" toId="20">
</dataflow>
<dataflow id="125" from="StgValue_124" to="add_ln45" fromId="124" toId="20">
</dataflow>
<dataflow id="126" from="icmp_ln45" to="br_ln45" fromId="19" toId="21">
</dataflow>
<dataflow id="127" from="itr" to="empty_28" fromId="18" toId="22">
</dataflow>
<dataflow id="128" from="empty_28" to="icmp_ln51" fromId="22" toId="23">
</dataflow>
<dataflow id="130" from="StgValue_129" to="icmp_ln51" fromId="129" toId="23">
</dataflow>
<dataflow id="131" from="add_ln45" to="store_ln45" fromId="20" toId="24">
</dataflow>
<dataflow id="132" from="itr_1" to="store_ln45" fromId="9" toId="24">
</dataflow>
<dataflow id="134" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="133" toId="25">
</dataflow>
<dataflow id="135" from="gmem1" to="specbitsmap_ln0" fromId="72" toId="25">
</dataflow>
<dataflow id="136" from="gmem1" to="gmem1_addr" fromId="72" toId="26">
</dataflow>
<dataflow id="137" from="sext_ln45_cast" to="gmem1_addr" fromId="11" toId="26">
</dataflow>
<dataflow id="139" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="138" toId="27">
</dataflow>
<dataflow id="141" from="StgValue_140" to="specpipeline_ln0" fromId="140" toId="27">
</dataflow>
<dataflow id="142" from="StgValue_89" to="specpipeline_ln0" fromId="89" toId="27">
</dataflow>
<dataflow id="143" from="StgValue_75" to="specpipeline_ln0" fromId="75" toId="27">
</dataflow>
<dataflow id="144" from="StgValue_89" to="specpipeline_ln0" fromId="89" toId="27">
</dataflow>
<dataflow id="146" from="p_str" to="specpipeline_ln0" fromId="145" toId="27">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="147" toId="28">
</dataflow>
<dataflow id="150" from="StgValue_149" to="empty" fromId="149" toId="28">
</dataflow>
<dataflow id="151" from="StgValue_149" to="empty" fromId="149" toId="28">
</dataflow>
<dataflow id="152" from="StgValue_149" to="empty" fromId="149" toId="28">
</dataflow>
<dataflow id="154" from="_ssdm_op_Read.m_axi.p1i512" to="gmem1_addr_read" fromId="153" toId="29">
</dataflow>
<dataflow id="155" from="gmem1_addr" to="gmem1_addr_read" fromId="26" toId="29">
</dataflow>
<dataflow id="156" from="shiftreg2" to="shiftreg2_load" fromId="6" toId="30">
</dataflow>
<dataflow id="157" from="j" to="j_load" fromId="7" toId="31">
</dataflow>
<dataflow id="158" from="i" to="i_load" fromId="8" toId="32">
</dataflow>
<dataflow id="159" from="shiftreg2_load" to="shiftreg2_cast" fromId="30" toId="33">
</dataflow>
<dataflow id="161" from="_ssdm_op_SpecLoopName" to="specloopname_ln45" fromId="160" toId="34">
</dataflow>
<dataflow id="163" from="empty_11" to="specloopname_ln45" fromId="162" toId="34">
</dataflow>
<dataflow id="164" from="j_load" to="icmp_ln47" fromId="31" toId="35">
</dataflow>
<dataflow id="166" from="StgValue_165" to="icmp_ln47" fromId="165" toId="35">
</dataflow>
<dataflow id="167" from="i_load" to="add_ln49" fromId="32" toId="36">
</dataflow>
<dataflow id="168" from="StgValue_75" to="add_ln49" fromId="75" toId="36">
</dataflow>
<dataflow id="169" from="icmp_ln47" to="j_3" fromId="35" toId="37">
</dataflow>
<dataflow id="170" from="StgValue_109" to="j_3" fromId="109" toId="37">
</dataflow>
<dataflow id="171" from="j_load" to="j_3" fromId="31" toId="37">
</dataflow>
<dataflow id="172" from="j_3" to="trunc_ln47" fromId="37" toId="38">
</dataflow>
<dataflow id="173" from="icmp_ln47" to="i_2" fromId="35" toId="39">
</dataflow>
<dataflow id="174" from="add_ln49" to="i_2" fromId="36" toId="39">
</dataflow>
<dataflow id="175" from="i_load" to="i_2" fromId="32" toId="39">
</dataflow>
<dataflow id="176" from="i_2" to="trunc_ln51" fromId="39" toId="40">
</dataflow>
<dataflow id="178" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="tmp_3_cast" fromId="177" toId="41">
</dataflow>
<dataflow id="179" from="trunc_ln51" to="tmp_3_cast" fromId="40" toId="41">
</dataflow>
<dataflow id="181" from="StgValue_180" to="tmp_3_cast" fromId="180" toId="41">
</dataflow>
<dataflow id="182" from="tmp_3_cast" to="add_ln51" fromId="41" toId="42">
</dataflow>
<dataflow id="183" from="trunc_ln47" to="add_ln51" fromId="38" toId="42">
</dataflow>
<dataflow id="184" from="add_ln51" to="zext_ln51" fromId="42" toId="43">
</dataflow>
<dataflow id="185" from="B_V" to="B_V_addr" fromId="74" toId="44">
</dataflow>
<dataflow id="186" from="StgValue_89" to="B_V_addr" fromId="89" toId="44">
</dataflow>
<dataflow id="187" from="zext_ln51" to="B_V_addr" fromId="43" toId="44">
</dataflow>
<dataflow id="188" from="icmp_ln51" to="br_ln51" fromId="23" toId="45">
</dataflow>
<dataflow id="189" from="gmem1_addr_read" to="empty_27" fromId="29" toId="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="190" from="br_ln51" to="empty_27" fromId="46" toId="47">
</dataflow>
<dataflow id="191" from="shiftreg2_cast" to="empty_27" fromId="33" toId="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
<literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="192" from="br_ln51" to="empty_27" fromId="45" toId="47">
</dataflow>
<dataflow id="193" from="empty_27" to="trunc_ln51_2" fromId="47" toId="48">
</dataflow>
<dataflow id="195" from="_ssdm_op_PartSelect.i496.i512.i32.i32" to="trunc_ln51_1" fromId="194" toId="49">
</dataflow>
<dataflow id="196" from="empty_27" to="trunc_ln51_1" fromId="47" toId="49">
</dataflow>
<dataflow id="197" from="StgValue_102" to="trunc_ln51_1" fromId="102" toId="49">
</dataflow>
<dataflow id="199" from="StgValue_198" to="trunc_ln51_1" fromId="198" toId="49">
</dataflow>
<dataflow id="200" from="trunc_ln51_2" to="store_ln51" fromId="48" toId="50">
</dataflow>
<dataflow id="201" from="B_V_addr" to="store_ln51" fromId="44" toId="50">
</dataflow>
<dataflow id="202" from="j_3" to="j_4" fromId="37" toId="51">
</dataflow>
<dataflow id="203" from="StgValue_124" to="j_4" fromId="124" toId="51">
</dataflow>
<dataflow id="204" from="i_2" to="store_ln47" fromId="39" toId="52">
</dataflow>
<dataflow id="205" from="i" to="store_ln47" fromId="8" toId="52">
</dataflow>
<dataflow id="206" from="j_4" to="store_ln45" fromId="51" toId="53">
</dataflow>
<dataflow id="207" from="j" to="store_ln45" fromId="7" toId="53">
</dataflow>
<dataflow id="208" from="trunc_ln51_1" to="store_ln51" fromId="49" toId="54">
</dataflow>
<dataflow id="209" from="shiftreg2" to="store_ln51" fromId="6" toId="54">
</dataflow>
<dataflow id="210" from="icmp_ln45" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="211" from="icmp_ln45" to="StgValue_3" fromId="19" toId="3">
</dataflow>
<dataflow id="212" from="icmp_ln51" to="StgValue_3" fromId="23" toId="3">
</dataflow>
<dataflow id="213" from="icmp_ln45" to="StgValue_4" fromId="19" toId="4">
</dataflow>
<dataflow id="214" from="icmp_ln51" to="StgValue_4" fromId="23" toId="4">
</dataflow>
</dataflows>


</stg>
