// Seed: 3476982392
`define pp_16 0
module module_0 (
    input id_0,
    output id_1,
    output logic id_2,
    input logic id_3,
    output id_4,
    input id_5,
    output id_6,
    input logic id_7,
    input id_8,
    output tri1 id_9,
    input logic id_10,
    output logic id_11,
    input logic id_12,
    output id_13,
    input id_14,
    input id_15
);
  type_26(
      id_2, id_10
  );
  reg id_16;
  assign id_6 = id_3;
  assign id_6 = id_3;
  assign id_9[1] = 1'b0 - 1;
  logic id_17;
  assign id_1 = {id_7, id_17};
  logic id_18;
  always @(negedge 1)
    if (id_16) id_18 = 1;
    else id_16 <= id_5;
  assign id_4 = id_5;
  always @(negedge 1) begin
    id_1 = 1'b0 == 1;
    id_16 <= (1);
    id_16 <= #1 1 + 1;
    SystemTFIdentifier;
  end
endmodule
