0.6
2017.2
Jun 15 2017
18:52:51
D:/DSD-II/Exercise4/Project_4/Project_4.sim/sim_1/synth/timing/dec_tb_time_synth.v,1551394562,verilog,,,,glbl;instr_decode,,,,,,,,
D:/DSD-II/Exercise4/Project_4/Project_4.srcs/sim_1/new/dec_tb.vhd,1551135192,vhdl,,,,dec_tb,,,,,,,,
