{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700343274985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700343274990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 18 14:34:34 2023 " "Processing started: Sat Nov 18 14:34:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700343274990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700343274990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700343274990 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700343275412 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700343275412 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.v(15) " "Verilog HDL information at counter.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "counter.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/counter.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1700343282074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/counter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700343282075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700343282075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 1 1 " "Found 1 design units, including 1 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/part2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700343282077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700343282077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bintobcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binToBCD " "Found entity 1: binToBCD" {  } { { "binToBCD.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/binToBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700343282079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700343282079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtohex.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdtohex.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDToHex " "Found entity 1: BCDToHex" {  } { { "BCDToHex.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/BCDToHex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700343282081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700343282081 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r part2.v(42) " "Verilog HDL Implicit Net warning at part2.v(42): created implicit net for \"r\"" {  } { { "part2.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/part2.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700343282081 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part2 " "Elaborating entity \"part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700343282140 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8\] part2.v(6) " "Output port \"LEDR\[8\]\" at part2.v(6) has no driver" {  } { { "part2.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/part2.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700343282141 "|part2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:U0 " "Elaborating entity \"counter\" for hierarchy \"counter:U0\"" {  } { { "part2.v" "U0" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/part2.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700343282149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:U1 " "Elaborating entity \"counter\" for hierarchy \"counter:U1\"" {  } { { "part2.v" "U1" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/part2.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700343282336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binToBCD binToBCD:U2 " "Elaborating entity \"binToBCD\" for hierarchy \"binToBCD:U2\"" {  } { { "part2.v" "U2" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/part2.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700343282342 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binToBCD.v(7) " "Verilog HDL assignment warning at binToBCD.v(7): truncated value with size 32 to match size of target (4)" {  } { { "binToBCD.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/binToBCD.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700343282342 "|part2|binToBCD:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binToBCD.v(8) " "Verilog HDL assignment warning at binToBCD.v(8): truncated value with size 32 to match size of target (4)" {  } { { "binToBCD.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/binToBCD.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700343282342 "|part2|binToBCD:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binToBCD.v(9) " "Verilog HDL assignment warning at binToBCD.v(9): truncated value with size 32 to match size of target (4)" {  } { { "binToBCD.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/binToBCD.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700343282342 "|part2|binToBCD:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDToHex BCDToHex:U3 " "Elaborating entity \"BCDToHex\" for hierarchy \"BCDToHex:U3\"" {  } { { "part2.v" "U3" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/part2.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700343282343 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 BCDToHex.v(9) " "Verilog HDL assignment warning at BCDToHex.v(9): truncated value with size 8 to match size of target (7)" {  } { { "BCDToHex.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/BCDToHex.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700343282344 "|part2|BCDToHex:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 BCDToHex.v(10) " "Verilog HDL assignment warning at BCDToHex.v(10): truncated value with size 8 to match size of target (7)" {  } { { "BCDToHex.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/BCDToHex.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700343282344 "|part2|BCDToHex:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 BCDToHex.v(11) " "Verilog HDL assignment warning at BCDToHex.v(11): truncated value with size 8 to match size of target (7)" {  } { { "BCDToHex.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/BCDToHex.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700343282344 "|part2|BCDToHex:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 BCDToHex.v(12) " "Verilog HDL assignment warning at BCDToHex.v(12): truncated value with size 8 to match size of target (7)" {  } { { "BCDToHex.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/BCDToHex.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700343282344 "|part2|BCDToHex:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 BCDToHex.v(13) " "Verilog HDL assignment warning at BCDToHex.v(13): truncated value with size 8 to match size of target (7)" {  } { { "BCDToHex.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/BCDToHex.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700343282344 "|part2|BCDToHex:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 BCDToHex.v(14) " "Verilog HDL assignment warning at BCDToHex.v(14): truncated value with size 8 to match size of target (7)" {  } { { "BCDToHex.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/BCDToHex.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700343282344 "|part2|BCDToHex:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 BCDToHex.v(15) " "Verilog HDL assignment warning at BCDToHex.v(15): truncated value with size 8 to match size of target (7)" {  } { { "BCDToHex.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/BCDToHex.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700343282344 "|part2|BCDToHex:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 BCDToHex.v(16) " "Verilog HDL assignment warning at BCDToHex.v(16): truncated value with size 8 to match size of target (7)" {  } { { "BCDToHex.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/BCDToHex.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700343282344 "|part2|BCDToHex:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 BCDToHex.v(17) " "Verilog HDL assignment warning at BCDToHex.v(17): truncated value with size 8 to match size of target (7)" {  } { { "BCDToHex.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/BCDToHex.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700343282344 "|part2|BCDToHex:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 BCDToHex.v(18) " "Verilog HDL assignment warning at BCDToHex.v(18): truncated value with size 8 to match size of target (7)" {  } { { "BCDToHex.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/BCDToHex.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700343282344 "|part2|BCDToHex:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 BCDToHex.v(19) " "Verilog HDL assignment warning at BCDToHex.v(19): truncated value with size 8 to match size of target (7)" {  } { { "BCDToHex.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/BCDToHex.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700343282344 "|part2|BCDToHex:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 BCDToHex.v(20) " "Verilog HDL assignment warning at BCDToHex.v(20): truncated value with size 8 to match size of target (7)" {  } { { "BCDToHex.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/BCDToHex.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700343282344 "|part2|BCDToHex:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 BCDToHex.v(21) " "Verilog HDL assignment warning at BCDToHex.v(21): truncated value with size 8 to match size of target (7)" {  } { { "BCDToHex.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/BCDToHex.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700343282344 "|part2|BCDToHex:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 BCDToHex.v(22) " "Verilog HDL assignment warning at BCDToHex.v(22): truncated value with size 8 to match size of target (7)" {  } { { "BCDToHex.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/BCDToHex.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700343282344 "|part2|BCDToHex:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 BCDToHex.v(23) " "Verilog HDL assignment warning at BCDToHex.v(23): truncated value with size 8 to match size of target (7)" {  } { { "BCDToHex.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/BCDToHex.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700343282344 "|part2|BCDToHex:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 BCDToHex.v(24) " "Verilog HDL assignment warning at BCDToHex.v(24): truncated value with size 8 to match size of target (7)" {  } { { "BCDToHex.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/BCDToHex.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700343282344 "|part2|BCDToHex:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 BCDToHex.v(25) " "Verilog HDL assignment warning at BCDToHex.v(25): truncated value with size 8 to match size of target (7)" {  } { { "BCDToHex.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/BCDToHex.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700343282344 "|part2|BCDToHex:U1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "binToBCD:U2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"binToBCD:U2\|Mod0\"" {  } { { "binToBCD.v" "Mod0" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/binToBCD.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700343282587 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "binToBCD:U2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"binToBCD:U2\|Mod1\"" {  } { { "binToBCD.v" "Mod1" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/binToBCD.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700343282587 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "binToBCD:U2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"binToBCD:U2\|Div0\"" {  } { { "binToBCD.v" "Div0" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/binToBCD.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700343282587 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "binToBCD:U2\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"binToBCD:U2\|Mod2\"" {  } { { "binToBCD.v" "Mod2" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/binToBCD.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700343282587 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "binToBCD:U2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"binToBCD:U2\|Div1\"" {  } { { "binToBCD.v" "Div1" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/binToBCD.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700343282587 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1700343282587 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "binToBCD:U2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"binToBCD:U2\|lpm_divide:Mod0\"" {  } { { "binToBCD.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/binToBCD.v" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700343282972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "binToBCD:U2\|lpm_divide:Mod0 " "Instantiated megafunction \"binToBCD:U2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700343282972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700343282972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700343282972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700343282972 ""}  } { { "binToBCD.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/binToBCD.v" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700343282972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h3m " "Found entity 1: lpm_divide_h3m" {  } { { "db/lpm_divide_h3m.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/db/lpm_divide_h3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700343283015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700343283015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700343283031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700343283031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/db/alt_u_div_eve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700343283051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700343283051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "binToBCD:U2\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"binToBCD:U2\|lpm_divide:Mod1\"" {  } { { "binToBCD.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/binToBCD.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700343283059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "binToBCD:U2\|lpm_divide:Mod1 " "Instantiated megafunction \"binToBCD:U2\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700343283059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700343283059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700343283059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700343283059 ""}  } { { "binToBCD.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/binToBCD.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700343283059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k3m " "Found entity 1: lpm_divide_k3m" {  } { { "db/lpm_divide_k3m.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/db/lpm_divide_k3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700343283101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700343283101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700343283118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700343283118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/db/alt_u_div_kve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700343283137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700343283137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "binToBCD:U2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"binToBCD:U2\|lpm_divide:Div0\"" {  } { { "binToBCD.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/binToBCD.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700343283145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "binToBCD:U2\|lpm_divide:Div0 " "Instantiated megafunction \"binToBCD:U2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700343283145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700343283145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700343283145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700343283145 ""}  } { { "binToBCD.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/binToBCD.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700343283145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/db/lpm_divide_4am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700343283188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700343283188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700343283205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700343283205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/db/alt_u_div_qse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700343283223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700343283223 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "binToBCD:U2\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"binToBCD:U2\|lpm_divide:Mod2\"" {  } { { "binToBCD.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/binToBCD.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700343283230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "binToBCD:U2\|lpm_divide:Mod2 " "Instantiated megafunction \"binToBCD:U2\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700343283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700343283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700343283230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700343283230 ""}  } { { "binToBCD.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/binToBCD.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700343283230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_u4m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_u4m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_u4m " "Found entity 1: lpm_divide_u4m" {  } { { "db/lpm_divide_u4m.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/db/lpm_divide_u4m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700343283273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700343283273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/db/sign_div_unsign_1nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700343283290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700343283290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_82f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_82f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_82f " "Found entity 1: alt_u_div_82f" {  } { { "db/alt_u_div_82f.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/db/alt_u_div_82f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700343283311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700343283311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "binToBCD:U2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"binToBCD:U2\|lpm_divide:Div1\"" {  } { { "binToBCD.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/binToBCD.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700343283319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "binToBCD:U2\|lpm_divide:Div1 " "Instantiated megafunction \"binToBCD:U2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700343283320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700343283320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700343283320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700343283320 ""}  } { { "binToBCD.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/binToBCD.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700343283320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/db/lpm_divide_hbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700343283363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700343283363 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "part2.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/part2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700343283875 "|part2|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1700343283875 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700343283933 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/output_files/part2.map.smsg " "Generated suppressed messages file X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/output_files/part2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700343284108 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700343284258 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700343284258 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "part2.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/part2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700343284322 "|part2|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "part2.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/part2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700343284322 "|part2|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "part2.v" "" { Text "X:/Graduate/ECEN5863/ProgrammableLogicProjects/Project3/Module1/lab5/part2/part2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1700343284322 "|part2|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1700343284322 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "383 " "Implemented 383 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700343284324 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700343284324 ""} { "Info" "ICUT_CUT_TM_LCELLS" "347 " "Implemented 347 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700343284324 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700343284324 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700343284342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 18 14:34:44 2023 " "Processing ended: Sat Nov 18 14:34:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700343284342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700343284342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700343284342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700343284342 ""}
