#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr 14 08:38:06 2020
# Process ID: 13184
# Current directory: E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12028 E:\study\Computer System\Lab2_Handouts_0406_2\Lab2_Handouts_0406_2\Lab_BusControl_A\Lab_BusControl_A.xpr
# Log file: E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/vivado.log
# Journal file: E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivoda/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 682.051 ; gain = 88.195
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 743.020 ; gain = 25.508
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 747.129 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-1
Top: top_link
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 827.500 ; gain = 69.098
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_link' [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v:4]
INFO: [Synth 8-6157] synthesizing module 'controller_link' [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v:3]
INFO: [Synth 8-6155] done synthesizing module 'controller_link' (1#1) [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v:3]
INFO: [Synth 8-6157] synthesizing module 'io_interface_link' [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v:3]
WARNING: [Synth 8-567] referenced signal 'din' should be on the sensitivity list [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v:36]
INFO: [Synth 8-6155] done synthesizing module 'io_interface_link' (2#1) [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_link' (3#1) [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 868.910 ; gain = 110.508
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 868.910 ; gain = 110.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 868.910 ; gain = 110.508
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1170.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:44 ; elapsed = 00:00:37 . Memory (MB): peak = 1245.395 ; gain = 486.992
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 1245.395 ; gain = 486.992
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_link
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller_link
Compiling module xil_defaultlib.io_interface_link
Compiling module xil_defaultlib.top_link
Compiling module xil_defaultlib.topsim_link
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 37. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 47. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_link_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1245.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 100 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1245.395 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_link
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller_link
Compiling module xil_defaultlib.io_interface_link
Compiling module xil_defaultlib.top_link
Compiling module xil_defaultlib.topsim_link
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 37. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 47. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_link_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1245.395 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1281.996 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_link' [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v:4]
INFO: [Synth 8-6157] synthesizing module 'controller_link' [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v:3]
INFO: [Synth 8-6155] done synthesizing module 'controller_link' (1#1) [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v:3]
INFO: [Synth 8-6157] synthesizing module 'io_interface_link' [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v:3]
WARNING: [Synth 8-567] referenced signal 'din' should be on the sensitivity list [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v:36]
INFO: [Synth 8-6155] done synthesizing module 'io_interface_link' (2#1) [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_link' (3#1) [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1306.227 ; gain = 24.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1306.227 ; gain = 24.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1306.227 ; gain = 24.230
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1393.660 ; gain = 111.664
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1437.605 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_link' [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v:4]
INFO: [Synth 8-6157] synthesizing module 'controller_link' [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v:3]
INFO: [Synth 8-6155] done synthesizing module 'controller_link' (1#1) [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v:3]
INFO: [Synth 8-6157] synthesizing module 'io_interface_link' [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v:3]
WARNING: [Synth 8-567] referenced signal 'din' should be on the sensitivity list [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v:36]
INFO: [Synth 8-6155] done synthesizing module 'io_interface_link' (2#1) [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v:3]
WARNING: [Synth 8-350] instance 's3' of module 'io_interface_link' requires 7 connections, but only 6 given [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v:46]
INFO: [Synth 8-6155] done synthesizing module 'top_link' (3#1) [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1437.605 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1437.605 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1437.605 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1455.730 ; gain = 18.125
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_link
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller_link
Compiling module xil_defaultlib.io_interface_link
Compiling module xil_defaultlib.top_link
Compiling module xil_defaultlib.topsim_link
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 37. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 47. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_link_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1529.570 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1613.715 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_link
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller_link
Compiling module xil_defaultlib.io_interface_link
Compiling module xil_defaultlib.top_link
Compiling module xil_defaultlib.topsim_link
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 37. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 47. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_link_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1613.715 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1613.715 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_link' [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v:4]
INFO: [Synth 8-6157] synthesizing module 'controller_link' [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v:3]
INFO: [Synth 8-6155] done synthesizing module 'controller_link' (1#1) [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v:3]
INFO: [Synth 8-6157] synthesizing module 'io_interface_link' [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v:3]
WARNING: [Synth 8-567] referenced signal 'din' should be on the sensitivity list [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v:36]
INFO: [Synth 8-6155] done synthesizing module 'io_interface_link' (2#1) [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v:3]
WARNING: [Synth 8-350] instance 's3' of module 'io_interface_link' requires 7 connections, but only 5 given [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v:46]
WARNING: [Synth 8-3848] Net BS_out_0 in module/entity top_link does not have driver. [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v:12]
INFO: [Synth 8-6155] done synthesizing module 'top_link' (3#1) [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1613.715 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin c0:BS to constant 0 [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v:14]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1613.715 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1613.715 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1760.387 ; gain = 146.672
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1777.293 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_link' [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v:4]
INFO: [Synth 8-6157] synthesizing module 'controller_link' [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v:3]
INFO: [Synth 8-6155] done synthesizing module 'controller_link' (1#1) [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v:3]
INFO: [Synth 8-6157] synthesizing module 'io_interface_link' [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v:3]
WARNING: [Synth 8-567] referenced signal 'din' should be on the sensitivity list [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v:36]
INFO: [Synth 8-6155] done synthesizing module 'io_interface_link' (2#1) [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v:3]
WARNING: [Synth 8-350] instance 's3' of module 'io_interface_link' requires 7 connections, but only 6 given [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v:46]
INFO: [Synth 8-6155] done synthesizing module 'top_link' (3#1) [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1792.395 ; gain = 15.102
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1792.395 ; gain = 15.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1792.395 ; gain = 15.102
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1804.676 ; gain = 27.383
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_link
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller_link
Compiling module xil_defaultlib.io_interface_link
Compiling module xil_defaultlib.top_link
Compiling module xil_defaultlib.topsim_link
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 37. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 47. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_link_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 100 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1804.676 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========进行仲裁测试（链式查询方法）========
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 100 ns  Iteration: 10000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1804.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_link
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller_link
Compiling module xil_defaultlib.io_interface_link
Compiling module xil_defaultlib.top_link
Compiling module xil_defaultlib.topsim_link
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 37. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 47. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_link_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 120时刻，设备3已得到响应
                 140时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1804.676 ; gain = 0.000
run 10000 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 120时刻，设备3已得到响应
                 140时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1804.676 ; gain = 0.000
run 10000 us
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 120时刻，设备3已得到响应
                 140时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 120时刻，设备3已得到响应
                 140时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 120时刻，设备3已得到响应
                 140时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1804.676 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10000 us
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 120时刻，设备3已得到响应
                 140时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 120时刻，设备3已得到响应
                 140时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 120时刻，设备3已得到响应
                 140时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1804.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_link
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller_link
Compiling module xil_defaultlib.io_interface_link
Compiling module xil_defaultlib.top_link
Compiling module xil_defaultlib.topsim_link
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 37. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 47. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_link_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有1个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有0个设备提起请求
========进行仲裁测试（链式查询方法）========
共有0个设备提起请求
========进行仲裁测试（链式查询方法）========
共有0个设备提起请求
========进行仲裁测试（链式查询方法）========
共有0个设备提起请求
========进行仲裁测试（链式查询方法）========
共有0个设备提起请求
========进行仲裁测试（链式查询方法）========
共有0个设备提起请求
========进行仲裁测试（链式查询方法）========
共有0个设备提起请求
========进行仲裁测试（链式查询方法）========
共有0个设备提起请求
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1804.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_link
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller_link
Compiling module xil_defaultlib.io_interface_link
Compiling module xil_defaultlib.top_link
Compiling module xil_defaultlib.topsim_link
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 37. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 47. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_link_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 120时刻，设备3已得到响应
                 140时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1804.676 ; gain = 0.000
run 10000 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 120时刻，设备3已得到响应
                 140时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1804.676 ; gain = 0.000
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 120时刻，设备3已得到响应
                 140时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1804.676 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 120时刻，设备3已得到响应
                 140时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 120时刻，设备3已得到响应
                 140时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 120时刻，设备3已得到响应
                 140时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 120时刻，设备3已得到响应
                 140时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 120时刻，设备3已得到响应
                 140时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1804.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 120时刻，设备3已得到响应
                 140时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1804.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 120时刻，设备3已得到响应
                 140时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 240时刻，设备0已得到响应
                 260时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 260时刻，设备3已得到响应
                 280时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(0);设备2(0);设备1(1);设备0(1)
本次设备0将得到总线控制权
                 380时刻，设备0已得到响应
                 400时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(0);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 400时刻，设备1已得到响应
                 420时刻，设备1完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(0);设备2(1);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 520时刻，设备0已得到响应
                 540时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 540时刻，设备2已得到响应
                 560时刻，设备2完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有4个设备提起请求
请求状态：设备3(1);设备2(1);设备1(1);设备0(1)
本次设备0将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1804.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 120时刻，设备3已得到响应
                 140时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 240时刻，设备0已得到响应
                 260时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 260时刻，设备3已得到响应
                 280时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(0);设备2(0);设备1(1);设备0(1)
本次设备0将得到总线控制权
                 380时刻，设备0已得到响应
                 400时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(0);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 400时刻，设备1已得到响应
                 420时刻，设备1完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(0);设备2(1);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 520时刻，设备0已得到响应
                 540时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 540时刻，设备2已得到响应
                 560时刻，设备2完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(0);设备1(1);设备0(1)
本次设备0将得到总线控制权
                 660时刻，设备0已得到响应
                 680时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 680时刻，设备1已得到响应
                 700时刻，设备1完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 700时刻，设备3已得到响应
                 720时刻，设备3完成总线访问，请求已撤出
测试全部通过
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1804.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 120时刻，设备3已得到响应
                 140时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 240时刻，设备0已得到响应
                 260时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 260时刻，设备3已得到响应
                 280时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1804.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 120时刻，设备3已得到响应
                 140时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 240时刻，设备0已得到响应
                 260时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 260时刻，设备3已得到响应
                 280时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(0);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 380时刻，设备1已得到响应
                 400时刻，设备1完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1804.676 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 120时刻，设备3已得到响应
                 140时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 240时刻，设备0已得到响应
                 260时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 260时刻，设备3已得到响应
                 280时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(0);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 380时刻，设备1已得到响应
                 400时刻，设备1完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1804.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_link
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller_link
Compiling module xil_defaultlib.io_interface_link
Compiling module xil_defaultlib.top_link
Compiling module xil_defaultlib.topsim_link
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 37. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 47. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_link_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 120时刻，设备3已得到响应
                 140时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 240时刻，设备0已得到响应
                 260时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 260时刻，设备3已得到响应
                 280时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(0);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 380时刻，设备1已得到响应
                 400时刻，设备1完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1804.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 120时刻，设备3已得到响应
                 140时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 240时刻，设备0已得到响应
                 260时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 260时刻，设备3已得到响应
                 280时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(0);设备2(1);设备1(1);设备0(1)
本次设备0将得到总线控制权
                 380时刻，设备0已得到响应
                 400时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 400时刻，设备1已得到响应
                 420时刻，设备1完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1804.676 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 120时刻，设备3已得到响应
                 140时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 240时刻，设备0已得到响应
                 260时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 260时刻，设备3已得到响应
                 280时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(0);设备2(1);设备1(1);设备0(1)
本次设备0将得到总线控制权
                 380时刻，设备0已得到响应
                 400时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 400时刻，设备1已得到响应
                 420时刻，设备1完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1804.676 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 120时刻，设备3已得到响应
                 140时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 240时刻，设备0已得到响应
                 260时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 260时刻，设备3已得到响应
                 280时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(0);设备2(1);设备1(1);设备0(1)
本次设备0将得到总线控制权
                 380时刻，设备0已得到响应
                 400时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 400时刻，设备1已得到响应
                 420时刻，设备1完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 120时刻，设备3已得到响应
                 140时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(0);设备2(1);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 240时刻，设备0已得到响应
                 260时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 260时刻，设备2已得到响应
                 280时刻，设备2完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(0);设备2(0);设备1(1);设备0(1)
本次设备0将得到总线控制权
                 380时刻，设备0已得到响应
                 400时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(0);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 400时刻，设备1已得到响应
                 420时刻，设备1完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(0);设备1(1);设备0(1)
本次设备0将得到总线控制权
                 520时刻，设备0已得到响应
                 540时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 540时刻，设备1已得到响应
                 560时刻，设备1完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 560时刻，设备3已得到响应
                 580时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1804.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_link
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller_link
Compiling module xil_defaultlib.io_interface_link
Compiling module xil_defaultlib.top_link
Compiling module xil_defaultlib.topsim_link
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 37. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 47. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_link_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 120时刻，设备3已得到响应
                 140时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(0);设备2(1);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 240时刻，设备0已得到响应
                 260时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 260时刻，设备2已得到响应
                 280时刻，设备2完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(0);设备2(0);设备1(1);设备0(1)
本次设备0将得到总线控制权
                 380时刻，设备0已得到响应
                 400时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(0);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 400时刻，设备1已得到响应
                 420时刻，设备1完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(0);设备1(1);设备0(1)
本次设备0将得到总线控制权
                 520时刻，设备0已得到响应
                 540时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 540时刻，设备1已得到响应
                 560时刻，设备1完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 560时刻，设备3已得到响应
                 580时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(1)
本次设备0将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1804.676 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 120时刻，设备3已得到响应
                 140时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(0);设备2(1);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 240时刻，设备0已得到响应
                 260时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 260时刻，设备2已得到响应
                 280时刻，设备2完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(0);设备2(0);设备1(1);设备0(1)
本次设备0将得到总线控制权
                 380时刻，设备0已得到响应
                 400时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(0);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 400时刻，设备1已得到响应
                 420时刻，设备1完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(0);设备1(1);设备0(1)
本次设备0将得到总线控制权
                 520时刻，设备0已得到响应
                 540时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 540时刻，设备1已得到响应
                 560时刻，设备1完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 560时刻，设备3已得到响应
                 580时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(1)
本次设备0将得到总线控制权
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 120时刻，设备3已得到响应
                 140时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(0);设备2(1);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 240时刻，设备0已得到响应
                 260时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 260时刻，设备2已得到响应
                 280时刻，设备2完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(0);设备2(0);设备1(1);设备0(1)
本次设备0将得到总线控制权
                 380时刻，设备0已得到响应
                 400时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(0);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 400时刻，设备1已得到响应
                 420时刻，设备1完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(0);设备1(1);设备0(1)
本次设备0将得到总线控制权
                 520时刻，设备0已得到响应
                 540时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 540时刻，设备1已得到响应
                 560时刻，设备1完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 560时刻，设备3已得到响应
                 580时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(0);设备2(1);设备1(1);设备0(1)
本次设备0将得到总线控制权
                 680时刻，设备0已得到响应
                 700时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 700时刻，设备1已得到响应
                 720时刻，设备1完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1804.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_link
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller_link
Compiling module xil_defaultlib.io_interface_link
Compiling module xil_defaultlib.top_link
Compiling module xil_defaultlib.topsim_link
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 37. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 47. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_link_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1804.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_link
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller_link
Compiling module xil_defaultlib.io_interface_link
Compiling module xil_defaultlib.top_link
Compiling module xil_defaultlib.topsim_link
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 37. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 47. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_link_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1896.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_link
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller_link
Compiling module xil_defaultlib.io_interface_link
Compiling module xil_defaultlib.top_link
Compiling module xil_defaultlib.topsim_link
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 37. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 47. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_link_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 120时刻，设备3已得到响应
                 140时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(0);设备2(1);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 240时刻，设备0已得到响应
                 260时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 260时刻，设备2已得到响应
                 280时刻，设备2完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(0);设备2(0);设备1(1);设备0(1)
本次设备0将得到总线控制权
                 380时刻，设备0已得到响应
                 400时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(0);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 400时刻，设备1已得到响应
                 420时刻，设备1完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(0);设备1(1);设备0(1)
本次设备0将得到总线控制权
                 520时刻，设备0已得到响应
                 540时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 540时刻，设备1已得到响应
                 560时刻，设备1完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 560时刻，设备3已得到响应
                 580时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(0);设备2(1);设备1(1);设备0(1)
本次设备0将得到总线控制权
                 680时刻，设备0已得到响应
                 700时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 700时刻，设备1已得到响应
                 720时刻，设备1完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1896.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_link
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller_link
Compiling module xil_defaultlib.io_interface_link
Compiling module xil_defaultlib.top_link
Compiling module xil_defaultlib.topsim_link
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 37. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 47. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_link_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1896.027 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1896.027 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_link' [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v:4]
INFO: [Synth 8-6157] synthesizing module 'controller_link' [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v:3]
WARNING: [Synth 8-567] referenced signal 'BS' should be on the sensitivity list [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v:8]
INFO: [Synth 8-6155] done synthesizing module 'controller_link' (1#1) [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v:3]
INFO: [Synth 8-6157] synthesizing module 'io_interface_link' [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v:3]
WARNING: [Synth 8-567] referenced signal 'din' should be on the sensitivity list [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v:36]
INFO: [Synth 8-6155] done synthesizing module 'io_interface_link' (2#1) [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v:3]
ERROR: [Synth 8-685] variable 'BR_out_0' should not be used in output port connection [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v:28]
ERROR: [Synth 8-6156] failed synthesizing module 'top_link' [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1896.027 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1896.027 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_link' [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v:4]
INFO: [Synth 8-6157] synthesizing module 'controller_link' [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v:3]
WARNING: [Synth 8-567] referenced signal 'BS' should be on the sensitivity list [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v:8]
INFO: [Synth 8-6155] done synthesizing module 'controller_link' (1#1) [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v:3]
INFO: [Synth 8-6157] synthesizing module 'io_interface_link' [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v:3]
WARNING: [Synth 8-567] referenced signal 'din' should be on the sensitivity list [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v:36]
INFO: [Synth 8-6155] done synthesizing module 'io_interface_link' (2#1) [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v:3]
WARNING: [Synth 8-350] instance 's3' of module 'io_interface_link' requires 7 connections, but only 6 given [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v:49]
INFO: [Synth 8-6155] done synthesizing module 'top_link' (3#1) [E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1896.027 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1896.027 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1896.027 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1896.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_link
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller_link
Compiling module xil_defaultlib.io_interface_link
Compiling module xil_defaultlib.top_link
Compiling module xil_defaultlib.topsim_link
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 37. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 47. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_link_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1896.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1896.027 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_link
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller_link
Compiling module xil_defaultlib.io_interface_link
Compiling module xil_defaultlib.top_link
Compiling module xil_defaultlib.topsim_link
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 37. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 47. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_link_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/study/Computer -notrace
couldn't read file "E:/study/Computer": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 15 00:55:34 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1896.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_link
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller_link
Compiling module xil_defaultlib.io_interface_link
Compiling module xil_defaultlib.top_link
Compiling module xil_defaultlib.topsim_link
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 37. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 47. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_link_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1896.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_link
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller_link
Compiling module xil_defaultlib.io_interface_link
Compiling module xil_defaultlib.top_link
Compiling module xil_defaultlib.topsim_link
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 37. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 47. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_link_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1896.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_link
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller_link
Compiling module xil_defaultlib.io_interface_link
Compiling module xil_defaultlib.top_link
Compiling module xil_defaultlib.topsim_link
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 37. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 47. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_link_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1896.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_link
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller_link
Compiling module xil_defaultlib.io_interface_link
Compiling module xil_defaultlib.top_link
Compiling module xil_defaultlib.topsim_link
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 37. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 47. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_link_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1896.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'topsim_link' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj topsim_link_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/controller_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/io_interface_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io_interface_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sources_1/new/top_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_link
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topsim_link
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 54dd5debadab4e60971dad2691b0f1f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsim_link_behav xil_defaultlib.topsim_link xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller_link
Compiling module xil_defaultlib.io_interface_link
Compiling module xil_defaultlib.top_link
Compiling module xil_defaultlib.topsim_link
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 37. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.srcs/sim_1/new/topsim_link.v" Line 47. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot topsim_link_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Computer System/Lab2_Handouts_0406_2/Lab2_Handouts_0406_2/Lab_BusControl_A/Lab_BusControl_A.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "topsim_link_behav -key {Behavioral:sim_1:Functional:topsim_link} -tclbatch {topsim_link.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source topsim_link.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 120时刻，设备3已得到响应
                 140时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(0);设备2(1);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 240时刻，设备0已得到响应
                 260时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 260时刻，设备2已得到响应
                 280时刻，设备2完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(0);设备2(0);设备1(1);设备0(1)
本次设备0将得到总线控制权
                 380时刻，设备0已得到响应
                 400时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(0);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 400时刻，设备1已得到响应
                 420时刻，设备1完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(0);设备1(1);设备0(1)
本次设备0将得到总线控制权
                 520时刻，设备0已得到响应
                 540时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 540时刻，设备1已得到响应
                 560时刻，设备1完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 560时刻，设备3已得到响应
                 580时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(0);设备2(1);设备1(1);设备0(1)
本次设备0将得到总线控制权
                 680时刻，设备0已得到响应
                 700时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 700时刻，设备1已得到响应
                 720时刻，设备1完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 720时刻，设备2已得到响应
                 740时刻，设备2完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 840时刻，设备0已得到响应
                 860时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 860时刻，设备2已得到响应
                 880时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 880时刻，设备3已得到响应
                 900时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
                1000时刻，设备1已得到响应
INFO: [USF-XSim-96] XSim completed. Design snapshot 'topsim_link_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1896.027 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(1);设备2(0);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 100时刻，设备0已得到响应
                 120时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 120时刻，设备3已得到响应
                 140时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(0);设备2(1);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 240时刻，设备0已得到响应
                 260时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 260时刻，设备2已得到响应
                 280时刻，设备2完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有2个设备提起请求
请求状态：设备3(0);设备2(0);设备1(1);设备0(1)
本次设备0将得到总线控制权
                 380时刻，设备0已得到响应
                 400时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(0);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 400时刻，设备1已得到响应
                 420时刻，设备1完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(0);设备1(1);设备0(1)
本次设备0将得到总线控制权
                 520时刻，设备0已得到响应
                 540时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 540时刻，设备1已得到响应
                 560时刻，设备1完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 560时刻，设备3已得到响应
                 580时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(0);设备2(1);设备1(1);设备0(1)
本次设备0将得到总线控制权
                 680时刻，设备0已得到响应
                 700时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
                 700时刻，设备1已得到响应
                 720时刻，设备1完成总线访问，请求已撤出
请求状态：设备3(0);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 720时刻，设备2已得到响应
                 740时刻，设备2完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(0);设备0(1)
本次设备0将得到总线控制权
                 840时刻，设备0已得到响应
                 860时刻，设备0完成总线访问，请求已撤出
请求状态：设备3(1);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                 860时刻，设备2已得到响应
                 880时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                 880时刻，设备3已得到响应
                 900时刻，设备3完成总线访问，请求已撤出
========进行仲裁测试（链式查询方法）========
共有3个设备提起请求
请求状态：设备3(1);设备2(1);设备1(1);设备0(0)
本次设备1将得到总线控制权
                1000时刻，设备1已得到响应
                1020时刻，设备1完成总线访问，请求已撤出
请求状态：设备3(1);设备2(1);设备1(0);设备0(0)
本次设备2将得到总线控制权
                1020时刻，设备2已得到响应
                1040时刻，设备2完成总线访问，请求已撤出
请求状态：设备3(1);设备2(0);设备1(0);设备0(0)
本次设备3将得到总线控制权
                1040时刻，设备3已得到响应
                1060时刻，设备3完成总线访问，请求已撤出
测试全部通过
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 15 01:15:00 2020...
