// Seed: 976716650
module module_0;
  generate
    reg id_1;
    assign id_1 = id_1;
    always_comb id_1 <= 1'b0;
    assign id_1 = 1;
  endgenerate
  assign module_1.id_1 = 0;
  wor id_2, id_3;
  uwire id_4 = id_2;
  assign id_4 = 1'b0;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1,
    input supply0 id_2#(.id_6(1)),
    output supply1 id_3,
    input supply1 id_4
);
  always id_6 = id_4;
  wire id_7;
  always @(1) id_7 = id_4;
  module_0 modCall_1 ();
endmodule
