Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Nov  7 11:21:43 2018
| Host         : pc-klas2-10.esat.kuleuven.be running 64-bit CentOS Linux release 7.5.1804 (Core)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file hweval_adder_timing_summary_routed.rpt -rpx hweval_adder_timing_summary_routed.rpx
| Design       : hweval_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.104        0.000                      0                 8275        0.010        0.000                      0                 8275        4.500        0.000                       0                  4149  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_gen  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_gen             0.104        0.000                      0                 8275        0.010        0.000                      0                 8275        4.500        0.000                       0                  4149  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_gen
  To Clock:  clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 dut/carry_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/a_reg[869]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.739ns  (logic 6.628ns (68.056%)  route 3.111ns (31.944%))
  Logic Levels:           46  (CARRY4=44 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        1.649     5.317    dut/clk_IBUF_BUFG
    SLICE_X33Y68         FDRE                                         r  dut/carry_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  dut/carry_reg_reg/Q
                         net (fo=1, routed)           1.848     7.621    dut/carry_reg
    SLICE_X32Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.745 r  dut/a[691]_i_6/O
                         net (fo=1, routed)           0.000     7.745    dut/a[691]_i_6_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.258 r  dut/a_reg[691]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.258    dut/a_reg[691]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.375 r  dut/a_reg[695]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.375    dut/a_reg[695]_i_2_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.492 r  dut/a_reg[699]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.492    dut/a_reg[699]_i_2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.609 r  dut/a_reg[703]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.618    dut/a_reg[703]_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.735 r  dut/a_reg[707]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.735    dut/a_reg[707]_i_2_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.852 r  dut/a_reg[711]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.852    dut/a_reg[711]_i_2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.969 r  dut/a_reg[715]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.969    dut/a_reg[715]_i_2_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.086 r  dut/a_reg[719]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.086    dut/a_reg[719]_i_2_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.203 r  dut/a_reg[723]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.203    dut/a_reg[723]_i_2_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.320 r  dut/a_reg[727]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.320    dut/a_reg[727]_i_2_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.437 r  dut/a_reg[731]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.437    dut/a_reg[731]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.554 r  dut/a_reg[735]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.554    dut/a_reg[735]_i_2_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.671 r  dut/a_reg[739]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.671    dut/a_reg[739]_i_2_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.788 r  dut/a_reg[743]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.788    dut/a_reg[743]_i_2_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.905 r  dut/a_reg[747]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.905    dut/a_reg[747]_i_2_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.022 r  dut/a_reg[751]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.022    dut/a_reg[751]_i_2_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  dut/a_reg[755]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.139    dut/a_reg[755]_i_2_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  dut/a_reg[759]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.256    dut/a_reg[759]_i_2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.373 r  dut/a_reg[763]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.373    dut/a_reg[763]_i_2_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.490 r  dut/a_reg[767]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.490    dut/a_reg[767]_i_2_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.607 r  dut/a_reg[771]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.607    dut/a_reg[771]_i_2_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.724 r  dut/a_reg[775]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.724    dut/a_reg[775]_i_2_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.841 r  dut/a_reg[779]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.841    dut/a_reg[779]_i_2_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.958 r  dut/a_reg[783]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.958    dut/a_reg[783]_i_2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.075 r  dut/a_reg[787]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.075    dut/a_reg[787]_i_2_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.192 r  dut/a_reg[791]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.192    dut/a_reg[791]_i_2_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.309 r  dut/a_reg[795]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.309    dut/a_reg[795]_i_2_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.426 r  dut/a_reg[799]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.426    dut/a_reg[799]_i_2_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.543 r  dut/a_reg[803]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.544    dut/a_reg[803]_i_2_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.661 r  dut/a_reg[807]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.661    dut/a_reg[807]_i_2_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.778 r  dut/a_reg[811]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.778    dut/a_reg[811]_i_2_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.895 r  dut/a_reg[815]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.895    dut/a_reg[815]_i_2_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.012 r  dut/a_reg[819]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.012    dut/a_reg[819]_i_2_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.129 r  dut/a_reg[823]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.129    dut/a_reg[823]_i_2_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.246 r  dut/a_reg[827]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.246    dut/a_reg[827]_i_2_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.363 r  dut/a_reg[831]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.363    dut/a_reg[831]_i_2_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.480 r  dut/a_reg[835]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.480    dut/a_reg[835]_i_2_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.597 r  dut/a_reg[839]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.597    dut/a_reg[839]_i_2_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.714 r  dut/a_reg[843]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.714    dut/a_reg[843]_i_2_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.831 r  dut/a_reg[847]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.831    dut/a_reg[847]_i_2_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.948 r  dut/a_reg[851]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.948    dut/a_reg[851]_i_2_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.065 r  dut/a_reg[855]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.065    dut/a_reg[855]_i_2_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.182 r  dut/a_reg[859]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.182    dut/a_reg[859]_i_2_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.436 r  dut/carry_reg_reg_i_3/CO[0]
                         net (fo=173, routed)         1.253    14.689    dut/p_0_in_0
    SLICE_X18Y64         LUT6 (Prop_lut6_I3_O)        0.367    15.056 r  dut/a[869]_i_1/O
                         net (fo=1, routed)           0.000    15.056    dut/a_mux[869]
    SLICE_X18Y64         FDRE                                         r  dut/a_reg[869]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        1.482    14.873    dut/clk_IBUF_BUFG
    SLICE_X18Y64         FDRE                                         r  dut/a_reg[869]/C
                         clock pessimism              0.291    15.164    
                         clock uncertainty           -0.035    15.129    
    SLICE_X18Y64         FDRE (Setup_fdre_C_D)        0.032    15.161    dut/a_reg[869]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -15.056    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 dut/carry_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/a_reg[908]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.736ns  (logic 6.628ns (68.078%)  route 3.108ns (31.922%))
  Logic Levels:           46  (CARRY4=44 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        1.649     5.317    dut/clk_IBUF_BUFG
    SLICE_X33Y68         FDRE                                         r  dut/carry_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  dut/carry_reg_reg/Q
                         net (fo=1, routed)           1.848     7.621    dut/carry_reg
    SLICE_X32Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.745 r  dut/a[691]_i_6/O
                         net (fo=1, routed)           0.000     7.745    dut/a[691]_i_6_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.258 r  dut/a_reg[691]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.258    dut/a_reg[691]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.375 r  dut/a_reg[695]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.375    dut/a_reg[695]_i_2_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.492 r  dut/a_reg[699]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.492    dut/a_reg[699]_i_2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.609 r  dut/a_reg[703]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.618    dut/a_reg[703]_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.735 r  dut/a_reg[707]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.735    dut/a_reg[707]_i_2_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.852 r  dut/a_reg[711]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.852    dut/a_reg[711]_i_2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.969 r  dut/a_reg[715]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.969    dut/a_reg[715]_i_2_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.086 r  dut/a_reg[719]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.086    dut/a_reg[719]_i_2_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.203 r  dut/a_reg[723]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.203    dut/a_reg[723]_i_2_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.320 r  dut/a_reg[727]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.320    dut/a_reg[727]_i_2_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.437 r  dut/a_reg[731]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.437    dut/a_reg[731]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.554 r  dut/a_reg[735]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.554    dut/a_reg[735]_i_2_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.671 r  dut/a_reg[739]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.671    dut/a_reg[739]_i_2_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.788 r  dut/a_reg[743]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.788    dut/a_reg[743]_i_2_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.905 r  dut/a_reg[747]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.905    dut/a_reg[747]_i_2_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.022 r  dut/a_reg[751]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.022    dut/a_reg[751]_i_2_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  dut/a_reg[755]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.139    dut/a_reg[755]_i_2_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  dut/a_reg[759]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.256    dut/a_reg[759]_i_2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.373 r  dut/a_reg[763]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.373    dut/a_reg[763]_i_2_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.490 r  dut/a_reg[767]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.490    dut/a_reg[767]_i_2_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.607 r  dut/a_reg[771]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.607    dut/a_reg[771]_i_2_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.724 r  dut/a_reg[775]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.724    dut/a_reg[775]_i_2_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.841 r  dut/a_reg[779]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.841    dut/a_reg[779]_i_2_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.958 r  dut/a_reg[783]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.958    dut/a_reg[783]_i_2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.075 r  dut/a_reg[787]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.075    dut/a_reg[787]_i_2_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.192 r  dut/a_reg[791]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.192    dut/a_reg[791]_i_2_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.309 r  dut/a_reg[795]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.309    dut/a_reg[795]_i_2_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.426 r  dut/a_reg[799]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.426    dut/a_reg[799]_i_2_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.543 r  dut/a_reg[803]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.544    dut/a_reg[803]_i_2_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.661 r  dut/a_reg[807]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.661    dut/a_reg[807]_i_2_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.778 r  dut/a_reg[811]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.778    dut/a_reg[811]_i_2_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.895 r  dut/a_reg[815]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.895    dut/a_reg[815]_i_2_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.012 r  dut/a_reg[819]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.012    dut/a_reg[819]_i_2_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.129 r  dut/a_reg[823]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.129    dut/a_reg[823]_i_2_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.246 r  dut/a_reg[827]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.246    dut/a_reg[827]_i_2_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.363 r  dut/a_reg[831]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.363    dut/a_reg[831]_i_2_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.480 r  dut/a_reg[835]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.480    dut/a_reg[835]_i_2_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.597 r  dut/a_reg[839]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.597    dut/a_reg[839]_i_2_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.714 r  dut/a_reg[843]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.714    dut/a_reg[843]_i_2_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.831 r  dut/a_reg[847]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.831    dut/a_reg[847]_i_2_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.948 r  dut/a_reg[851]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.948    dut/a_reg[851]_i_2_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.065 r  dut/a_reg[855]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.065    dut/a_reg[855]_i_2_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.182 r  dut/a_reg[859]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.182    dut/a_reg[859]_i_2_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.436 r  dut/carry_reg_reg_i_3/CO[0]
                         net (fo=173, routed)         1.250    14.686    dut/p_0_in_0
    SLICE_X18Y64         LUT6 (Prop_lut6_I3_O)        0.367    15.053 r  dut/a[908]_i_1/O
                         net (fo=1, routed)           0.000    15.053    dut/a_mux[908]
    SLICE_X18Y64         FDRE                                         r  dut/a_reg[908]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        1.482    14.873    dut/clk_IBUF_BUFG
    SLICE_X18Y64         FDRE                                         r  dut/a_reg[908]/C
                         clock pessimism              0.291    15.164    
                         clock uncertainty           -0.035    15.129    
    SLICE_X18Y64         FDRE (Setup_fdre_C_D)        0.031    15.160    dut/a_reg[908]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -15.053    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 dut/carry_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/a_reg[905]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.671ns  (logic 6.628ns (68.538%)  route 3.043ns (31.462%))
  Logic Levels:           46  (CARRY4=44 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        1.649     5.317    dut/clk_IBUF_BUFG
    SLICE_X33Y68         FDRE                                         r  dut/carry_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  dut/carry_reg_reg/Q
                         net (fo=1, routed)           1.848     7.621    dut/carry_reg
    SLICE_X32Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.745 r  dut/a[691]_i_6/O
                         net (fo=1, routed)           0.000     7.745    dut/a[691]_i_6_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.258 r  dut/a_reg[691]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.258    dut/a_reg[691]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.375 r  dut/a_reg[695]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.375    dut/a_reg[695]_i_2_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.492 r  dut/a_reg[699]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.492    dut/a_reg[699]_i_2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.609 r  dut/a_reg[703]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.618    dut/a_reg[703]_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.735 r  dut/a_reg[707]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.735    dut/a_reg[707]_i_2_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.852 r  dut/a_reg[711]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.852    dut/a_reg[711]_i_2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.969 r  dut/a_reg[715]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.969    dut/a_reg[715]_i_2_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.086 r  dut/a_reg[719]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.086    dut/a_reg[719]_i_2_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.203 r  dut/a_reg[723]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.203    dut/a_reg[723]_i_2_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.320 r  dut/a_reg[727]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.320    dut/a_reg[727]_i_2_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.437 r  dut/a_reg[731]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.437    dut/a_reg[731]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.554 r  dut/a_reg[735]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.554    dut/a_reg[735]_i_2_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.671 r  dut/a_reg[739]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.671    dut/a_reg[739]_i_2_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.788 r  dut/a_reg[743]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.788    dut/a_reg[743]_i_2_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.905 r  dut/a_reg[747]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.905    dut/a_reg[747]_i_2_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.022 r  dut/a_reg[751]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.022    dut/a_reg[751]_i_2_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  dut/a_reg[755]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.139    dut/a_reg[755]_i_2_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  dut/a_reg[759]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.256    dut/a_reg[759]_i_2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.373 r  dut/a_reg[763]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.373    dut/a_reg[763]_i_2_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.490 r  dut/a_reg[767]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.490    dut/a_reg[767]_i_2_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.607 r  dut/a_reg[771]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.607    dut/a_reg[771]_i_2_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.724 r  dut/a_reg[775]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.724    dut/a_reg[775]_i_2_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.841 r  dut/a_reg[779]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.841    dut/a_reg[779]_i_2_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.958 r  dut/a_reg[783]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.958    dut/a_reg[783]_i_2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.075 r  dut/a_reg[787]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.075    dut/a_reg[787]_i_2_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.192 r  dut/a_reg[791]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.192    dut/a_reg[791]_i_2_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.309 r  dut/a_reg[795]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.309    dut/a_reg[795]_i_2_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.426 r  dut/a_reg[799]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.426    dut/a_reg[799]_i_2_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.543 r  dut/a_reg[803]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.544    dut/a_reg[803]_i_2_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.661 r  dut/a_reg[807]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.661    dut/a_reg[807]_i_2_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.778 r  dut/a_reg[811]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.778    dut/a_reg[811]_i_2_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.895 r  dut/a_reg[815]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.895    dut/a_reg[815]_i_2_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.012 r  dut/a_reg[819]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.012    dut/a_reg[819]_i_2_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.129 r  dut/a_reg[823]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.129    dut/a_reg[823]_i_2_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.246 r  dut/a_reg[827]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.246    dut/a_reg[827]_i_2_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.363 r  dut/a_reg[831]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.363    dut/a_reg[831]_i_2_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.480 r  dut/a_reg[835]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.480    dut/a_reg[835]_i_2_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.597 r  dut/a_reg[839]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.597    dut/a_reg[839]_i_2_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.714 r  dut/a_reg[843]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.714    dut/a_reg[843]_i_2_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.831 r  dut/a_reg[847]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.831    dut/a_reg[847]_i_2_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.948 r  dut/a_reg[851]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.948    dut/a_reg[851]_i_2_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.065 r  dut/a_reg[855]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.065    dut/a_reg[855]_i_2_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.182 r  dut/a_reg[859]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.182    dut/a_reg[859]_i_2_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.436 r  dut/carry_reg_reg_i_3/CO[0]
                         net (fo=173, routed)         1.185    14.621    dut/p_0_in_0
    SLICE_X18Y64         LUT6 (Prop_lut6_I3_O)        0.367    14.988 r  dut/a[905]_i_1/O
                         net (fo=1, routed)           0.000    14.988    dut/a_mux[905]
    SLICE_X18Y64         FDRE                                         r  dut/a_reg[905]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        1.482    14.873    dut/clk_IBUF_BUFG
    SLICE_X18Y64         FDRE                                         r  dut/a_reg[905]/C
                         clock pessimism              0.291    15.164    
                         clock uncertainty           -0.035    15.129    
    SLICE_X18Y64         FDRE (Setup_fdre_C_D)        0.031    15.160    dut/a_reg[905]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -14.988    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 dut/carry_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/a_reg[867]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.633ns  (logic 6.628ns (68.808%)  route 3.005ns (31.192%))
  Logic Levels:           46  (CARRY4=44 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        1.649     5.317    dut/clk_IBUF_BUFG
    SLICE_X33Y68         FDRE                                         r  dut/carry_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  dut/carry_reg_reg/Q
                         net (fo=1, routed)           1.848     7.621    dut/carry_reg
    SLICE_X32Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.745 r  dut/a[691]_i_6/O
                         net (fo=1, routed)           0.000     7.745    dut/a[691]_i_6_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.258 r  dut/a_reg[691]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.258    dut/a_reg[691]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.375 r  dut/a_reg[695]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.375    dut/a_reg[695]_i_2_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.492 r  dut/a_reg[699]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.492    dut/a_reg[699]_i_2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.609 r  dut/a_reg[703]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.618    dut/a_reg[703]_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.735 r  dut/a_reg[707]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.735    dut/a_reg[707]_i_2_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.852 r  dut/a_reg[711]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.852    dut/a_reg[711]_i_2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.969 r  dut/a_reg[715]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.969    dut/a_reg[715]_i_2_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.086 r  dut/a_reg[719]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.086    dut/a_reg[719]_i_2_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.203 r  dut/a_reg[723]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.203    dut/a_reg[723]_i_2_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.320 r  dut/a_reg[727]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.320    dut/a_reg[727]_i_2_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.437 r  dut/a_reg[731]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.437    dut/a_reg[731]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.554 r  dut/a_reg[735]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.554    dut/a_reg[735]_i_2_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.671 r  dut/a_reg[739]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.671    dut/a_reg[739]_i_2_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.788 r  dut/a_reg[743]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.788    dut/a_reg[743]_i_2_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.905 r  dut/a_reg[747]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.905    dut/a_reg[747]_i_2_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.022 r  dut/a_reg[751]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.022    dut/a_reg[751]_i_2_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  dut/a_reg[755]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.139    dut/a_reg[755]_i_2_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  dut/a_reg[759]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.256    dut/a_reg[759]_i_2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.373 r  dut/a_reg[763]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.373    dut/a_reg[763]_i_2_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.490 r  dut/a_reg[767]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.490    dut/a_reg[767]_i_2_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.607 r  dut/a_reg[771]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.607    dut/a_reg[771]_i_2_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.724 r  dut/a_reg[775]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.724    dut/a_reg[775]_i_2_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.841 r  dut/a_reg[779]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.841    dut/a_reg[779]_i_2_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.958 r  dut/a_reg[783]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.958    dut/a_reg[783]_i_2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.075 r  dut/a_reg[787]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.075    dut/a_reg[787]_i_2_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.192 r  dut/a_reg[791]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.192    dut/a_reg[791]_i_2_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.309 r  dut/a_reg[795]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.309    dut/a_reg[795]_i_2_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.426 r  dut/a_reg[799]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.426    dut/a_reg[799]_i_2_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.543 r  dut/a_reg[803]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.544    dut/a_reg[803]_i_2_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.661 r  dut/a_reg[807]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.661    dut/a_reg[807]_i_2_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.778 r  dut/a_reg[811]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.778    dut/a_reg[811]_i_2_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.895 r  dut/a_reg[815]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.895    dut/a_reg[815]_i_2_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.012 r  dut/a_reg[819]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.012    dut/a_reg[819]_i_2_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.129 r  dut/a_reg[823]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.129    dut/a_reg[823]_i_2_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.246 r  dut/a_reg[827]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.246    dut/a_reg[827]_i_2_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.363 r  dut/a_reg[831]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.363    dut/a_reg[831]_i_2_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.480 r  dut/a_reg[835]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.480    dut/a_reg[835]_i_2_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.597 r  dut/a_reg[839]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.597    dut/a_reg[839]_i_2_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.714 r  dut/a_reg[843]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.714    dut/a_reg[843]_i_2_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.831 r  dut/a_reg[847]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.831    dut/a_reg[847]_i_2_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.948 r  dut/a_reg[851]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.948    dut/a_reg[851]_i_2_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.065 r  dut/a_reg[855]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.065    dut/a_reg[855]_i_2_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.182 r  dut/a_reg[859]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.182    dut/a_reg[859]_i_2_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.436 r  dut/carry_reg_reg_i_3/CO[0]
                         net (fo=173, routed)         1.147    14.583    dut/p_0_in_0
    SLICE_X21Y63         LUT6 (Prop_lut6_I3_O)        0.367    14.950 r  dut/a[867]_i_1/O
                         net (fo=1, routed)           0.000    14.950    dut/a_mux[867]
    SLICE_X21Y63         FDRE                                         r  dut/a_reg[867]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        1.481    14.872    dut/clk_IBUF_BUFG
    SLICE_X21Y63         FDRE                                         r  dut/a_reg[867]/C
                         clock pessimism              0.291    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X21Y63         FDRE (Setup_fdre_C_D)        0.031    15.159    dut/a_reg[867]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -14.950    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 dut/carry_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/a_reg[861]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.632ns  (logic 6.628ns (68.815%)  route 3.004ns (31.185%))
  Logic Levels:           46  (CARRY4=44 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        1.649     5.317    dut/clk_IBUF_BUFG
    SLICE_X33Y68         FDRE                                         r  dut/carry_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  dut/carry_reg_reg/Q
                         net (fo=1, routed)           1.848     7.621    dut/carry_reg
    SLICE_X32Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.745 r  dut/a[691]_i_6/O
                         net (fo=1, routed)           0.000     7.745    dut/a[691]_i_6_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.258 r  dut/a_reg[691]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.258    dut/a_reg[691]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.375 r  dut/a_reg[695]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.375    dut/a_reg[695]_i_2_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.492 r  dut/a_reg[699]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.492    dut/a_reg[699]_i_2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.609 r  dut/a_reg[703]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.618    dut/a_reg[703]_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.735 r  dut/a_reg[707]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.735    dut/a_reg[707]_i_2_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.852 r  dut/a_reg[711]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.852    dut/a_reg[711]_i_2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.969 r  dut/a_reg[715]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.969    dut/a_reg[715]_i_2_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.086 r  dut/a_reg[719]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.086    dut/a_reg[719]_i_2_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.203 r  dut/a_reg[723]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.203    dut/a_reg[723]_i_2_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.320 r  dut/a_reg[727]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.320    dut/a_reg[727]_i_2_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.437 r  dut/a_reg[731]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.437    dut/a_reg[731]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.554 r  dut/a_reg[735]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.554    dut/a_reg[735]_i_2_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.671 r  dut/a_reg[739]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.671    dut/a_reg[739]_i_2_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.788 r  dut/a_reg[743]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.788    dut/a_reg[743]_i_2_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.905 r  dut/a_reg[747]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.905    dut/a_reg[747]_i_2_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.022 r  dut/a_reg[751]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.022    dut/a_reg[751]_i_2_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  dut/a_reg[755]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.139    dut/a_reg[755]_i_2_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  dut/a_reg[759]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.256    dut/a_reg[759]_i_2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.373 r  dut/a_reg[763]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.373    dut/a_reg[763]_i_2_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.490 r  dut/a_reg[767]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.490    dut/a_reg[767]_i_2_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.607 r  dut/a_reg[771]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.607    dut/a_reg[771]_i_2_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.724 r  dut/a_reg[775]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.724    dut/a_reg[775]_i_2_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.841 r  dut/a_reg[779]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.841    dut/a_reg[779]_i_2_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.958 r  dut/a_reg[783]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.958    dut/a_reg[783]_i_2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.075 r  dut/a_reg[787]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.075    dut/a_reg[787]_i_2_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.192 r  dut/a_reg[791]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.192    dut/a_reg[791]_i_2_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.309 r  dut/a_reg[795]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.309    dut/a_reg[795]_i_2_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.426 r  dut/a_reg[799]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.426    dut/a_reg[799]_i_2_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.543 r  dut/a_reg[803]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.544    dut/a_reg[803]_i_2_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.661 r  dut/a_reg[807]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.661    dut/a_reg[807]_i_2_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.778 r  dut/a_reg[811]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.778    dut/a_reg[811]_i_2_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.895 r  dut/a_reg[815]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.895    dut/a_reg[815]_i_2_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.012 r  dut/a_reg[819]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.012    dut/a_reg[819]_i_2_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.129 r  dut/a_reg[823]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.129    dut/a_reg[823]_i_2_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.246 r  dut/a_reg[827]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.246    dut/a_reg[827]_i_2_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.363 r  dut/a_reg[831]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.363    dut/a_reg[831]_i_2_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.480 r  dut/a_reg[835]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.480    dut/a_reg[835]_i_2_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.597 r  dut/a_reg[839]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.597    dut/a_reg[839]_i_2_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.714 r  dut/a_reg[843]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.714    dut/a_reg[843]_i_2_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.831 r  dut/a_reg[847]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.831    dut/a_reg[847]_i_2_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.948 r  dut/a_reg[851]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.948    dut/a_reg[851]_i_2_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.065 r  dut/a_reg[855]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.065    dut/a_reg[855]_i_2_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.182 r  dut/a_reg[859]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.182    dut/a_reg[859]_i_2_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.436 r  dut/carry_reg_reg_i_3/CO[0]
                         net (fo=173, routed)         1.146    14.582    dut/p_0_in_0
    SLICE_X21Y63         LUT6 (Prop_lut6_I3_O)        0.367    14.949 r  dut/a[861]_i_1/O
                         net (fo=1, routed)           0.000    14.949    dut/a_mux[861]
    SLICE_X21Y63         FDRE                                         r  dut/a_reg[861]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        1.481    14.872    dut/clk_IBUF_BUFG
    SLICE_X21Y63         FDRE                                         r  dut/a_reg[861]/C
                         clock pessimism              0.291    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X21Y63         FDRE (Setup_fdre_C_D)        0.032    15.160    dut/a_reg[861]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -14.949    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 dut/a_reg[173]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/a_reg[1026]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.522ns  (logic 7.215ns (75.775%)  route 2.307ns (24.225%))
  Logic Levels:           44  (CARRY4=43 LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        1.750     5.418    dut/clk_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  dut/a_reg[173]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.874 r  dut/a_reg[173]/Q
                         net (fo=4, routed)           0.639     6.513    dut/Q[173]
    SLICE_X37Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.020 r  dut/a_reg[863]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.020    dut/a_reg[863]_i_2_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  dut/a_reg[867]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.134    dut/a_reg[867]_i_2_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  dut/a_reg[871]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.248    dut/a_reg[871]_i_2_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.362 r  dut/a_reg[875]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.362    dut/a_reg[875]_i_2_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.476 r  dut/a_reg[879]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.476    dut/a_reg[879]_i_2_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  dut/a_reg[883]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.590    dut/a_reg[883]_i_2_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.704 r  dut/a_reg[887]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.704    dut/a_reg[887]_i_2_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.818 r  dut/a_reg[891]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.818    dut/a_reg[891]_i_2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.932 r  dut/a_reg[895]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.932    dut/a_reg[895]_i_2_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.046 r  dut/a_reg[899]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.046    dut/a_reg[899]_i_2_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.160 r  dut/a_reg[903]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.160    dut/a_reg[903]_i_2_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.274 r  dut/a_reg[907]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.274    dut/a_reg[907]_i_2_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.388 r  dut/a_reg[911]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.389    dut/a_reg[911]_i_2_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.503 r  dut/a_reg[915]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.503    dut/a_reg[915]_i_2_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.617 r  dut/a_reg[919]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.617    dut/a_reg[919]_i_2_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.731 r  dut/a_reg[923]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.731    dut/a_reg[923]_i_2_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.845 r  dut/a_reg[927]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.845    dut/a_reg[927]_i_2_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.179 r  dut/a_reg[931]_i_2/O[1]
                         net (fo=2, routed)           0.671     9.849    dut_n_1098
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    10.684 r  a_reg[932]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.684    a_reg[932]_i_2_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.798 r  a_reg[936]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.798    a_reg[936]_i_2_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.912 r  a_reg[940]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.912    a_reg[940]_i_2_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.026 r  a_reg[944]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.026    a_reg[944]_i_2_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.140 r  a_reg[948]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.140    a_reg[948]_i_2_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.254 r  a_reg[952]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.254    a_reg[952]_i_2_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.368 r  a_reg[956]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.368    a_reg[956]_i_2_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.482 r  a_reg[960]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.482    a_reg[960]_i_2_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.596 r  a_reg[964]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.596    a_reg[964]_i_2_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.710 r  a_reg[968]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.710    a_reg[968]_i_2_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.824 r  a_reg[972]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.824    a_reg[972]_i_2_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.938 r  a_reg[976]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.938    a_reg[976]_i_2_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.052 r  a_reg[980]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.052    a_reg[980]_i_2_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.166 r  a_reg[984]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.166    a_reg[984]_i_2_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.280 r  a_reg[988]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.280    a_reg[988]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.394 r  a_reg[992]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.394    a_reg[992]_i_2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.508 r  a_reg[996]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.508    a_reg[996]_i_2_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.622 r  a_reg[1000]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.622    a_reg[1000]_i_2_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.736 r  a_reg[1004]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.736    a_reg[1004]_i_2_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.850 r  a_reg[1008]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.850    a_reg[1008]_i_2_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.964 r  a_reg[1012]_i_2/CO[3]
                         net (fo=1, routed)           0.009    12.973    a_reg[1012]_i_2_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.087 r  a_reg[1016]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.087    a_reg[1016]_i_2_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.201 r  a_reg[1020]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.201    a_reg[1020]_i_2_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.315 r  a_reg[1024]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.315    a_reg[1024]_i_2_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.649 r  a_reg[1028]_i_2/O[1]
                         net (fo=1, routed)           0.988    14.637    dut/a_reg[343]_0[1]
    SLICE_X32Y67         LUT6 (Prop_lut6_I2_O)        0.303    14.940 r  dut/a[1026]_i_1/O
                         net (fo=1, routed)           0.000    14.940    dut/a_mux[1026]
    SLICE_X32Y67         FDRE                                         r  dut/a_reg[1026]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        1.479    14.870    dut/clk_IBUF_BUFG
    SLICE_X32Y67         FDRE                                         r  dut/a_reg[1026]/C
                         clock pessimism              0.277    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X32Y67         FDRE (Setup_fdre_C_D)        0.079    15.191    dut/a_reg[1026]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -14.940    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 dut/a_reg[173]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/carry_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.470ns  (logic 7.311ns (77.199%)  route 2.159ns (22.801%))
  Logic Levels:           45  (CARRY4=44 LUT5=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        1.750     5.418    dut/clk_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  dut/a_reg[173]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.874 r  dut/a_reg[173]/Q
                         net (fo=4, routed)           0.639     6.513    dut/Q[173]
    SLICE_X37Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.020 r  dut/a_reg[863]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.020    dut/a_reg[863]_i_2_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  dut/a_reg[867]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.134    dut/a_reg[867]_i_2_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  dut/a_reg[871]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.248    dut/a_reg[871]_i_2_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.362 r  dut/a_reg[875]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.362    dut/a_reg[875]_i_2_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.476 r  dut/a_reg[879]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.476    dut/a_reg[879]_i_2_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  dut/a_reg[883]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.590    dut/a_reg[883]_i_2_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.704 r  dut/a_reg[887]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.704    dut/a_reg[887]_i_2_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.818 r  dut/a_reg[891]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.818    dut/a_reg[891]_i_2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.932 r  dut/a_reg[895]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.932    dut/a_reg[895]_i_2_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.046 r  dut/a_reg[899]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.046    dut/a_reg[899]_i_2_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.160 r  dut/a_reg[903]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.160    dut/a_reg[903]_i_2_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.274 r  dut/a_reg[907]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.274    dut/a_reg[907]_i_2_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.388 r  dut/a_reg[911]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.389    dut/a_reg[911]_i_2_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.503 r  dut/a_reg[915]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.503    dut/a_reg[915]_i_2_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.617 r  dut/a_reg[919]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.617    dut/a_reg[919]_i_2_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.731 r  dut/a_reg[923]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.731    dut/a_reg[923]_i_2_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.845 r  dut/a_reg[927]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.845    dut/a_reg[927]_i_2_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.179 r  dut/a_reg[931]_i_2/O[1]
                         net (fo=2, routed)           0.671     9.849    dut_n_1098
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    10.684 r  a_reg[932]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.684    a_reg[932]_i_2_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.798 r  a_reg[936]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.798    a_reg[936]_i_2_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.912 r  a_reg[940]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.912    a_reg[940]_i_2_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.026 r  a_reg[944]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.026    a_reg[944]_i_2_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.140 r  a_reg[948]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.140    a_reg[948]_i_2_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.254 r  a_reg[952]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.254    a_reg[952]_i_2_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.368 r  a_reg[956]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.368    a_reg[956]_i_2_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.482 r  a_reg[960]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.482    a_reg[960]_i_2_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.596 r  a_reg[964]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.596    a_reg[964]_i_2_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.710 r  a_reg[968]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.710    a_reg[968]_i_2_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.824 r  a_reg[972]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.824    a_reg[972]_i_2_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.938 r  a_reg[976]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.938    a_reg[976]_i_2_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.052 r  a_reg[980]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.052    a_reg[980]_i_2_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.166 r  a_reg[984]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.166    a_reg[984]_i_2_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.280 r  a_reg[988]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.280    a_reg[988]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.394 r  a_reg[992]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.394    a_reg[992]_i_2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.508 r  a_reg[996]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.508    a_reg[996]_i_2_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.622 r  a_reg[1000]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.622    a_reg[1000]_i_2_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.736 r  a_reg[1004]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.736    a_reg[1004]_i_2_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.850 r  a_reg[1008]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.850    a_reg[1008]_i_2_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.964 r  a_reg[1012]_i_2/CO[3]
                         net (fo=1, routed)           0.009    12.973    a_reg[1012]_i_2_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.087 r  a_reg[1016]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.087    a_reg[1016]_i_2_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.201 r  a_reg[1020]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.201    a_reg[1020]_i_2_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.315 r  a_reg[1024]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.315    a_reg[1024]_i_2_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.429 r  a_reg[1028]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.429    a_reg[1028]_i_2_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.742 r  carry_reg_reg_i_2/O[3]
                         net (fo=1, routed)           0.840    14.583    dut/a_reg[343]_1[3]
    SLICE_X33Y68         LUT5 (Prop_lut5_I2_O)        0.306    14.889 r  dut/carry_reg_i_1/O
                         net (fo=1, routed)           0.000    14.889    dut/carry_mux
    SLICE_X33Y68         FDRE                                         r  dut/carry_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        1.477    14.868    dut/clk_IBUF_BUFG
    SLICE_X33Y68         FDRE                                         r  dut/carry_reg_reg/C
                         clock pessimism              0.277    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X33Y68         FDRE (Setup_fdre_C_D)        0.031    15.141    dut/carry_reg_reg
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -14.889    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 dut/carry_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/a_reg[876]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.746ns  (logic 6.628ns (68.008%)  route 3.118ns (31.993%))
  Logic Levels:           46  (CARRY4=44 LUT2=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        1.649     5.317    dut/clk_IBUF_BUFG
    SLICE_X33Y68         FDRE                                         r  dut/carry_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  dut/carry_reg_reg/Q
                         net (fo=1, routed)           1.848     7.621    dut/carry_reg
    SLICE_X32Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.745 r  dut/a[691]_i_6/O
                         net (fo=1, routed)           0.000     7.745    dut/a[691]_i_6_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.258 r  dut/a_reg[691]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.258    dut/a_reg[691]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.375 r  dut/a_reg[695]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.375    dut/a_reg[695]_i_2_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.492 r  dut/a_reg[699]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.492    dut/a_reg[699]_i_2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.609 r  dut/a_reg[703]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.618    dut/a_reg[703]_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.735 r  dut/a_reg[707]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.735    dut/a_reg[707]_i_2_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.852 r  dut/a_reg[711]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.852    dut/a_reg[711]_i_2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.969 r  dut/a_reg[715]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.969    dut/a_reg[715]_i_2_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.086 r  dut/a_reg[719]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.086    dut/a_reg[719]_i_2_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.203 r  dut/a_reg[723]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.203    dut/a_reg[723]_i_2_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.320 r  dut/a_reg[727]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.320    dut/a_reg[727]_i_2_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.437 r  dut/a_reg[731]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.437    dut/a_reg[731]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.554 r  dut/a_reg[735]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.554    dut/a_reg[735]_i_2_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.671 r  dut/a_reg[739]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.671    dut/a_reg[739]_i_2_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.788 r  dut/a_reg[743]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.788    dut/a_reg[743]_i_2_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.905 r  dut/a_reg[747]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.905    dut/a_reg[747]_i_2_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.022 r  dut/a_reg[751]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.022    dut/a_reg[751]_i_2_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  dut/a_reg[755]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.139    dut/a_reg[755]_i_2_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  dut/a_reg[759]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.256    dut/a_reg[759]_i_2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.373 r  dut/a_reg[763]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.373    dut/a_reg[763]_i_2_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.490 r  dut/a_reg[767]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.490    dut/a_reg[767]_i_2_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.607 r  dut/a_reg[771]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.607    dut/a_reg[771]_i_2_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.724 r  dut/a_reg[775]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.724    dut/a_reg[775]_i_2_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.841 r  dut/a_reg[779]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.841    dut/a_reg[779]_i_2_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.958 r  dut/a_reg[783]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.958    dut/a_reg[783]_i_2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.075 r  dut/a_reg[787]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.075    dut/a_reg[787]_i_2_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.192 r  dut/a_reg[791]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.192    dut/a_reg[791]_i_2_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.309 r  dut/a_reg[795]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.309    dut/a_reg[795]_i_2_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.426 r  dut/a_reg[799]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.426    dut/a_reg[799]_i_2_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.543 r  dut/a_reg[803]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.544    dut/a_reg[803]_i_2_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.661 r  dut/a_reg[807]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.661    dut/a_reg[807]_i_2_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.778 r  dut/a_reg[811]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.778    dut/a_reg[811]_i_2_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.895 r  dut/a_reg[815]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.895    dut/a_reg[815]_i_2_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.012 r  dut/a_reg[819]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.012    dut/a_reg[819]_i_2_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.129 r  dut/a_reg[823]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.129    dut/a_reg[823]_i_2_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.246 r  dut/a_reg[827]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.246    dut/a_reg[827]_i_2_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.363 r  dut/a_reg[831]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.363    dut/a_reg[831]_i_2_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.480 r  dut/a_reg[835]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.480    dut/a_reg[835]_i_2_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.597 r  dut/a_reg[839]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.597    dut/a_reg[839]_i_2_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.714 r  dut/a_reg[843]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.714    dut/a_reg[843]_i_2_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.831 r  dut/a_reg[847]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.831    dut/a_reg[847]_i_2_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.948 r  dut/a_reg[851]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.948    dut/a_reg[851]_i_2_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.065 r  dut/a_reg[855]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.065    dut/a_reg[855]_i_2_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.182 r  dut/a_reg[859]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.182    dut/a_reg[859]_i_2_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.436 r  dut/carry_reg_reg_i_3/CO[0]
                         net (fo=173, routed)         1.260    14.696    dut/p_0_in_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I3_O)        0.367    15.063 r  dut/a[876]_i_1/O
                         net (fo=1, routed)           0.000    15.063    dut/a_mux[876]
    SLICE_X39Y55         FDRE                                         r  dut/a_reg[876]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        1.562    14.953    dut/clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  dut/a_reg[876]/C
                         clock pessimism              0.391    15.344    
                         clock uncertainty           -0.035    15.309    
    SLICE_X39Y55         FDRE (Setup_fdre_C_D)        0.029    15.338    dut/a_reg[876]
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                         -15.063    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 dut/a_reg[173]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/a_reg[1030]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.485ns  (logic 7.329ns (77.272%)  route 2.156ns (22.728%))
  Logic Levels:           45  (CARRY4=44 LUT5=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns = ( 14.864 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        1.750     5.418    dut/clk_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  dut/a_reg[173]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.874 r  dut/a_reg[173]/Q
                         net (fo=4, routed)           0.639     6.513    dut/Q[173]
    SLICE_X37Y37         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.020 r  dut/a_reg[863]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.020    dut/a_reg[863]_i_2_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.134 r  dut/a_reg[867]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.134    dut/a_reg[867]_i_2_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.248 r  dut/a_reg[871]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.248    dut/a_reg[871]_i_2_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.362 r  dut/a_reg[875]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.362    dut/a_reg[875]_i_2_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.476 r  dut/a_reg[879]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.476    dut/a_reg[879]_i_2_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.590 r  dut/a_reg[883]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.590    dut/a_reg[883]_i_2_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.704 r  dut/a_reg[887]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.704    dut/a_reg[887]_i_2_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.818 r  dut/a_reg[891]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.818    dut/a_reg[891]_i_2_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.932 r  dut/a_reg[895]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.932    dut/a_reg[895]_i_2_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.046 r  dut/a_reg[899]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.046    dut/a_reg[899]_i_2_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.160 r  dut/a_reg[903]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.160    dut/a_reg[903]_i_2_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.274 r  dut/a_reg[907]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.274    dut/a_reg[907]_i_2_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.388 r  dut/a_reg[911]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.389    dut/a_reg[911]_i_2_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.503 r  dut/a_reg[915]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.503    dut/a_reg[915]_i_2_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.617 r  dut/a_reg[919]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.617    dut/a_reg[919]_i_2_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.731 r  dut/a_reg[923]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.731    dut/a_reg[923]_i_2_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.845 r  dut/a_reg[927]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.845    dut/a_reg[927]_i_2_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.179 r  dut/a_reg[931]_i_2/O[1]
                         net (fo=2, routed)           0.671     9.849    dut_n_1098
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    10.684 r  a_reg[932]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.684    a_reg[932]_i_2_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.798 r  a_reg[936]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.798    a_reg[936]_i_2_n_0
    SLICE_X36Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.912 r  a_reg[940]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.912    a_reg[940]_i_2_n_0
    SLICE_X36Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.026 r  a_reg[944]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.026    a_reg[944]_i_2_n_0
    SLICE_X36Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.140 r  a_reg[948]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.140    a_reg[948]_i_2_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.254 r  a_reg[952]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.254    a_reg[952]_i_2_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.368 r  a_reg[956]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.368    a_reg[956]_i_2_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.482 r  a_reg[960]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.482    a_reg[960]_i_2_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.596 r  a_reg[964]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.596    a_reg[964]_i_2_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.710 r  a_reg[968]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.710    a_reg[968]_i_2_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.824 r  a_reg[972]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.824    a_reg[972]_i_2_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.938 r  a_reg[976]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.938    a_reg[976]_i_2_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.052 r  a_reg[980]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.052    a_reg[980]_i_2_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.166 r  a_reg[984]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.166    a_reg[984]_i_2_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.280 r  a_reg[988]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.280    a_reg[988]_i_2_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.394 r  a_reg[992]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.394    a_reg[992]_i_2_n_0
    SLICE_X36Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.508 r  a_reg[996]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.508    a_reg[996]_i_2_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.622 r  a_reg[1000]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.622    a_reg[1000]_i_2_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.736 r  a_reg[1004]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.736    a_reg[1004]_i_2_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.850 r  a_reg[1008]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.850    a_reg[1008]_i_2_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.964 r  a_reg[1012]_i_2/CO[3]
                         net (fo=1, routed)           0.009    12.973    a_reg[1012]_i_2_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.087 r  a_reg[1016]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.087    a_reg[1016]_i_2_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.201 r  a_reg[1020]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.201    a_reg[1020]_i_2_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.315 r  a_reg[1024]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.315    a_reg[1024]_i_2_n_0
    SLICE_X36Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.429 r  a_reg[1028]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.429    a_reg[1028]_i_2_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.763 r  carry_reg_reg_i_2/O[1]
                         net (fo=1, routed)           0.837    14.600    dut/a_reg[343]_1[1]
    SLICE_X32Y77         LUT5 (Prop_lut5_I4_O)        0.303    14.903 r  dut/a[1030]_i_1/O
                         net (fo=1, routed)           0.000    14.903    dut/a_mux[1030]
    SLICE_X32Y77         FDRE                                         r  dut/a_reg[1030]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        1.473    14.864    dut/clk_IBUF_BUFG
    SLICE_X32Y77         FDRE                                         r  dut/a_reg[1030]/C
                         clock pessimism              0.277    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X32Y77         FDRE (Setup_fdre_C_D)        0.079    15.185    dut/a_reg[1030]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -14.903    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 dut/carry_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/a_reg[1022]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_gen rise@10.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        9.775ns  (logic 6.628ns (67.806%)  route 3.147ns (32.194%))
  Logic Levels:           46  (CARRY4=44 LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        1.649     5.317    dut/clk_IBUF_BUFG
    SLICE_X33Y68         FDRE                                         r  dut/carry_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.456     5.773 r  dut/carry_reg_reg/Q
                         net (fo=1, routed)           1.848     7.621    dut/carry_reg
    SLICE_X32Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.745 r  dut/a[691]_i_6/O
                         net (fo=1, routed)           0.000     7.745    dut/a[691]_i_6_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.258 r  dut/a_reg[691]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.258    dut/a_reg[691]_i_2_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.375 r  dut/a_reg[695]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.375    dut/a_reg[695]_i_2_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.492 r  dut/a_reg[699]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.492    dut/a_reg[699]_i_2_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.609 r  dut/a_reg[703]_i_2/CO[3]
                         net (fo=1, routed)           0.009     8.618    dut/a_reg[703]_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.735 r  dut/a_reg[707]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.735    dut/a_reg[707]_i_2_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.852 r  dut/a_reg[711]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.852    dut/a_reg[711]_i_2_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.969 r  dut/a_reg[715]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.969    dut/a_reg[715]_i_2_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.086 r  dut/a_reg[719]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.086    dut/a_reg[719]_i_2_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.203 r  dut/a_reg[723]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.203    dut/a_reg[723]_i_2_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.320 r  dut/a_reg[727]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.320    dut/a_reg[727]_i_2_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.437 r  dut/a_reg[731]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.437    dut/a_reg[731]_i_2_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.554 r  dut/a_reg[735]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.554    dut/a_reg[735]_i_2_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.671 r  dut/a_reg[739]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.671    dut/a_reg[739]_i_2_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.788 r  dut/a_reg[743]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.788    dut/a_reg[743]_i_2_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.905 r  dut/a_reg[747]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.905    dut/a_reg[747]_i_2_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.022 r  dut/a_reg[751]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.022    dut/a_reg[751]_i_2_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.139 r  dut/a_reg[755]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.139    dut/a_reg[755]_i_2_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.256 r  dut/a_reg[759]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.256    dut/a_reg[759]_i_2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.373 r  dut/a_reg[763]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.373    dut/a_reg[763]_i_2_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.490 r  dut/a_reg[767]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.490    dut/a_reg[767]_i_2_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.607 r  dut/a_reg[771]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.607    dut/a_reg[771]_i_2_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.724 r  dut/a_reg[775]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.724    dut/a_reg[775]_i_2_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.841 r  dut/a_reg[779]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.841    dut/a_reg[779]_i_2_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.958 r  dut/a_reg[783]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.958    dut/a_reg[783]_i_2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.075 r  dut/a_reg[787]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.075    dut/a_reg[787]_i_2_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.192 r  dut/a_reg[791]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.192    dut/a_reg[791]_i_2_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.309 r  dut/a_reg[795]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.309    dut/a_reg[795]_i_2_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.426 r  dut/a_reg[799]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.426    dut/a_reg[799]_i_2_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.543 r  dut/a_reg[803]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.544    dut/a_reg[803]_i_2_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.661 r  dut/a_reg[807]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.661    dut/a_reg[807]_i_2_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.778 r  dut/a_reg[811]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.778    dut/a_reg[811]_i_2_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.895 r  dut/a_reg[815]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.895    dut/a_reg[815]_i_2_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.012 r  dut/a_reg[819]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.012    dut/a_reg[819]_i_2_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.129 r  dut/a_reg[823]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.129    dut/a_reg[823]_i_2_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.246 r  dut/a_reg[827]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.246    dut/a_reg[827]_i_2_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.363 r  dut/a_reg[831]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.363    dut/a_reg[831]_i_2_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.480 r  dut/a_reg[835]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.480    dut/a_reg[835]_i_2_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.597 r  dut/a_reg[839]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.597    dut/a_reg[839]_i_2_n_0
    SLICE_X32Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.714 r  dut/a_reg[843]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.714    dut/a_reg[843]_i_2_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.831 r  dut/a_reg[847]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.831    dut/a_reg[847]_i_2_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.948 r  dut/a_reg[851]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.948    dut/a_reg[851]_i_2_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.065 r  dut/a_reg[855]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.065    dut/a_reg[855]_i_2_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.182 r  dut/a_reg[859]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.182    dut/a_reg[859]_i_2_n_0
    SLICE_X32Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.436 r  dut/carry_reg_reg_i_3/CO[0]
                         net (fo=173, routed)         1.289    14.725    dut/p_0_in_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I3_O)        0.367    15.092 r  dut/a[1022]_i_1/O
                         net (fo=1, routed)           0.000    15.092    dut/a_mux[1022]
    SLICE_X38Y77         FDRE                                         r  dut/a_reg[1022]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)   10.000    10.000 r  
    L16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        1.548    14.939    dut/clk_IBUF_BUFG
    SLICE_X38Y77         FDRE                                         r  dut/a_reg[1022]/C
                         clock pessimism              0.391    15.330    
                         clock uncertainty           -0.035    15.295    
    SLICE_X38Y77         FDRE (Setup_fdre_C_D)        0.081    15.376    dut/a_reg[1022]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                         -15.092    
  -------------------------------------------------------------------
                         slack                                  0.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 in_a_reg[389]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/a_reg[389]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.841%)  route 0.180ns (49.159%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        0.557     1.469    clk_IBUF_BUFG
    SLICE_X23Y33         FDRE                                         r  in_a_reg[389]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  in_a_reg[389]/Q
                         net (fo=1, routed)           0.180     1.790    dut/in_a[389]
    SLICE_X21Y34         LUT4 (Prop_lut4_I3_O)        0.045     1.835 r  dut/a[389]_i_1/O
                         net (fo=1, routed)           0.000     1.835    dut/a_mux[389]
    SLICE_X21Y34         FDRE                                         r  dut/a_reg[389]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        0.826     1.985    dut/clk_IBUF_BUFG
    SLICE_X21Y34         FDRE                                         r  dut/a_reg[389]/C
                         clock pessimism             -0.252     1.733    
    SLICE_X21Y34         FDRE (Hold_fdre_C_D)         0.091     1.824    dut/a_reg[389]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 in_b_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/b_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.227ns (58.277%)  route 0.163ns (41.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        0.566     1.478    clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  in_b_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.128     1.606 r  in_b_reg[112]/Q
                         net (fo=2, routed)           0.163     1.768    dut/in_b2_out[112]
    SLICE_X29Y50         LUT5 (Prop_lut5_I4_O)        0.099     1.867 r  dut/b[112]_i_1/O
                         net (fo=1, routed)           0.000     1.867    dut/b_mux[112]
    SLICE_X29Y50         FDRE                                         r  dut/b_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        0.829     1.988    dut/clk_IBUF_BUFG
    SLICE_X29Y50         FDRE                                         r  dut/b_reg[112]/C
                         clock pessimism             -0.247     1.741    
    SLICE_X29Y50         FDRE (Hold_fdre_C_D)         0.092     1.833    dut/b_reg[112]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 in_b_reg[562]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/b_reg[562]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.246ns (55.377%)  route 0.198ns (44.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        0.589     1.501    clk_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  in_b_reg[562]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.148     1.649 r  in_b_reg[562]/Q
                         net (fo=2, routed)           0.198     1.847    dut/in_b2_out[562]
    SLICE_X42Y49         LUT5 (Prop_lut5_I4_O)        0.098     1.945 r  dut/b[562]_i_1/O
                         net (fo=1, routed)           0.000     1.945    dut/b_mux[562]
    SLICE_X42Y49         FDRE                                         r  dut/b_reg[562]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        0.864     2.023    dut/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  dut/b_reg[562]/C
                         clock pessimism             -0.247     1.776    
    SLICE_X42Y49         FDRE (Hold_fdre_C_D)         0.121     1.897    dut/b_reg[562]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 in_b_reg[560]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/b_reg[560]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.674%)  route 0.212ns (50.326%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        0.560     1.472    clk_IBUF_BUFG
    SLICE_X32Y50         FDRE                                         r  in_b_reg[560]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  in_b_reg[560]/Q
                         net (fo=2, routed)           0.212     1.848    dut/in_b2_out[560]
    SLICE_X33Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.893 r  dut/b[560]_i_1/O
                         net (fo=1, routed)           0.000     1.893    dut/b_mux[560]
    SLICE_X33Y49         FDRE                                         r  dut/b_reg[560]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        0.834     1.993    dut/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  dut/b_reg[560]/C
                         clock pessimism             -0.247     1.746    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.092     1.838    dut/b_reg[560]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 in_a_reg[463]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/a_reg[463]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.536%)  route 0.232ns (55.464%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        0.563     1.475    clk_IBUF_BUFG
    SLICE_X23Y49         FDRE                                         r  in_a_reg[463]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  in_a_reg[463]/Q
                         net (fo=1, routed)           0.232     1.847    dut/in_a[463]
    SLICE_X23Y50         LUT4 (Prop_lut4_I3_O)        0.045     1.892 r  dut/a[463]_i_1/O
                         net (fo=1, routed)           0.000     1.892    dut/a_mux[463]
    SLICE_X23Y50         FDRE                                         r  dut/a_reg[463]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        0.826     1.985    dut/clk_IBUF_BUFG
    SLICE_X23Y50         FDRE                                         r  dut/a_reg[463]/C
                         clock pessimism             -0.247     1.738    
    SLICE_X23Y50         FDRE (Hold_fdre_C_D)         0.092     1.830    dut/a_reg[463]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 dut/a_reg[876]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in_b_reg[876]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.510%)  route 0.280ns (66.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        0.586     1.498    dut/clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  dut/a_reg[876]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  dut/a_reg[876]/Q
                         net (fo=3, routed)           0.280     1.919    result[876]
    SLICE_X41Y44         FDRE                                         r  in_b_reg[876]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        0.863     2.022    clk_IBUF_BUFG
    SLICE_X41Y44         FDRE                                         r  in_b_reg[876]/C
                         clock pessimism             -0.247     1.775    
    SLICE_X41Y44         FDRE (Hold_fdre_C_D)         0.078     1.853    in_b_reg[876]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 dut/b_reg[803]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/b_reg[459]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.186%)  route 0.254ns (54.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        0.560     1.472    dut/clk_IBUF_BUFG
    SLICE_X28Y50         FDRE                                         r  dut/b_reg[803]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  dut/b_reg[803]/Q
                         net (fo=1, routed)           0.254     1.889    dut/b_reg_n_0_[803]
    SLICE_X28Y49         LUT5 (Prop_lut5_I2_O)        0.045     1.934 r  dut/b[459]_i_1/O
                         net (fo=1, routed)           0.000     1.934    dut/b_mux[459]
    SLICE_X28Y49         FDRE                                         r  dut/b_reg[459]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        0.834     1.993    dut/clk_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  dut/b_reg[459]/C
                         clock pessimism             -0.247     1.746    
    SLICE_X28Y49         FDRE (Hold_fdre_C_D)         0.121     1.867    dut/b_reg[459]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 in_b_reg[780]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/b_reg[780]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.187ns (42.283%)  route 0.255ns (57.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        0.562     1.474    clk_IBUF_BUFG
    SLICE_X21Y43         FDRE                                         r  in_b_reg[780]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  in_b_reg[780]/Q
                         net (fo=2, routed)           0.255     1.870    dut/in_b2_out[780]
    SLICE_X22Y42         LUT4 (Prop_lut4_I2_O)        0.046     1.916 r  dut/b[780]_i_1/O
                         net (fo=1, routed)           0.000     1.916    dut/b_mux[780]
    SLICE_X22Y42         FDRE                                         r  dut/b_reg[780]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        0.829     1.988    dut/clk_IBUF_BUFG
    SLICE_X22Y42         FDRE                                         r  dut/b_reg[780]/C
                         clock pessimism             -0.252     1.736    
    SLICE_X22Y42         FDRE (Hold_fdre_C_D)         0.107     1.843    dut/b_reg[780]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 dut/b_reg[794]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/b_reg[450]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.047%)  route 0.256ns (57.953%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        0.556     1.468    dut/clk_IBUF_BUFG
    SLICE_X22Y53         FDRE                                         r  dut/b_reg[794]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y53         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  dut/b_reg[794]/Q
                         net (fo=1, routed)           0.256     1.865    dut/b_reg_n_0_[794]
    SLICE_X22Y47         LUT5 (Prop_lut5_I2_O)        0.045     1.910 r  dut/b[450]_i_1/O
                         net (fo=1, routed)           0.000     1.910    dut/b_mux[450]
    SLICE_X22Y47         FDRE                                         r  dut/b_reg[450]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        0.831     1.990    dut/clk_IBUF_BUFG
    SLICE_X22Y47         FDRE                                         r  dut/b_reg[450]/C
                         clock pessimism             -0.247     1.743    
    SLICE_X22Y47         FDRE (Hold_fdre_C_D)         0.092     1.835    dut/b_reg[450]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 in_a_reg[569]/C
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dut/a_reg[569]/D
                            (rising edge-triggered cell FDRE clocked by clk_gen  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gen rise@0.000ns - clk_gen rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.169%)  route 0.254ns (54.831%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        0.566     1.478    clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  in_a_reg[569]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  in_a_reg[569]/Q
                         net (fo=1, routed)           0.254     1.895    dut/in_a[569]
    SLICE_X30Y50         LUT4 (Prop_lut4_I3_O)        0.045     1.940 r  dut/a[569]_i_1/O
                         net (fo=1, routed)           0.000     1.940    dut/a_mux[569]
    SLICE_X30Y50         FDRE                                         r  dut/a_reg[569]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gen rise edge)    0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=4148, routed)        0.829     1.988    dut/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  dut/a_reg[569]/C
                         clock pessimism             -0.247     1.741    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.121     1.862    dut/a_reg[569]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y52    dut/a_reg[224]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y50    dut/a_reg[225]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y51    dut/a_reg[226]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y51    dut/a_reg[227]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y51    dut/a_reg[228]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y51    dut/a_reg[229]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y26    dut/a_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y53    dut/a_reg[230]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y51    dut/a_reg[231]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y67    dut/a_reg[625]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y67    in_b_reg[635]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y67    dut/a_reg[635]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y66    dut/a_reg[979]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y67    in_b_reg[285]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y66    in_b_reg[286]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y67    in_b_reg[291]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y67    dut/a_reg[281]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y66    dut/a_reg[287]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y67    dut/a_reg[291]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y50    dut/a_reg[225]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y51    dut/a_reg[226]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y51    dut/a_reg[227]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y51    dut/a_reg[228]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y51    dut/a_reg[229]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y26    dut/a_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y53    dut/a_reg[230]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y51    dut/a_reg[231]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y53    dut/a_reg[232]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y52    dut/a_reg[233]/C



