#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000207f6d6ed20 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000207f6de75e0_0 .net "PC", 31 0, v00000207f6daba70_0;  1 drivers
v00000207f6de7220_0 .var "clk", 0 0;
v00000207f6de7680_0 .net "clkout", 0 0, L_00000207f6de9320;  1 drivers
v00000207f6de86c0_0 .net "cycles_consumed", 31 0, v00000207f6de8620_0;  1 drivers
v00000207f6de7860_0 .var "rst", 0 0;
S_00000207f6d15c20 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000207f6d6ed20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000207f6d85010 .param/l "RType" 0 4 2, C4<000000>;
P_00000207f6d85048 .param/l "add" 0 4 5, C4<100000>;
P_00000207f6d85080 .param/l "addi" 0 4 8, C4<001000>;
P_00000207f6d850b8 .param/l "addu" 0 4 5, C4<100001>;
P_00000207f6d850f0 .param/l "and_" 0 4 5, C4<100100>;
P_00000207f6d85128 .param/l "andi" 0 4 8, C4<001100>;
P_00000207f6d85160 .param/l "beq" 0 4 10, C4<000100>;
P_00000207f6d85198 .param/l "bne" 0 4 10, C4<000101>;
P_00000207f6d851d0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000207f6d85208 .param/l "j" 0 4 12, C4<000010>;
P_00000207f6d85240 .param/l "jal" 0 4 12, C4<000011>;
P_00000207f6d85278 .param/l "jr" 0 4 6, C4<001000>;
P_00000207f6d852b0 .param/l "lw" 0 4 8, C4<100011>;
P_00000207f6d852e8 .param/l "nor_" 0 4 5, C4<100111>;
P_00000207f6d85320 .param/l "or_" 0 4 5, C4<100101>;
P_00000207f6d85358 .param/l "ori" 0 4 8, C4<001101>;
P_00000207f6d85390 .param/l "sgt" 0 4 6, C4<101011>;
P_00000207f6d853c8 .param/l "sll" 0 4 6, C4<000000>;
P_00000207f6d85400 .param/l "slt" 0 4 5, C4<101010>;
P_00000207f6d85438 .param/l "slti" 0 4 8, C4<101010>;
P_00000207f6d85470 .param/l "srl" 0 4 6, C4<000010>;
P_00000207f6d854a8 .param/l "sub" 0 4 5, C4<100010>;
P_00000207f6d854e0 .param/l "subu" 0 4 5, C4<100011>;
P_00000207f6d85518 .param/l "sw" 0 4 8, C4<101011>;
P_00000207f6d85550 .param/l "xor_" 0 4 5, C4<100110>;
P_00000207f6d85588 .param/l "xori" 0 4 8, C4<001110>;
L_00000207f6de9080 .functor NOT 1, v00000207f6de7860_0, C4<0>, C4<0>, C4<0>;
L_00000207f6de9a20 .functor NOT 1, v00000207f6de7860_0, C4<0>, C4<0>, C4<0>;
L_00000207f6de99b0 .functor NOT 1, v00000207f6de7860_0, C4<0>, C4<0>, C4<0>;
L_00000207f6de8f30 .functor NOT 1, v00000207f6de7860_0, C4<0>, C4<0>, C4<0>;
L_00000207f6de8c90 .functor NOT 1, v00000207f6de7860_0, C4<0>, C4<0>, C4<0>;
L_00000207f6de96a0 .functor NOT 1, v00000207f6de7860_0, C4<0>, C4<0>, C4<0>;
L_00000207f6de8d00 .functor NOT 1, v00000207f6de7860_0, C4<0>, C4<0>, C4<0>;
L_00000207f6de9a90 .functor NOT 1, v00000207f6de7860_0, C4<0>, C4<0>, C4<0>;
L_00000207f6de9320 .functor OR 1, v00000207f6de7220_0, v00000207f6d76df0_0, C4<0>, C4<0>;
L_00000207f6de9470 .functor OR 1, L_00000207f6e32b10, L_00000207f6e32c50, C4<0>, C4<0>;
L_00000207f6de9b00 .functor AND 1, L_00000207f6e32070, L_00000207f6e33ab0, C4<1>, C4<1>;
L_00000207f6de9390 .functor NOT 1, v00000207f6de7860_0, C4<0>, C4<0>, C4<0>;
L_00000207f6de8e50 .functor OR 1, L_00000207f6e331f0, L_00000207f6e31f30, C4<0>, C4<0>;
L_00000207f6de90f0 .functor OR 1, L_00000207f6de8e50, L_00000207f6e330b0, C4<0>, C4<0>;
L_00000207f6de9710 .functor OR 1, L_00000207f6e32890, L_00000207f6e45350, C4<0>, C4<0>;
L_00000207f6de8fa0 .functor AND 1, L_00000207f6e326b0, L_00000207f6de9710, C4<1>, C4<1>;
L_00000207f6de91d0 .functor OR 1, L_00000207f6e44ef0, L_00000207f6e43eb0, C4<0>, C4<0>;
L_00000207f6de9400 .functor AND 1, L_00000207f6e44a90, L_00000207f6de91d0, C4<1>, C4<1>;
L_00000207f6de94e0 .functor NOT 1, L_00000207f6de9320, C4<0>, C4<0>, C4<0>;
v00000207f6daa350_0 .net "ALUOp", 3 0, v00000207f6d767b0_0;  1 drivers
v00000207f6daa3f0_0 .net "ALUResult", 31 0, v00000207f6daa850_0;  1 drivers
v00000207f6daa490_0 .net "ALUSrc", 0 0, v00000207f6d77cf0_0;  1 drivers
v00000207f6de6a70_0 .net "ALUin2", 31 0, L_00000207f6e43f50;  1 drivers
v00000207f6de5df0_0 .net "MemReadEn", 0 0, v00000207f6d76e90_0;  1 drivers
v00000207f6de4c70_0 .net "MemWriteEn", 0 0, v00000207f6d76030_0;  1 drivers
v00000207f6de5990_0 .net "MemtoReg", 0 0, v00000207f6d76350_0;  1 drivers
v00000207f6de6110_0 .net "PC", 31 0, v00000207f6daba70_0;  alias, 1 drivers
v00000207f6de69d0_0 .net "PCPlus1", 31 0, L_00000207f6e32750;  1 drivers
v00000207f6de4d10_0 .net "PCsrc", 0 0, v00000207f6dac010_0;  1 drivers
v00000207f6de5210_0 .net "RegDst", 0 0, v00000207f6d76ad0_0;  1 drivers
v00000207f6de6750_0 .net "RegWriteEn", 0 0, v00000207f6d77110_0;  1 drivers
v00000207f6de4db0_0 .net "WriteRegister", 4 0, L_00000207f6e32cf0;  1 drivers
v00000207f6de5cb0_0 .net *"_ivl_0", 0 0, L_00000207f6de9080;  1 drivers
L_00000207f6de9ca0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000207f6de5a30_0 .net/2u *"_ivl_10", 4 0, L_00000207f6de9ca0;  1 drivers
L_00000207f6dea090 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207f6de6930_0 .net *"_ivl_101", 15 0, L_00000207f6dea090;  1 drivers
v00000207f6de6b10_0 .net *"_ivl_102", 31 0, L_00000207f6e322f0;  1 drivers
L_00000207f6dea0d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207f6de5ad0_0 .net *"_ivl_105", 25 0, L_00000207f6dea0d8;  1 drivers
L_00000207f6dea120 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207f6de4e50_0 .net/2u *"_ivl_106", 31 0, L_00000207f6dea120;  1 drivers
v00000207f6de5710_0 .net *"_ivl_108", 0 0, L_00000207f6e32070;  1 drivers
L_00000207f6dea168 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000207f6de50d0_0 .net/2u *"_ivl_110", 5 0, L_00000207f6dea168;  1 drivers
v00000207f6de53f0_0 .net *"_ivl_112", 0 0, L_00000207f6e33ab0;  1 drivers
v00000207f6de4ef0_0 .net *"_ivl_115", 0 0, L_00000207f6de9b00;  1 drivers
v00000207f6de5670_0 .net *"_ivl_116", 47 0, L_00000207f6e32390;  1 drivers
L_00000207f6dea1b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207f6de5030_0 .net *"_ivl_119", 15 0, L_00000207f6dea1b0;  1 drivers
L_00000207f6de9ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000207f6de57b0_0 .net/2u *"_ivl_12", 5 0, L_00000207f6de9ce8;  1 drivers
v00000207f6de52b0_0 .net *"_ivl_120", 47 0, L_00000207f6e335b0;  1 drivers
L_00000207f6dea1f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207f6de55d0_0 .net *"_ivl_123", 15 0, L_00000207f6dea1f8;  1 drivers
v00000207f6de4f90_0 .net *"_ivl_125", 0 0, L_00000207f6e32f70;  1 drivers
v00000207f6de5170_0 .net *"_ivl_126", 31 0, L_00000207f6e33830;  1 drivers
v00000207f6de5350_0 .net *"_ivl_128", 47 0, L_00000207f6e33010;  1 drivers
v00000207f6de5850_0 .net *"_ivl_130", 47 0, L_00000207f6e321b0;  1 drivers
v00000207f6de58f0_0 .net *"_ivl_132", 47 0, L_00000207f6e329d0;  1 drivers
v00000207f6de5490_0 .net *"_ivl_134", 47 0, L_00000207f6e31e90;  1 drivers
v00000207f6de5530_0 .net *"_ivl_14", 0 0, L_00000207f6de7900;  1 drivers
v00000207f6de5e90_0 .net *"_ivl_140", 0 0, L_00000207f6de9390;  1 drivers
L_00000207f6dea288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207f6de5b70_0 .net/2u *"_ivl_142", 31 0, L_00000207f6dea288;  1 drivers
L_00000207f6dea360 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000207f6de5c10_0 .net/2u *"_ivl_146", 5 0, L_00000207f6dea360;  1 drivers
v00000207f6de62f0_0 .net *"_ivl_148", 0 0, L_00000207f6e331f0;  1 drivers
L_00000207f6dea3a8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000207f6de5d50_0 .net/2u *"_ivl_150", 5 0, L_00000207f6dea3a8;  1 drivers
v00000207f6de6890_0 .net *"_ivl_152", 0 0, L_00000207f6e31f30;  1 drivers
v00000207f6de5f30_0 .net *"_ivl_155", 0 0, L_00000207f6de8e50;  1 drivers
L_00000207f6dea3f0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000207f6de5fd0_0 .net/2u *"_ivl_156", 5 0, L_00000207f6dea3f0;  1 drivers
v00000207f6de6070_0 .net *"_ivl_158", 0 0, L_00000207f6e330b0;  1 drivers
L_00000207f6de9d30 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000207f6de6430_0 .net/2u *"_ivl_16", 4 0, L_00000207f6de9d30;  1 drivers
v00000207f6de61b0_0 .net *"_ivl_161", 0 0, L_00000207f6de90f0;  1 drivers
L_00000207f6dea438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207f6de6250_0 .net/2u *"_ivl_162", 15 0, L_00000207f6dea438;  1 drivers
v00000207f6de6390_0 .net *"_ivl_164", 31 0, L_00000207f6e33150;  1 drivers
v00000207f6de64d0_0 .net *"_ivl_167", 0 0, L_00000207f6e33b50;  1 drivers
v00000207f6de6570_0 .net *"_ivl_168", 15 0, L_00000207f6e31d50;  1 drivers
v00000207f6de6610_0 .net *"_ivl_170", 31 0, L_00000207f6e33470;  1 drivers
v00000207f6de66b0_0 .net *"_ivl_174", 31 0, L_00000207f6e32430;  1 drivers
L_00000207f6dea480 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207f6de67f0_0 .net *"_ivl_177", 25 0, L_00000207f6dea480;  1 drivers
L_00000207f6dea4c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207f6dad080_0 .net/2u *"_ivl_178", 31 0, L_00000207f6dea4c8;  1 drivers
v00000207f6dac9a0_0 .net *"_ivl_180", 0 0, L_00000207f6e326b0;  1 drivers
L_00000207f6dea510 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000207f6dadee0_0 .net/2u *"_ivl_182", 5 0, L_00000207f6dea510;  1 drivers
v00000207f6dadbc0_0 .net *"_ivl_184", 0 0, L_00000207f6e32890;  1 drivers
L_00000207f6dea558 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000207f6dac680_0 .net/2u *"_ivl_186", 5 0, L_00000207f6dea558;  1 drivers
v00000207f6dacf40_0 .net *"_ivl_188", 0 0, L_00000207f6e45350;  1 drivers
v00000207f6dae160_0 .net *"_ivl_19", 4 0, L_00000207f6de8760;  1 drivers
v00000207f6dad300_0 .net *"_ivl_191", 0 0, L_00000207f6de9710;  1 drivers
v00000207f6dad440_0 .net *"_ivl_193", 0 0, L_00000207f6de8fa0;  1 drivers
L_00000207f6dea5a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000207f6dac5e0_0 .net/2u *"_ivl_194", 5 0, L_00000207f6dea5a0;  1 drivers
v00000207f6daca40_0 .net *"_ivl_196", 0 0, L_00000207f6e43ff0;  1 drivers
L_00000207f6dea5e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000207f6dacae0_0 .net/2u *"_ivl_198", 31 0, L_00000207f6dea5e8;  1 drivers
L_00000207f6de9c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000207f6dadc60_0 .net/2u *"_ivl_2", 5 0, L_00000207f6de9c58;  1 drivers
v00000207f6dad940_0 .net *"_ivl_20", 4 0, L_00000207f6de8800;  1 drivers
v00000207f6dae020_0 .net *"_ivl_200", 31 0, L_00000207f6e44e50;  1 drivers
v00000207f6dad3a0_0 .net *"_ivl_204", 31 0, L_00000207f6e44770;  1 drivers
L_00000207f6dea630 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207f6dad4e0_0 .net *"_ivl_207", 25 0, L_00000207f6dea630;  1 drivers
L_00000207f6dea678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207f6dade40_0 .net/2u *"_ivl_208", 31 0, L_00000207f6dea678;  1 drivers
v00000207f6dad9e0_0 .net *"_ivl_210", 0 0, L_00000207f6e44a90;  1 drivers
L_00000207f6dea6c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000207f6dad1c0_0 .net/2u *"_ivl_212", 5 0, L_00000207f6dea6c0;  1 drivers
v00000207f6dadd00_0 .net *"_ivl_214", 0 0, L_00000207f6e44ef0;  1 drivers
L_00000207f6dea708 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000207f6dac900_0 .net/2u *"_ivl_216", 5 0, L_00000207f6dea708;  1 drivers
v00000207f6dad800_0 .net *"_ivl_218", 0 0, L_00000207f6e43eb0;  1 drivers
v00000207f6dad760_0 .net *"_ivl_221", 0 0, L_00000207f6de91d0;  1 drivers
v00000207f6dad120_0 .net *"_ivl_223", 0 0, L_00000207f6de9400;  1 drivers
L_00000207f6dea750 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000207f6dac860_0 .net/2u *"_ivl_224", 5 0, L_00000207f6dea750;  1 drivers
v00000207f6dadda0_0 .net *"_ivl_226", 0 0, L_00000207f6e44090;  1 drivers
v00000207f6dae200_0 .net *"_ivl_228", 31 0, L_00000207f6e448b0;  1 drivers
v00000207f6dad260_0 .net *"_ivl_24", 0 0, L_00000207f6de99b0;  1 drivers
L_00000207f6de9d78 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000207f6dacea0_0 .net/2u *"_ivl_26", 4 0, L_00000207f6de9d78;  1 drivers
v00000207f6dadf80_0 .net *"_ivl_29", 4 0, L_00000207f6de7a40;  1 drivers
v00000207f6dae0c0_0 .net *"_ivl_32", 0 0, L_00000207f6de8f30;  1 drivers
L_00000207f6de9dc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000207f6dac360_0 .net/2u *"_ivl_34", 4 0, L_00000207f6de9dc0;  1 drivers
v00000207f6dad8a0_0 .net *"_ivl_37", 4 0, L_00000207f6de89e0;  1 drivers
v00000207f6dac400_0 .net *"_ivl_40", 0 0, L_00000207f6de8c90;  1 drivers
L_00000207f6de9e08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207f6dac720_0 .net/2u *"_ivl_42", 15 0, L_00000207f6de9e08;  1 drivers
v00000207f6dacb80_0 .net *"_ivl_45", 15 0, L_00000207f6e33330;  1 drivers
v00000207f6dad580_0 .net *"_ivl_48", 0 0, L_00000207f6de96a0;  1 drivers
v00000207f6dadb20_0 .net *"_ivl_5", 5 0, L_00000207f6de84e0;  1 drivers
L_00000207f6de9e50 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207f6dacc20_0 .net/2u *"_ivl_50", 36 0, L_00000207f6de9e50;  1 drivers
L_00000207f6de9e98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207f6dacd60_0 .net/2u *"_ivl_52", 31 0, L_00000207f6de9e98;  1 drivers
v00000207f6dad6c0_0 .net *"_ivl_55", 4 0, L_00000207f6e31df0;  1 drivers
v00000207f6daccc0_0 .net *"_ivl_56", 36 0, L_00000207f6e336f0;  1 drivers
v00000207f6dac4a0_0 .net *"_ivl_58", 36 0, L_00000207f6e32bb0;  1 drivers
v00000207f6dac540_0 .net *"_ivl_62", 0 0, L_00000207f6de8d00;  1 drivers
L_00000207f6de9ee0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000207f6dad620_0 .net/2u *"_ivl_64", 5 0, L_00000207f6de9ee0;  1 drivers
v00000207f6dac7c0_0 .net *"_ivl_67", 5 0, L_00000207f6e333d0;  1 drivers
v00000207f6dace00_0 .net *"_ivl_70", 0 0, L_00000207f6de9a90;  1 drivers
L_00000207f6de9f28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207f6dada80_0 .net/2u *"_ivl_72", 57 0, L_00000207f6de9f28;  1 drivers
L_00000207f6de9f70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207f6dacfe0_0 .net/2u *"_ivl_74", 31 0, L_00000207f6de9f70;  1 drivers
v00000207f6de8080_0 .net *"_ivl_77", 25 0, L_00000207f6e32110;  1 drivers
v00000207f6de7e00_0 .net *"_ivl_78", 57 0, L_00000207f6e32250;  1 drivers
v00000207f6de88a0_0 .net *"_ivl_8", 0 0, L_00000207f6de9a20;  1 drivers
v00000207f6de7540_0 .net *"_ivl_80", 57 0, L_00000207f6e32930;  1 drivers
L_00000207f6de9fb8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000207f6de6c80_0 .net/2u *"_ivl_84", 31 0, L_00000207f6de9fb8;  1 drivers
L_00000207f6dea000 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000207f6de6fa0_0 .net/2u *"_ivl_88", 5 0, L_00000207f6dea000;  1 drivers
v00000207f6de8120_0 .net *"_ivl_90", 0 0, L_00000207f6e32b10;  1 drivers
L_00000207f6dea048 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000207f6de81c0_0 .net/2u *"_ivl_92", 5 0, L_00000207f6dea048;  1 drivers
v00000207f6de7040_0 .net *"_ivl_94", 0 0, L_00000207f6e32c50;  1 drivers
v00000207f6de6d20_0 .net *"_ivl_97", 0 0, L_00000207f6de9470;  1 drivers
v00000207f6de72c0_0 .net *"_ivl_98", 47 0, L_00000207f6e31fd0;  1 drivers
v00000207f6de7b80_0 .net "adderResult", 31 0, L_00000207f6e33790;  1 drivers
v00000207f6de7360_0 .net "address", 31 0, L_00000207f6e338d0;  1 drivers
v00000207f6de8b20_0 .net "clk", 0 0, L_00000207f6de9320;  alias, 1 drivers
v00000207f6de8620_0 .var "cycles_consumed", 31 0;
v00000207f6de7ae0_0 .net "extImm", 31 0, L_00000207f6e33510;  1 drivers
v00000207f6de8260_0 .net "funct", 5 0, L_00000207f6e32a70;  1 drivers
v00000207f6de7720_0 .net "hlt", 0 0, v00000207f6d76df0_0;  1 drivers
v00000207f6de7400_0 .net "imm", 15 0, L_00000207f6e32e30;  1 drivers
v00000207f6de6e60_0 .net "immediate", 31 0, L_00000207f6e44590;  1 drivers
v00000207f6de70e0_0 .net "input_clk", 0 0, v00000207f6de7220_0;  1 drivers
v00000207f6de6dc0_0 .net "instruction", 31 0, L_00000207f6e324d0;  1 drivers
v00000207f6de74a0_0 .net "memoryReadData", 31 0, v00000207f6dab750_0;  1 drivers
v00000207f6de8580_0 .net "nextPC", 31 0, L_00000207f6e32610;  1 drivers
v00000207f6de7fe0_0 .net "opcode", 5 0, L_00000207f6de7f40;  1 drivers
v00000207f6de7c20_0 .net "rd", 4 0, L_00000207f6de79a0;  1 drivers
v00000207f6de8300_0 .net "readData1", 31 0, L_00000207f6de8ec0;  1 drivers
v00000207f6de6f00_0 .net "readData1_w", 31 0, L_00000207f6e453f0;  1 drivers
v00000207f6de7cc0_0 .net "readData2", 31 0, L_00000207f6de8de0;  1 drivers
v00000207f6de7180_0 .net "rs", 4 0, L_00000207f6de8940;  1 drivers
v00000207f6de8a80_0 .net "rst", 0 0, v00000207f6de7860_0;  1 drivers
v00000207f6de83a0_0 .net "rt", 4 0, L_00000207f6e33290;  1 drivers
v00000207f6de8440_0 .net "shamt", 31 0, L_00000207f6e32ed0;  1 drivers
v00000207f6de7d60_0 .net "wire_instruction", 31 0, L_00000207f6de9b70;  1 drivers
v00000207f6de77c0_0 .net "writeData", 31 0, L_00000207f6e45990;  1 drivers
v00000207f6de7ea0_0 .net "zero", 0 0, L_00000207f6e44950;  1 drivers
L_00000207f6de84e0 .part L_00000207f6e324d0, 26, 6;
L_00000207f6de7f40 .functor MUXZ 6, L_00000207f6de84e0, L_00000207f6de9c58, L_00000207f6de9080, C4<>;
L_00000207f6de7900 .cmp/eq 6, L_00000207f6de7f40, L_00000207f6de9ce8;
L_00000207f6de8760 .part L_00000207f6e324d0, 11, 5;
L_00000207f6de8800 .functor MUXZ 5, L_00000207f6de8760, L_00000207f6de9d30, L_00000207f6de7900, C4<>;
L_00000207f6de79a0 .functor MUXZ 5, L_00000207f6de8800, L_00000207f6de9ca0, L_00000207f6de9a20, C4<>;
L_00000207f6de7a40 .part L_00000207f6e324d0, 21, 5;
L_00000207f6de8940 .functor MUXZ 5, L_00000207f6de7a40, L_00000207f6de9d78, L_00000207f6de99b0, C4<>;
L_00000207f6de89e0 .part L_00000207f6e324d0, 16, 5;
L_00000207f6e33290 .functor MUXZ 5, L_00000207f6de89e0, L_00000207f6de9dc0, L_00000207f6de8f30, C4<>;
L_00000207f6e33330 .part L_00000207f6e324d0, 0, 16;
L_00000207f6e32e30 .functor MUXZ 16, L_00000207f6e33330, L_00000207f6de9e08, L_00000207f6de8c90, C4<>;
L_00000207f6e31df0 .part L_00000207f6e324d0, 6, 5;
L_00000207f6e336f0 .concat [ 5 32 0 0], L_00000207f6e31df0, L_00000207f6de9e98;
L_00000207f6e32bb0 .functor MUXZ 37, L_00000207f6e336f0, L_00000207f6de9e50, L_00000207f6de96a0, C4<>;
L_00000207f6e32ed0 .part L_00000207f6e32bb0, 0, 32;
L_00000207f6e333d0 .part L_00000207f6e324d0, 0, 6;
L_00000207f6e32a70 .functor MUXZ 6, L_00000207f6e333d0, L_00000207f6de9ee0, L_00000207f6de8d00, C4<>;
L_00000207f6e32110 .part L_00000207f6e324d0, 0, 26;
L_00000207f6e32250 .concat [ 26 32 0 0], L_00000207f6e32110, L_00000207f6de9f70;
L_00000207f6e32930 .functor MUXZ 58, L_00000207f6e32250, L_00000207f6de9f28, L_00000207f6de9a90, C4<>;
L_00000207f6e338d0 .part L_00000207f6e32930, 0, 32;
L_00000207f6e32750 .arith/sum 32, v00000207f6daba70_0, L_00000207f6de9fb8;
L_00000207f6e32b10 .cmp/eq 6, L_00000207f6de7f40, L_00000207f6dea000;
L_00000207f6e32c50 .cmp/eq 6, L_00000207f6de7f40, L_00000207f6dea048;
L_00000207f6e31fd0 .concat [ 32 16 0 0], L_00000207f6e338d0, L_00000207f6dea090;
L_00000207f6e322f0 .concat [ 6 26 0 0], L_00000207f6de7f40, L_00000207f6dea0d8;
L_00000207f6e32070 .cmp/eq 32, L_00000207f6e322f0, L_00000207f6dea120;
L_00000207f6e33ab0 .cmp/eq 6, L_00000207f6e32a70, L_00000207f6dea168;
L_00000207f6e32390 .concat [ 32 16 0 0], L_00000207f6de8ec0, L_00000207f6dea1b0;
L_00000207f6e335b0 .concat [ 32 16 0 0], v00000207f6daba70_0, L_00000207f6dea1f8;
L_00000207f6e32f70 .part L_00000207f6e32e30, 15, 1;
LS_00000207f6e33830_0_0 .concat [ 1 1 1 1], L_00000207f6e32f70, L_00000207f6e32f70, L_00000207f6e32f70, L_00000207f6e32f70;
LS_00000207f6e33830_0_4 .concat [ 1 1 1 1], L_00000207f6e32f70, L_00000207f6e32f70, L_00000207f6e32f70, L_00000207f6e32f70;
LS_00000207f6e33830_0_8 .concat [ 1 1 1 1], L_00000207f6e32f70, L_00000207f6e32f70, L_00000207f6e32f70, L_00000207f6e32f70;
LS_00000207f6e33830_0_12 .concat [ 1 1 1 1], L_00000207f6e32f70, L_00000207f6e32f70, L_00000207f6e32f70, L_00000207f6e32f70;
LS_00000207f6e33830_0_16 .concat [ 1 1 1 1], L_00000207f6e32f70, L_00000207f6e32f70, L_00000207f6e32f70, L_00000207f6e32f70;
LS_00000207f6e33830_0_20 .concat [ 1 1 1 1], L_00000207f6e32f70, L_00000207f6e32f70, L_00000207f6e32f70, L_00000207f6e32f70;
LS_00000207f6e33830_0_24 .concat [ 1 1 1 1], L_00000207f6e32f70, L_00000207f6e32f70, L_00000207f6e32f70, L_00000207f6e32f70;
LS_00000207f6e33830_0_28 .concat [ 1 1 1 1], L_00000207f6e32f70, L_00000207f6e32f70, L_00000207f6e32f70, L_00000207f6e32f70;
LS_00000207f6e33830_1_0 .concat [ 4 4 4 4], LS_00000207f6e33830_0_0, LS_00000207f6e33830_0_4, LS_00000207f6e33830_0_8, LS_00000207f6e33830_0_12;
LS_00000207f6e33830_1_4 .concat [ 4 4 4 4], LS_00000207f6e33830_0_16, LS_00000207f6e33830_0_20, LS_00000207f6e33830_0_24, LS_00000207f6e33830_0_28;
L_00000207f6e33830 .concat [ 16 16 0 0], LS_00000207f6e33830_1_0, LS_00000207f6e33830_1_4;
L_00000207f6e33010 .concat [ 16 32 0 0], L_00000207f6e32e30, L_00000207f6e33830;
L_00000207f6e321b0 .arith/sum 48, L_00000207f6e335b0, L_00000207f6e33010;
L_00000207f6e329d0 .functor MUXZ 48, L_00000207f6e321b0, L_00000207f6e32390, L_00000207f6de9b00, C4<>;
L_00000207f6e31e90 .functor MUXZ 48, L_00000207f6e329d0, L_00000207f6e31fd0, L_00000207f6de9470, C4<>;
L_00000207f6e33790 .part L_00000207f6e31e90, 0, 32;
L_00000207f6e32610 .functor MUXZ 32, L_00000207f6e32750, L_00000207f6e33790, v00000207f6dac010_0, C4<>;
L_00000207f6e324d0 .functor MUXZ 32, L_00000207f6de9b70, L_00000207f6dea288, L_00000207f6de9390, C4<>;
L_00000207f6e331f0 .cmp/eq 6, L_00000207f6de7f40, L_00000207f6dea360;
L_00000207f6e31f30 .cmp/eq 6, L_00000207f6de7f40, L_00000207f6dea3a8;
L_00000207f6e330b0 .cmp/eq 6, L_00000207f6de7f40, L_00000207f6dea3f0;
L_00000207f6e33150 .concat [ 16 16 0 0], L_00000207f6e32e30, L_00000207f6dea438;
L_00000207f6e33b50 .part L_00000207f6e32e30, 15, 1;
LS_00000207f6e31d50_0_0 .concat [ 1 1 1 1], L_00000207f6e33b50, L_00000207f6e33b50, L_00000207f6e33b50, L_00000207f6e33b50;
LS_00000207f6e31d50_0_4 .concat [ 1 1 1 1], L_00000207f6e33b50, L_00000207f6e33b50, L_00000207f6e33b50, L_00000207f6e33b50;
LS_00000207f6e31d50_0_8 .concat [ 1 1 1 1], L_00000207f6e33b50, L_00000207f6e33b50, L_00000207f6e33b50, L_00000207f6e33b50;
LS_00000207f6e31d50_0_12 .concat [ 1 1 1 1], L_00000207f6e33b50, L_00000207f6e33b50, L_00000207f6e33b50, L_00000207f6e33b50;
L_00000207f6e31d50 .concat [ 4 4 4 4], LS_00000207f6e31d50_0_0, LS_00000207f6e31d50_0_4, LS_00000207f6e31d50_0_8, LS_00000207f6e31d50_0_12;
L_00000207f6e33470 .concat [ 16 16 0 0], L_00000207f6e32e30, L_00000207f6e31d50;
L_00000207f6e33510 .functor MUXZ 32, L_00000207f6e33470, L_00000207f6e33150, L_00000207f6de90f0, C4<>;
L_00000207f6e32430 .concat [ 6 26 0 0], L_00000207f6de7f40, L_00000207f6dea480;
L_00000207f6e326b0 .cmp/eq 32, L_00000207f6e32430, L_00000207f6dea4c8;
L_00000207f6e32890 .cmp/eq 6, L_00000207f6e32a70, L_00000207f6dea510;
L_00000207f6e45350 .cmp/eq 6, L_00000207f6e32a70, L_00000207f6dea558;
L_00000207f6e43ff0 .cmp/eq 6, L_00000207f6de7f40, L_00000207f6dea5a0;
L_00000207f6e44e50 .functor MUXZ 32, L_00000207f6e33510, L_00000207f6dea5e8, L_00000207f6e43ff0, C4<>;
L_00000207f6e44590 .functor MUXZ 32, L_00000207f6e44e50, L_00000207f6e32ed0, L_00000207f6de8fa0, C4<>;
L_00000207f6e44770 .concat [ 6 26 0 0], L_00000207f6de7f40, L_00000207f6dea630;
L_00000207f6e44a90 .cmp/eq 32, L_00000207f6e44770, L_00000207f6dea678;
L_00000207f6e44ef0 .cmp/eq 6, L_00000207f6e32a70, L_00000207f6dea6c0;
L_00000207f6e43eb0 .cmp/eq 6, L_00000207f6e32a70, L_00000207f6dea708;
L_00000207f6e44090 .cmp/eq 6, L_00000207f6de7f40, L_00000207f6dea750;
L_00000207f6e448b0 .functor MUXZ 32, L_00000207f6de8ec0, v00000207f6daba70_0, L_00000207f6e44090, C4<>;
L_00000207f6e453f0 .functor MUXZ 32, L_00000207f6e448b0, L_00000207f6de8de0, L_00000207f6de9400, C4<>;
S_00000207f6d855d0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000207f6d15c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000207f6d68da0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000207f6de9160 .functor NOT 1, v00000207f6d77cf0_0, C4<0>, C4<0>, C4<0>;
v00000207f6d76cb0_0 .net *"_ivl_0", 0 0, L_00000207f6de9160;  1 drivers
v00000207f6d772f0_0 .net "in1", 31 0, L_00000207f6de8de0;  alias, 1 drivers
v00000207f6d76d50_0 .net "in2", 31 0, L_00000207f6e44590;  alias, 1 drivers
v00000207f6d76a30_0 .net "out", 31 0, L_00000207f6e43f50;  alias, 1 drivers
v00000207f6d77c50_0 .net "s", 0 0, v00000207f6d77cf0_0;  alias, 1 drivers
L_00000207f6e43f50 .functor MUXZ 32, L_00000207f6e44590, L_00000207f6de8de0, L_00000207f6de9160, C4<>;
S_00000207f6d15db0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000207f6d15c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000207f6de0090 .param/l "RType" 0 4 2, C4<000000>;
P_00000207f6de00c8 .param/l "add" 0 4 5, C4<100000>;
P_00000207f6de0100 .param/l "addi" 0 4 8, C4<001000>;
P_00000207f6de0138 .param/l "addu" 0 4 5, C4<100001>;
P_00000207f6de0170 .param/l "and_" 0 4 5, C4<100100>;
P_00000207f6de01a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000207f6de01e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000207f6de0218 .param/l "bne" 0 4 10, C4<000101>;
P_00000207f6de0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000207f6de0288 .param/l "j" 0 4 12, C4<000010>;
P_00000207f6de02c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000207f6de02f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000207f6de0330 .param/l "lw" 0 4 8, C4<100011>;
P_00000207f6de0368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000207f6de03a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000207f6de03d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000207f6de0410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000207f6de0448 .param/l "sll" 0 4 6, C4<000000>;
P_00000207f6de0480 .param/l "slt" 0 4 5, C4<101010>;
P_00000207f6de04b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000207f6de04f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000207f6de0528 .param/l "sub" 0 4 5, C4<100010>;
P_00000207f6de0560 .param/l "subu" 0 4 5, C4<100011>;
P_00000207f6de0598 .param/l "sw" 0 4 8, C4<101011>;
P_00000207f6de05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000207f6de0608 .param/l "xori" 0 4 8, C4<001110>;
v00000207f6d767b0_0 .var "ALUOp", 3 0;
v00000207f6d77cf0_0 .var "ALUSrc", 0 0;
v00000207f6d76e90_0 .var "MemReadEn", 0 0;
v00000207f6d76030_0 .var "MemWriteEn", 0 0;
v00000207f6d76350_0 .var "MemtoReg", 0 0;
v00000207f6d76ad0_0 .var "RegDst", 0 0;
v00000207f6d77110_0 .var "RegWriteEn", 0 0;
v00000207f6d76b70_0 .net "funct", 5 0, L_00000207f6e32a70;  alias, 1 drivers
v00000207f6d76df0_0 .var "hlt", 0 0;
v00000207f6d76f30_0 .net "opcode", 5 0, L_00000207f6de7f40;  alias, 1 drivers
v00000207f6d760d0_0 .net "rst", 0 0, v00000207f6de7860_0;  alias, 1 drivers
E_00000207f6d680a0 .event anyedge, v00000207f6d760d0_0, v00000207f6d76f30_0, v00000207f6d76b70_0;
S_00000207f6c369c0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000207f6d15c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000207f6d68fa0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000207f6de9b70 .functor BUFZ 32, L_00000207f6e33650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000207f6d77390_0 .net "Data_Out", 31 0, L_00000207f6de9b70;  alias, 1 drivers
v00000207f6d76170 .array "InstMem", 0 1023, 31 0;
v00000207f6d776b0_0 .net *"_ivl_0", 31 0, L_00000207f6e33650;  1 drivers
v00000207f6d76710_0 .net *"_ivl_3", 9 0, L_00000207f6e33a10;  1 drivers
v00000207f6d763f0_0 .net *"_ivl_4", 11 0, L_00000207f6e327f0;  1 drivers
L_00000207f6dea240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000207f6d76490_0 .net *"_ivl_7", 1 0, L_00000207f6dea240;  1 drivers
v00000207f6d77a70_0 .net "addr", 31 0, v00000207f6daba70_0;  alias, 1 drivers
v00000207f6d76670_0 .var/i "i", 31 0;
L_00000207f6e33650 .array/port v00000207f6d76170, L_00000207f6e327f0;
L_00000207f6e33a10 .part v00000207f6daba70_0, 0, 10;
L_00000207f6e327f0 .concat [ 10 2 0 0], L_00000207f6e33a10, L_00000207f6dea240;
S_00000207f6c36b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000207f6d15c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000207f6de8ec0 .functor BUFZ 32, L_00000207f6e32570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000207f6de8de0 .functor BUFZ 32, L_00000207f6e32d90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000207f6d779d0_0 .net *"_ivl_0", 31 0, L_00000207f6e32570;  1 drivers
v00000207f6d77b10_0 .net *"_ivl_10", 6 0, L_00000207f6e33970;  1 drivers
L_00000207f6dea318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000207f6d55850_0 .net *"_ivl_13", 1 0, L_00000207f6dea318;  1 drivers
v00000207f6d55c10_0 .net *"_ivl_2", 6 0, L_00000207f6e31cb0;  1 drivers
L_00000207f6dea2d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000207f6daaad0_0 .net *"_ivl_5", 1 0, L_00000207f6dea2d0;  1 drivers
v00000207f6dab2f0_0 .net *"_ivl_8", 31 0, L_00000207f6e32d90;  1 drivers
v00000207f6dab250_0 .net "clk", 0 0, L_00000207f6de9320;  alias, 1 drivers
v00000207f6daab70_0 .var/i "i", 31 0;
v00000207f6daa670_0 .net "readData1", 31 0, L_00000207f6de8ec0;  alias, 1 drivers
v00000207f6dabf70_0 .net "readData2", 31 0, L_00000207f6de8de0;  alias, 1 drivers
v00000207f6daa710_0 .net "readRegister1", 4 0, L_00000207f6de8940;  alias, 1 drivers
v00000207f6dab390_0 .net "readRegister2", 4 0, L_00000207f6e33290;  alias, 1 drivers
v00000207f6dabbb0 .array "registers", 31 0, 31 0;
v00000207f6daa5d0_0 .net "rst", 0 0, v00000207f6de7860_0;  alias, 1 drivers
v00000207f6dab7f0_0 .net "we", 0 0, v00000207f6d77110_0;  alias, 1 drivers
v00000207f6dab890_0 .net "writeData", 31 0, L_00000207f6e45990;  alias, 1 drivers
v00000207f6dabc50_0 .net "writeRegister", 4 0, L_00000207f6e32cf0;  alias, 1 drivers
E_00000207f6d69020/0 .event negedge, v00000207f6d760d0_0;
E_00000207f6d69020/1 .event posedge, v00000207f6dab250_0;
E_00000207f6d69020 .event/or E_00000207f6d69020/0, E_00000207f6d69020/1;
L_00000207f6e32570 .array/port v00000207f6dabbb0, L_00000207f6e31cb0;
L_00000207f6e31cb0 .concat [ 5 2 0 0], L_00000207f6de8940, L_00000207f6dea2d0;
L_00000207f6e32d90 .array/port v00000207f6dabbb0, L_00000207f6e33970;
L_00000207f6e33970 .concat [ 5 2 0 0], L_00000207f6e33290, L_00000207f6dea318;
S_00000207f6d152e0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000207f6c36b50;
 .timescale 0 0;
v00000207f6d77890_0 .var/i "i", 31 0;
S_00000207f6d15470 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000207f6d15c20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000207f6d682a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000207f6de8d70 .functor NOT 1, v00000207f6d76ad0_0, C4<0>, C4<0>, C4<0>;
v00000207f6daa8f0_0 .net *"_ivl_0", 0 0, L_00000207f6de8d70;  1 drivers
v00000207f6daac10_0 .net "in1", 4 0, L_00000207f6e33290;  alias, 1 drivers
v00000207f6dab430_0 .net "in2", 4 0, L_00000207f6de79a0;  alias, 1 drivers
v00000207f6daaf30_0 .net "out", 4 0, L_00000207f6e32cf0;  alias, 1 drivers
v00000207f6dab930_0 .net "s", 0 0, v00000207f6d76ad0_0;  alias, 1 drivers
L_00000207f6e32cf0 .functor MUXZ 5, L_00000207f6de79a0, L_00000207f6e33290, L_00000207f6de8d70, C4<>;
S_00000207f6cfd530 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000207f6d15c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000207f6d68320 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000207f6de9550 .functor NOT 1, v00000207f6d76350_0, C4<0>, C4<0>, C4<0>;
v00000207f6dab4d0_0 .net *"_ivl_0", 0 0, L_00000207f6de9550;  1 drivers
v00000207f6daa530_0 .net "in1", 31 0, v00000207f6daa850_0;  alias, 1 drivers
v00000207f6dabed0_0 .net "in2", 31 0, v00000207f6dab750_0;  alias, 1 drivers
v00000207f6dabcf0_0 .net "out", 31 0, L_00000207f6e45990;  alias, 1 drivers
v00000207f6dab570_0 .net "s", 0 0, v00000207f6d76350_0;  alias, 1 drivers
L_00000207f6e45990 .functor MUXZ 32, v00000207f6dab750_0, v00000207f6daa850_0, L_00000207f6de9550, C4<>;
S_00000207f6cfd6c0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000207f6d15c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000207f6d45120 .param/l "ADD" 0 9 12, C4<0000>;
P_00000207f6d45158 .param/l "AND" 0 9 12, C4<0010>;
P_00000207f6d45190 .param/l "NOR" 0 9 12, C4<0101>;
P_00000207f6d451c8 .param/l "OR" 0 9 12, C4<0011>;
P_00000207f6d45200 .param/l "SGT" 0 9 12, C4<0111>;
P_00000207f6d45238 .param/l "SLL" 0 9 12, C4<1000>;
P_00000207f6d45270 .param/l "SLT" 0 9 12, C4<0110>;
P_00000207f6d452a8 .param/l "SRL" 0 9 12, C4<1001>;
P_00000207f6d452e0 .param/l "SUB" 0 9 12, C4<0001>;
P_00000207f6d45318 .param/l "XOR" 0 9 12, C4<0100>;
P_00000207f6d45350 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000207f6d45388 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000207f6dea798 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207f6daa7b0_0 .net/2u *"_ivl_0", 31 0, L_00000207f6dea798;  1 drivers
v00000207f6daafd0_0 .net "opSel", 3 0, v00000207f6d767b0_0;  alias, 1 drivers
v00000207f6dabd90_0 .net "operand1", 31 0, L_00000207f6e453f0;  alias, 1 drivers
v00000207f6daacb0_0 .net "operand2", 31 0, L_00000207f6e43f50;  alias, 1 drivers
v00000207f6daa850_0 .var "result", 31 0;
v00000207f6daad50_0 .net "zero", 0 0, L_00000207f6e44950;  alias, 1 drivers
E_00000207f6d683a0 .event anyedge, v00000207f6d767b0_0, v00000207f6dabd90_0, v00000207f6d76a30_0;
L_00000207f6e44950 .cmp/eq 32, v00000207f6daa850_0, L_00000207f6dea798;
S_00000207f6d453d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000207f6d15c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000207f6de0650 .param/l "RType" 0 4 2, C4<000000>;
P_00000207f6de0688 .param/l "add" 0 4 5, C4<100000>;
P_00000207f6de06c0 .param/l "addi" 0 4 8, C4<001000>;
P_00000207f6de06f8 .param/l "addu" 0 4 5, C4<100001>;
P_00000207f6de0730 .param/l "and_" 0 4 5, C4<100100>;
P_00000207f6de0768 .param/l "andi" 0 4 8, C4<001100>;
P_00000207f6de07a0 .param/l "beq" 0 4 10, C4<000100>;
P_00000207f6de07d8 .param/l "bne" 0 4 10, C4<000101>;
P_00000207f6de0810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000207f6de0848 .param/l "j" 0 4 12, C4<000010>;
P_00000207f6de0880 .param/l "jal" 0 4 12, C4<000011>;
P_00000207f6de08b8 .param/l "jr" 0 4 6, C4<001000>;
P_00000207f6de08f0 .param/l "lw" 0 4 8, C4<100011>;
P_00000207f6de0928 .param/l "nor_" 0 4 5, C4<100111>;
P_00000207f6de0960 .param/l "or_" 0 4 5, C4<100101>;
P_00000207f6de0998 .param/l "ori" 0 4 8, C4<001101>;
P_00000207f6de09d0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000207f6de0a08 .param/l "sll" 0 4 6, C4<000000>;
P_00000207f6de0a40 .param/l "slt" 0 4 5, C4<101010>;
P_00000207f6de0a78 .param/l "slti" 0 4 8, C4<101010>;
P_00000207f6de0ab0 .param/l "srl" 0 4 6, C4<000010>;
P_00000207f6de0ae8 .param/l "sub" 0 4 5, C4<100010>;
P_00000207f6de0b20 .param/l "subu" 0 4 5, C4<100011>;
P_00000207f6de0b58 .param/l "sw" 0 4 8, C4<101011>;
P_00000207f6de0b90 .param/l "xor_" 0 4 5, C4<100110>;
P_00000207f6de0bc8 .param/l "xori" 0 4 8, C4<001110>;
v00000207f6dac010_0 .var "PCsrc", 0 0;
v00000207f6daadf0_0 .net "funct", 5 0, L_00000207f6e32a70;  alias, 1 drivers
v00000207f6dab610_0 .net "opcode", 5 0, L_00000207f6de7f40;  alias, 1 drivers
v00000207f6daaa30_0 .net "operand1", 31 0, L_00000207f6de8ec0;  alias, 1 drivers
v00000207f6daae90_0 .net "operand2", 31 0, L_00000207f6e43f50;  alias, 1 drivers
v00000207f6daa990_0 .net "rst", 0 0, v00000207f6de7860_0;  alias, 1 drivers
E_00000207f6d69960/0 .event anyedge, v00000207f6d760d0_0, v00000207f6d76f30_0, v00000207f6daa670_0, v00000207f6d76a30_0;
E_00000207f6d69960/1 .event anyedge, v00000207f6d76b70_0;
E_00000207f6d69960 .event/or E_00000207f6d69960/0, E_00000207f6d69960/1;
S_00000207f6d2d7b0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000207f6d15c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000207f6dab070 .array "DataMem", 0 1023, 31 0;
v00000207f6dab110_0 .net "address", 31 0, v00000207f6daa850_0;  alias, 1 drivers
v00000207f6dab1b0_0 .net "clock", 0 0, L_00000207f6de94e0;  1 drivers
v00000207f6dab6b0_0 .net "data", 31 0, L_00000207f6de8de0;  alias, 1 drivers
v00000207f6dac0b0_0 .var/i "i", 31 0;
v00000207f6dab750_0 .var "q", 31 0;
v00000207f6dac150_0 .net "rden", 0 0, v00000207f6d76e90_0;  alias, 1 drivers
v00000207f6dab9d0_0 .net "wren", 0 0, v00000207f6d76030_0;  alias, 1 drivers
E_00000207f6d6ab60 .event posedge, v00000207f6dab1b0_0;
S_00000207f6d2d940 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000207f6d15c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000207f6d683e0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000207f6dac1f0_0 .net "PCin", 31 0, L_00000207f6e32610;  alias, 1 drivers
v00000207f6daba70_0 .var "PCout", 31 0;
v00000207f6dabe30_0 .net "clk", 0 0, L_00000207f6de9320;  alias, 1 drivers
v00000207f6dabb10_0 .net "rst", 0 0, v00000207f6de7860_0;  alias, 1 drivers
    .scope S_00000207f6d453d0;
T_0 ;
    %wait E_00000207f6d69960;
    %load/vec4 v00000207f6daa990_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000207f6dac010_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000207f6dab610_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000207f6daaa30_0;
    %load/vec4 v00000207f6daae90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000207f6dab610_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000207f6daaa30_0;
    %load/vec4 v00000207f6daae90_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000207f6dab610_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000207f6dab610_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000207f6dab610_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000207f6daadf0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000207f6dac010_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000207f6d2d940;
T_1 ;
    %wait E_00000207f6d69020;
    %load/vec4 v00000207f6dabb10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000207f6daba70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000207f6dac1f0_0;
    %assign/vec4 v00000207f6daba70_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000207f6c369c0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207f6d76670_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000207f6d76670_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000207f6d76670_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6d76170, 0, 4;
    %load/vec4 v00000207f6d76670_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207f6d76670_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6d76170, 0, 4;
    %pushi/vec4 536936450, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6d76170, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6d76170, 0, 4;
    %pushi/vec4 3471394, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6d76170, 0, 4;
    %pushi/vec4 65075242, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6d76170, 0, 4;
    %pushi/vec4 333447185, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6d76170, 0, 4;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6d76170, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6d76170, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6d76170, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6d76170, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6d76170, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6d76170, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6d76170, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6d76170, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6d76170, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6d76170, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6d76170, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6d76170, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6d76170, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6d76170, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6d76170, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6d76170, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6d76170, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6d76170, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6d76170, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6d76170, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000207f6d15db0;
T_3 ;
    %wait E_00000207f6d680a0;
    %load/vec4 v00000207f6d760d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000207f6d76df0_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000207f6d767b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000207f6d77cf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000207f6d77110_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000207f6d76030_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000207f6d76350_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000207f6d76e90_0, 0;
    %assign/vec4 v00000207f6d76ad0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000207f6d76df0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000207f6d767b0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000207f6d77cf0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000207f6d77110_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000207f6d76030_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000207f6d76350_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000207f6d76e90_0, 0, 1;
    %store/vec4 v00000207f6d76ad0_0, 0, 1;
    %load/vec4 v00000207f6d76f30_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f6d76df0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f6d76ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f6d77110_0, 0;
    %load/vec4 v00000207f6d76b70_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000207f6d767b0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000207f6d767b0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000207f6d767b0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000207f6d767b0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000207f6d767b0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000207f6d767b0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000207f6d767b0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000207f6d767b0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000207f6d767b0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000207f6d767b0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f6d77cf0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000207f6d767b0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f6d77cf0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000207f6d767b0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000207f6d767b0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f6d77110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f6d76ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f6d77cf0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f6d77110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000207f6d76ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f6d77cf0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000207f6d767b0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f6d77110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f6d77cf0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000207f6d767b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f6d77110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f6d77cf0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000207f6d767b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f6d77110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f6d77cf0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000207f6d767b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f6d77110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f6d77cf0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f6d76e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f6d77110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f6d77cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f6d76350_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f6d76030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f6d77cf0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000207f6d767b0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000207f6d767b0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000207f6c36b50;
T_4 ;
    %wait E_00000207f6d69020;
    %fork t_1, S_00000207f6d152e0;
    %jmp t_0;
    .scope S_00000207f6d152e0;
t_1 ;
    %load/vec4 v00000207f6daa5d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207f6d77890_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000207f6d77890_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000207f6d77890_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6dabbb0, 0, 4;
    %load/vec4 v00000207f6d77890_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207f6d77890_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000207f6dab7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000207f6dab890_0;
    %load/vec4 v00000207f6dabc50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6dabbb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6dabbb0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000207f6c36b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000207f6c36b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207f6daab70_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000207f6daab70_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000207f6daab70_0;
    %ix/getv/s 4, v00000207f6daab70_0;
    %load/vec4a v00000207f6dabbb0, 4;
    %ix/getv/s 4, v00000207f6daab70_0;
    %load/vec4a v00000207f6dabbb0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000207f6daab70_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207f6daab70_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000207f6cfd6c0;
T_6 ;
    %wait E_00000207f6d683a0;
    %load/vec4 v00000207f6daafd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000207f6daa850_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000207f6dabd90_0;
    %load/vec4 v00000207f6daacb0_0;
    %add;
    %assign/vec4 v00000207f6daa850_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000207f6dabd90_0;
    %load/vec4 v00000207f6daacb0_0;
    %sub;
    %assign/vec4 v00000207f6daa850_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000207f6dabd90_0;
    %load/vec4 v00000207f6daacb0_0;
    %and;
    %assign/vec4 v00000207f6daa850_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000207f6dabd90_0;
    %load/vec4 v00000207f6daacb0_0;
    %or;
    %assign/vec4 v00000207f6daa850_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000207f6dabd90_0;
    %load/vec4 v00000207f6daacb0_0;
    %xor;
    %assign/vec4 v00000207f6daa850_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000207f6dabd90_0;
    %load/vec4 v00000207f6daacb0_0;
    %or;
    %inv;
    %assign/vec4 v00000207f6daa850_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000207f6dabd90_0;
    %load/vec4 v00000207f6daacb0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000207f6daa850_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000207f6daacb0_0;
    %load/vec4 v00000207f6dabd90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000207f6daa850_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000207f6dabd90_0;
    %ix/getv 4, v00000207f6daacb0_0;
    %shiftl 4;
    %assign/vec4 v00000207f6daa850_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000207f6dabd90_0;
    %ix/getv 4, v00000207f6daacb0_0;
    %shiftr 4;
    %assign/vec4 v00000207f6daa850_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000207f6d2d7b0;
T_7 ;
    %wait E_00000207f6d6ab60;
    %load/vec4 v00000207f6dac150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000207f6dab110_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000207f6dab070, 4;
    %assign/vec4 v00000207f6dab750_0, 0;
T_7.0 ;
    %load/vec4 v00000207f6dab9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000207f6dab6b0_0;
    %ix/getv 3, v00000207f6dab110_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6dab070, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000207f6d2d7b0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207f6dac0b0_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000207f6dac0b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000207f6dac0b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6dab070, 0, 4;
    %load/vec4 v00000207f6dac0b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207f6dac0b0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6dab070, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6dab070, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6dab070, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6dab070, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6dab070, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6dab070, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6dab070, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6dab070, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6dab070, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f6dab070, 0, 4;
    %end;
    .thread T_8;
    .scope S_00000207f6d2d7b0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207f6dac0b0_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000207f6dac0b0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000207f6dac0b0_0;
    %load/vec4a v00000207f6dab070, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000207f6dac0b0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000207f6dac0b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207f6dac0b0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000207f6d15c20;
T_10 ;
    %wait E_00000207f6d69020;
    %load/vec4 v00000207f6de8a80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000207f6de8620_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000207f6de8620_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000207f6de8620_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000207f6d6ed20;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207f6de7220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207f6de7860_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000207f6d6ed20;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000207f6de7220_0;
    %inv;
    %assign/vec4 v00000207f6de7220_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000207f6d6ed20;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./InsertionSort(SiliCore_version)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207f6de7860_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207f6de7860_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000207f6de86c0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
