#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fc5d3c03490 .scope module, "Datapath" "Datapath" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
P_0x7fc5d3c035f0 .param/l "ADDRESS_SIZE" 0 2 1, +C4<00000000000000000000000000100000>;
P_0x7fc5d3c03630 .param/l "BOOT_ADDRESS" 0 2 1, C4<00000000000000000001000000000000>;
P_0x7fc5d3c03670 .param/l "MEM_SIZE" 0 2 1, C4<00000000000000000001000000000000>;
P_0x7fc5d3c036b0 .param/l "REG_ADDRESS_SIZE" 0 2 1, +C4<00000000000000000000000000000101>;
v0x7fc5d3c15380_0 .net "addr_r1", 4 0, L_0x7fc5d3c183e0;  1 drivers
v0x7fc5d3c15470_0 .net "addr_r2", 4 0, L_0x7fc5d3c18480;  1 drivers
v0x7fc5d3c15550_0 .net "addr_rd", 4 0, L_0x7fc5d3c18520;  1 drivers
o0x10bac0f08 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fc5d3c15640_0 .net "clk", 0 0, o0x10bac0f08;  0 drivers
v0x7fc5d3c156f0_0 .net "data_r1", 31 0, L_0x7fc5d3c194c0;  1 drivers
v0x7fc5d3c15810_0 .net "data_r2", 31 0, L_0x7fc5d3c19690;  1 drivers
v0x7fc5d3c158b0_0 .net "immediate", 31 0, L_0x7fc5d3c18c30;  1 drivers
v0x7fc5d3c15960_0 .net "instruction", 31 0, L_0x7fc5d3c18220;  1 drivers
v0x7fc5d3c15a40_0 .net "operand2", 31 0, L_0x7fc5d3c16ab0;  1 drivers
v0x7fc5d3c15b80_0 .net "operation", 0 0, L_0x7fc5d3c190a0;  1 drivers
v0x7fc5d3c15c10_0 .var "pc", 31 0;
L_0x10baf23b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fc5d3c15cc0_0 .net "register_write", 0 0, L_0x10baf23b0;  1 drivers
o0x10bac0d28 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fc5d3c15d90_0 .net "reset", 0 0, o0x10bac0d28;  0 drivers
v0x7fc5d3c15e60_0 .net "result", 31 0, L_0x7fc5d3c199e0;  1 drivers
v0x7fc5d3c15f30_0 .net "use_immediate", 0 0, L_0x7fc5d3c18d70;  1 drivers
v0x7fc5d3c15fc0_0 .net "zero", 0 0, L_0x7fc5d3c19b00;  1 drivers
L_0x7fc5d3c16ab0 .functor MUXZ 32, L_0x7fc5d3c19690, L_0x7fc5d3c18c30, L_0x7fc5d3c18d70, C4<>;
S_0x7fc5d3c03b00 .scope module, "alu" "Alu" 2 63, 3 1 0, S_0x7fc5d3c03490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "operation"
    .port_info 1 /INPUT 32 "operand1"
    .port_info 2 /INPUT 32 "operand2"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /OUTPUT 1 "zero"
P_0x7fc5d3c03c60 .param/l "OPERAND_SIZE" 0 3 1, +C4<00000000000000000000000000100000>;
v0x7fc5d3c03d60_0 .net *"_s0", 31 0, L_0x7fc5d3c19740;  1 drivers
v0x7fc5d3c13e00_0 .net *"_s2", 31 0, L_0x7fc5d3c198c0;  1 drivers
L_0x10baf2518 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc5d3c13eb0_0 .net/2u *"_s6", 31 0, L_0x10baf2518;  1 drivers
v0x7fc5d3c13f70_0 .net "operand1", 31 0, L_0x7fc5d3c194c0;  alias, 1 drivers
v0x7fc5d3c14020_0 .net "operand2", 31 0, L_0x7fc5d3c16ab0;  alias, 1 drivers
v0x7fc5d3c14110_0 .net "operation", 0 0, L_0x7fc5d3c190a0;  alias, 1 drivers
v0x7fc5d3c141b0_0 .net "result", 31 0, L_0x7fc5d3c199e0;  alias, 1 drivers
v0x7fc5d3c14260_0 .net "zero", 0 0, L_0x7fc5d3c19b00;  alias, 1 drivers
L_0x7fc5d3c19740 .arith/sub 32, L_0x7fc5d3c194c0, L_0x7fc5d3c16ab0;
L_0x7fc5d3c198c0 .arith/sum 32, L_0x7fc5d3c194c0, L_0x7fc5d3c16ab0;
L_0x7fc5d3c199e0 .functor MUXZ 32, L_0x7fc5d3c198c0, L_0x7fc5d3c19740, L_0x7fc5d3c190a0, C4<>;
L_0x7fc5d3c19b00 .cmp/eq 32, L_0x7fc5d3c199e0, L_0x10baf2518;
S_0x7fc5d3c14380 .scope module, "decoder" "Decoder" 2 42, 4 1 0, S_0x7fc5d3c03490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction"
    .port_info 1 /OUTPUT 5 "addr_r1"
    .port_info 2 /OUTPUT 5 "addr_r2"
    .port_info 3 /OUTPUT 5 "addr_rd"
    .port_info 4 /OUTPUT 1 "register_write"
    .port_info 5 /OUTPUT 32 "immediate"
    .port_info 6 /OUTPUT 1 "use_immediate"
    .port_info 7 /OUTPUT 1 "operation"
P_0x7fc5d3c14530 .param/l "ADDRESS_SIZE" 0 4 1, +C4<00000000000000000000000000100000>;
P_0x7fc5d3c14570 .param/l "IR" 0 4 16, C4<0010011>;
P_0x7fc5d3c145b0 .param/l "LR" 0 4 18, C4<0000011>;
P_0x7fc5d3c145f0 .param/l "REG_ADDRESS_SIZE" 0 4 1, +C4<00000000000000000000000000000101>;
P_0x7fc5d3c14630 .param/l "RR" 0 4 15, C4<0110011>;
P_0x7fc5d3c14670 .param/l "SR" 0 4 17, C4<0100011>;
v0x7fc5d3c149b0_0 .net *"_s10", 19 0, L_0x7fc5d3c18760;  1 drivers
v0x7fc5d3c14a40_0 .net *"_s13", 11 0, L_0x7fc5d3c18930;  1 drivers
v0x7fc5d3c14ae0_0 .net *"_s19", 0 0, L_0x7fc5d3c18cd0;  1 drivers
v0x7fc5d3c14b90_0 .net *"_s23", 6 0, L_0x7fc5d3c18e10;  1 drivers
L_0x10baf23f8 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x7fc5d3c14c40_0 .net/2u *"_s24", 6 0, L_0x10baf23f8;  1 drivers
v0x7fc5d3c14d30_0 .net *"_s26", 0 0, L_0x7fc5d3c18eb0;  1 drivers
v0x7fc5d3c14dd0_0 .net *"_s29", 0 0, L_0x7fc5d3c18f90;  1 drivers
L_0x10baf2440 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc5d3c14e80_0 .net/2u *"_s30", 0 0, L_0x10baf2440;  1 drivers
v0x7fc5d3c14f30_0 .net *"_s9", 0 0, L_0x7fc5d3c185c0;  1 drivers
v0x7fc5d3f019a0_0 .net "addr_r1", 4 0, L_0x7fc5d3c183e0;  alias, 1 drivers
v0x7fc5d3f02980_0 .net "addr_r2", 4 0, L_0x7fc5d3c18480;  alias, 1 drivers
v0x7fc5d3f02030_0 .net "addr_rd", 4 0, L_0x7fc5d3c18520;  alias, 1 drivers
v0x7fc5d3f020c0_0 .net "immediate", 31 0, L_0x7fc5d3c18c30;  alias, 1 drivers
v0x7fc5d3f02b60_0 .net "instruction", 31 0, L_0x7fc5d3c18220;  alias, 1 drivers
v0x7fc5d3f02bf0_0 .net "instruction_type", 6 0, L_0x7fc5d3c182c0;  1 drivers
v0x7fc5d3f04550_0 .net "operation", 0 0, L_0x7fc5d3c190a0;  alias, 1 drivers
v0x7fc5d3f045e0_0 .net "register_write", 0 0, L_0x10baf23b0;  alias, 1 drivers
v0x7fc5d3f04770_0 .net "use_immediate", 0 0, L_0x7fc5d3c18d70;  alias, 1 drivers
L_0x7fc5d3c182c0 .part L_0x7fc5d3c18220, 0, 7;
L_0x7fc5d3c183e0 .part L_0x7fc5d3c18220, 15, 5;
L_0x7fc5d3c18480 .part L_0x7fc5d3c18220, 20, 5;
L_0x7fc5d3c18520 .part L_0x7fc5d3c18220, 7, 5;
L_0x7fc5d3c185c0 .part L_0x7fc5d3c18220, 31, 1;
LS_0x7fc5d3c18760_0_0 .concat [ 1 1 1 1], L_0x7fc5d3c185c0, L_0x7fc5d3c185c0, L_0x7fc5d3c185c0, L_0x7fc5d3c185c0;
LS_0x7fc5d3c18760_0_4 .concat [ 1 1 1 1], L_0x7fc5d3c185c0, L_0x7fc5d3c185c0, L_0x7fc5d3c185c0, L_0x7fc5d3c185c0;
LS_0x7fc5d3c18760_0_8 .concat [ 1 1 1 1], L_0x7fc5d3c185c0, L_0x7fc5d3c185c0, L_0x7fc5d3c185c0, L_0x7fc5d3c185c0;
LS_0x7fc5d3c18760_0_12 .concat [ 1 1 1 1], L_0x7fc5d3c185c0, L_0x7fc5d3c185c0, L_0x7fc5d3c185c0, L_0x7fc5d3c185c0;
LS_0x7fc5d3c18760_0_16 .concat [ 1 1 1 1], L_0x7fc5d3c185c0, L_0x7fc5d3c185c0, L_0x7fc5d3c185c0, L_0x7fc5d3c185c0;
LS_0x7fc5d3c18760_1_0 .concat [ 4 4 4 4], LS_0x7fc5d3c18760_0_0, LS_0x7fc5d3c18760_0_4, LS_0x7fc5d3c18760_0_8, LS_0x7fc5d3c18760_0_12;
LS_0x7fc5d3c18760_1_4 .concat [ 4 0 0 0], LS_0x7fc5d3c18760_0_16;
L_0x7fc5d3c18760 .concat [ 16 4 0 0], LS_0x7fc5d3c18760_1_0, LS_0x7fc5d3c18760_1_4;
L_0x7fc5d3c18930 .part L_0x7fc5d3c18220, 20, 12;
L_0x7fc5d3c18c30 .concat [ 12 20 0 0], L_0x7fc5d3c18930, L_0x7fc5d3c18760;
L_0x7fc5d3c18cd0 .part L_0x7fc5d3c18220, 5, 1;
L_0x7fc5d3c18d70 .reduce/nor L_0x7fc5d3c18cd0;
L_0x7fc5d3c18e10 .part L_0x7fc5d3c18220, 0, 7;
L_0x7fc5d3c18eb0 .cmp/eq 7, L_0x7fc5d3c18e10, L_0x10baf23f8;
L_0x7fc5d3c18f90 .part L_0x7fc5d3c18220, 30, 1;
L_0x7fc5d3c190a0 .functor MUXZ 1, L_0x10baf2440, L_0x7fc5d3c18f90, L_0x7fc5d3c18eb0, C4<>;
S_0x7fc5d3f04800 .scope module, "imem" "Imem" 2 37, 5 1 0, S_0x7fc5d3c03490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /OUTPUT 32 "instruction"
P_0x7fc5d3f049b0 .param/l "ADDRESS_SIZE" 0 5 1, +C4<00000000000000000000000000100000>;
P_0x7fc5d3f049f0 .param/l "BOOT_ADDRESS" 0 5 1, C4<00000000000000000001000000000000>;
P_0x7fc5d3f04a30 .param/l "MEM_SIZE" 0 5 1, C4<00000000000000000001000000000000>;
L_0x7fc5d3c16e80 .functor AND 1, L_0x7fc5d3c16c80, L_0x7fc5d3c16da0, C4<1>, C4<1>;
L_0x10baf2008 .functor BUFT 1, C4<00000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc5d3f04c80_0 .net/2u *"_s0", 31 0, L_0x10baf2008;  1 drivers
v0x7fc5d3f04d40_0 .net *"_s10", 7 0, L_0x7fc5d3c16f70;  1 drivers
L_0x10baf2098 .functor BUFT 1, C4<00000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc5d3f04de0_0 .net/2s *"_s12", 31 0, L_0x10baf2098;  1 drivers
v0x7fc5d3f04e70_0 .net *"_s14", 31 0, L_0x7fc5d3c17070;  1 drivers
v0x7fc5d3f04f00_0 .net *"_s16", 7 0, L_0x7fc5d3c17230;  1 drivers
v0x7fc5d3f04fd0_0 .net *"_s18", 32 0, L_0x7fc5d3c172d0;  1 drivers
v0x7fc5d3f05080_0 .net *"_s2", 0 0, L_0x7fc5d3c16c80;  1 drivers
L_0x10baf20e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc5d3f05120_0 .net *"_s21", 0 0, L_0x10baf20e0;  1 drivers
L_0x10baf2128 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fc5d3f051d0_0 .net/2u *"_s22", 32 0, L_0x10baf2128;  1 drivers
v0x7fc5d3f052e0_0 .net *"_s24", 32 0, L_0x7fc5d3c173f0;  1 drivers
L_0x10baf2170 .functor BUFT 1, C4<000000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc5d3f05390_0 .net/2s *"_s26", 32 0, L_0x10baf2170;  1 drivers
v0x7fc5d3f05440_0 .net *"_s28", 32 0, L_0x7fc5d3c17570;  1 drivers
v0x7fc5d3f054f0_0 .net *"_s30", 7 0, L_0x7fc5d3c176b0;  1 drivers
v0x7fc5d3f055a0_0 .net *"_s32", 32 0, L_0x7fc5d3c177a0;  1 drivers
L_0x10baf21b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc5d3f05650_0 .net *"_s35", 0 0, L_0x10baf21b8;  1 drivers
L_0x10baf2200 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fc5d3f05700_0 .net/2u *"_s36", 32 0, L_0x10baf2200;  1 drivers
v0x7fc5d3f057b0_0 .net *"_s38", 32 0, L_0x7fc5d3c17840;  1 drivers
L_0x10baf2050 .functor BUFT 1, C4<00000000000000000001111111111100>, C4<0>, C4<0>, C4<0>;
v0x7fc5d3f05940_0 .net/2u *"_s4", 31 0, L_0x10baf2050;  1 drivers
L_0x10baf2248 .functor BUFT 1, C4<000000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc5d3f059d0_0 .net/2s *"_s40", 32 0, L_0x10baf2248;  1 drivers
v0x7fc5d3f05a80_0 .net *"_s42", 32 0, L_0x7fc5d3c17a60;  1 drivers
v0x7fc5d3f05b30_0 .net *"_s44", 7 0, L_0x7fc5d3c17b60;  1 drivers
v0x7fc5d3f05be0_0 .net *"_s46", 32 0, L_0x7fc5d3c17c70;  1 drivers
L_0x10baf2290 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc5d3f05c90_0 .net *"_s49", 0 0, L_0x10baf2290;  1 drivers
L_0x10baf22d8 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fc5d3f05d40_0 .net/2u *"_s50", 32 0, L_0x10baf22d8;  1 drivers
v0x7fc5d3f05df0_0 .net *"_s52", 32 0, L_0x7fc5d3c17d50;  1 drivers
L_0x10baf2320 .functor BUFT 1, C4<000000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc5d3f05ea0_0 .net/2s *"_s54", 32 0, L_0x10baf2320;  1 drivers
v0x7fc5d3f05f50_0 .net *"_s56", 32 0, L_0x7fc5d3c17eb0;  1 drivers
v0x7fc5d3f06000_0 .net *"_s58", 31 0, L_0x7fc5d3c17ff0;  1 drivers
v0x7fc5d3f060b0_0 .net *"_s6", 0 0, L_0x7fc5d3c16da0;  1 drivers
L_0x10baf2368 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc5d3f06150_0 .net/2u *"_s60", 31 0, L_0x10baf2368;  1 drivers
v0x7fc5d3f06200_0 .net *"_s8", 0 0, L_0x7fc5d3c16e80;  1 drivers
v0x7fc5d3f062a0_0 .net "address", 31 0, v0x7fc5d3c15c10_0;  1 drivers
v0x7fc5d3f06350_0 .net "instruction", 31 0, L_0x7fc5d3c18220;  alias, 1 drivers
v0x7fc5d3f05870 .array "memory", 4096 8192, 7 0;
v0x7fc5d3f065e0_0 .net "reset", 0 0, o0x10bac0d28;  alias, 0 drivers
L_0x7fc5d3c16c80 .cmp/ge 32, v0x7fc5d3c15c10_0, L_0x10baf2008;
L_0x7fc5d3c16da0 .cmp/ge 32, L_0x10baf2050, v0x7fc5d3c15c10_0;
L_0x7fc5d3c16f70 .array/port v0x7fc5d3f05870, L_0x7fc5d3c17070;
L_0x7fc5d3c17070 .arith/sub 32, v0x7fc5d3c15c10_0, L_0x10baf2098;
L_0x7fc5d3c17230 .array/port v0x7fc5d3f05870, L_0x7fc5d3c17570;
L_0x7fc5d3c172d0 .concat [ 32 1 0 0], v0x7fc5d3c15c10_0, L_0x10baf20e0;
L_0x7fc5d3c173f0 .arith/sum 33, L_0x7fc5d3c172d0, L_0x10baf2128;
L_0x7fc5d3c17570 .arith/sub 33, L_0x7fc5d3c173f0, L_0x10baf2170;
L_0x7fc5d3c176b0 .array/port v0x7fc5d3f05870, L_0x7fc5d3c17a60;
L_0x7fc5d3c177a0 .concat [ 32 1 0 0], v0x7fc5d3c15c10_0, L_0x10baf21b8;
L_0x7fc5d3c17840 .arith/sum 33, L_0x7fc5d3c177a0, L_0x10baf2200;
L_0x7fc5d3c17a60 .arith/sub 33, L_0x7fc5d3c17840, L_0x10baf2248;
L_0x7fc5d3c17b60 .array/port v0x7fc5d3f05870, L_0x7fc5d3c17eb0;
L_0x7fc5d3c17c70 .concat [ 32 1 0 0], v0x7fc5d3c15c10_0, L_0x10baf2290;
L_0x7fc5d3c17d50 .arith/sum 33, L_0x7fc5d3c17c70, L_0x10baf22d8;
L_0x7fc5d3c17eb0 .arith/sub 33, L_0x7fc5d3c17d50, L_0x10baf2320;
L_0x7fc5d3c17ff0 .concat [ 8 8 8 8], L_0x7fc5d3c17b60, L_0x7fc5d3c176b0, L_0x7fc5d3c17230, L_0x7fc5d3c16f70;
L_0x7fc5d3c18220 .functor MUXZ 32, L_0x10baf2368, L_0x7fc5d3c17ff0, L_0x7fc5d3c16e80, C4<>;
S_0x7fc5d3f06670 .scope module, "rbank" "Register_bank" 2 52, 6 1 0, S_0x7fc5d3c03490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "data_in"
    .port_info 3 /OUTPUT 32 "data_out1"
    .port_info 4 /OUTPUT 32 "data_out2"
    .port_info 5 /INPUT 1 "write"
    .port_info 6 /INPUT 5 "addr_out1"
    .port_info 7 /INPUT 5 "addr_out2"
    .port_info 8 /INPUT 5 "addr_in"
P_0x7fc5d3f067d0 .param/l "ADDRESS_SIZE" 0 6 1, +C4<00000000000000000000000000000101>;
P_0x7fc5d3f06810 .param/l "REGISTER_SIZE" 0 6 1, +C4<00000000000000000000000000100000>;
L_0x7fc5d3c194c0 .functor BUFZ 32, L_0x7fc5d3c191c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fc5d3c19690 .functor BUFZ 32, L_0x7fc5d3c179c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc5d3f06b20_0 .net *"_s0", 31 0, L_0x7fc5d3c191c0;  1 drivers
v0x7fc5d3f06be0_0 .net *"_s10", 6 0, L_0x7fc5d3c19530;  1 drivers
L_0x10baf24d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc5d3f06c80_0 .net *"_s13", 1 0, L_0x10baf24d0;  1 drivers
v0x7fc5d3f06d10_0 .net *"_s2", 6 0, L_0x7fc5d3c19260;  1 drivers
L_0x10baf2488 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc5d3f06da0_0 .net *"_s5", 1 0, L_0x10baf2488;  1 drivers
v0x7fc5d3f06e70_0 .net *"_s8", 31 0, L_0x7fc5d3c179c0;  1 drivers
v0x7fc5d3f06f20_0 .net "addr_in", 4 0, L_0x7fc5d3c18520;  alias, 1 drivers
v0x7fc5d3f06fc0_0 .net "addr_out1", 4 0, L_0x7fc5d3c183e0;  alias, 1 drivers
v0x7fc5d3f07070_0 .net "addr_out2", 4 0, L_0x7fc5d3c18480;  alias, 1 drivers
v0x7fc5d3f071a0 .array "bank", 0 31, 31 0;
v0x7fc5d3f07230_0 .net "clk", 0 0, o0x10bac0f08;  alias, 0 drivers
v0x7fc5d3f072c0_0 .net "data_in", 31 0, L_0x7fc5d3c199e0;  alias, 1 drivers
v0x7fc5d3f07350_0 .net "data_out1", 31 0, L_0x7fc5d3c194c0;  alias, 1 drivers
v0x7fc5d3c15040_0 .net "data_out2", 31 0, L_0x7fc5d3c19690;  alias, 1 drivers
v0x7fc5d3c150d0_0 .var/i "i", 31 0;
v0x7fc5d3c15160_0 .net "reset", 0 0, o0x10bac0d28;  alias, 0 drivers
v0x7fc5d3c151f0_0 .net "write", 0 0, L_0x10baf23b0;  alias, 1 drivers
E_0x7fc5d3f06aa0 .event posedge, v0x7fc5d3f065e0_0;
E_0x7fc5d3f06ae0 .event posedge, v0x7fc5d3f07230_0;
L_0x7fc5d3c191c0 .array/port v0x7fc5d3f071a0, L_0x7fc5d3c19260;
L_0x7fc5d3c19260 .concat [ 5 2 0 0], L_0x7fc5d3c183e0, L_0x10baf2488;
L_0x7fc5d3c179c0 .array/port v0x7fc5d3f071a0, L_0x7fc5d3c19530;
L_0x7fc5d3c19530 .concat [ 5 2 0 0], L_0x7fc5d3c18480, L_0x10baf24d0;
S_0x7fc5d3c038f0 .scope module, "test" "test" 7 1;
 .timescale 0 0;
P_0x7fc5d3c03a50 .param/l "SIZE" 0 7 3, +C4<00000000000000000000000000000010>;
v0x7fc5d3c167d0_0 .var "in", 1 0;
v0x7fc5d3c16880_0 .net "out", 1 0, L_0x7fc5d3c19c20;  1 drivers
v0x7fc5d3c16930_0 .var "reset", 0 0;
v0x7fc5d3c16a00_0 .var "write", 0 0;
S_0x7fc5d3c16080 .scope module, "flipflop" "FF" 7 31, 8 1 0, S_0x7fc5d3c038f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "in"
    .port_info 1 /INPUT 1 "write"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 2 "out"
P_0x7fc5d3c16230 .param/l "SIZE" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x7fc5d3c19c20 .functor BUFZ 2, v0x7fc5d3c16460_0, C4<00>, C4<00>, C4<00>;
v0x7fc5d3c16460_0 .var "data", 1 0;
v0x7fc5d3c16520_0 .net "in", 1 0, v0x7fc5d3c167d0_0;  1 drivers
v0x7fc5d3c165c0_0 .net "out", 1 0, L_0x7fc5d3c19c20;  alias, 1 drivers
v0x7fc5d3c16650_0 .net "reset", 0 0, v0x7fc5d3c16930_0;  1 drivers
v0x7fc5d3c166e0_0 .net "write", 0 0, v0x7fc5d3c16a00_0;  1 drivers
E_0x7fc5d3c163d0 .event posedge, v0x7fc5d3c166e0_0;
E_0x7fc5d3c16420 .event posedge, v0x7fc5d3c16650_0;
    .scope S_0x7fc5d3f04800;
T_0 ;
    %vpi_call 5 8 "$readmemb", "mem/imem.dat", v0x7fc5d3f05870 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fc5d3f06670;
T_1 ;
    %wait E_0x7fc5d3f06ae0;
    %load/vec4 v0x7fc5d3c151f0_0;
    %load/vec4 v0x7fc5d3f06f20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fc5d3f072c0_0;
    %load/vec4 v0x7fc5d3f06f20_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fc5d3f071a0, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fc5d3f06670;
T_2 ;
    %wait E_0x7fc5d3f06aa0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc5d3c150d0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7fc5d3c150d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fc5d3c150d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc5d3f071a0, 0, 4;
    %load/vec4 v0x7fc5d3c150d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc5d3c150d0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fc5d3c03490;
T_3 ;
    %pushi/vec4 4096, 0, 32;
    %assign/vec4 v0x7fc5d3c15c10_0, 0;
    %end;
    .thread T_3;
    .scope S_0x7fc5d3c03490;
T_4 ;
    %wait E_0x7fc5d3f06ae0;
    %load/vec4 v0x7fc5d3c15c10_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fc5d3c15c10_0, 0, 32;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fc5d3c16080;
T_5 ;
    %wait E_0x7fc5d3c16420;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc5d3c16460_0, 0, 2;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fc5d3c16080;
T_6 ;
    %wait E_0x7fc5d3c163d0;
    %load/vec4 v0x7fc5d3c16520_0;
    %store/vec4 v0x7fc5d3c16460_0, 0, 2;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fc5d3c038f0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc5d3c16930_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x7fc5d3c038f0;
T_8 ;
    %vpi_call 7 11 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 7 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fc5d3c038f0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc5d3c16a00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc5d3c16930_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc5d3c167d0_0, 0, 2;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc5d3c16a00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc5d3c16a00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc5d3c167d0_0, 0, 2;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc5d3c16a00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc5d3c16a00_0, 0, 1;
    %delay 4, 0;
    %vpi_call 7 25 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "src/datapath.v";
    "src/alu.v";
    "src/decoder.v";
    "src/imem.v";
    "src/register_bank.v";
    "tests/test_flipflop.v";
    "src/flipflop.v";
