INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/project/project_1.sim/sim_1/synth/func/xsim/TOP_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CompSecuencia'
INFO: [VRFC 10-3107] analyzing entity 'Controlador_de_Sec'
INFO: [VRFC 10-3107] analyzing entity 'Decod_Leds_Sec'
INFO: [VRFC 10-3107] analyzing entity 'DivisorReloj'
INFO: [VRFC 10-3107] analyzing entity 'GenSecuencia'
INFO: [VRFC 10-3107] analyzing entity 'controlador_nivel'
INFO: [VRFC 10-3107] analyzing entity 'decod_display'
INFO: [VRFC 10-3107] analyzing entity 'sync'
INFO: [VRFC 10-3107] analyzing entity 'sync_0'
INFO: [VRFC 10-3107] analyzing entity 'sync_1'
INFO: [VRFC 10-3107] analyzing entity 'sync_2'
INFO: [VRFC 10-3107] analyzing entity 'sync_3'
INFO: [VRFC 10-3107] analyzing entity 'temporizador'
INFO: [VRFC 10-3107] analyzing entity 'TOP'
