{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707385417742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707385417742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb  8 10:43:37 2024 " "Processing started: Thu Feb  8 10:43:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707385417742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1707385417742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hyperram_system -c hyperram_system " "Command: quartus_sta hyperram_system -c hyperram_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1707385417742 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1707385417782 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1707385418033 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1707385418034 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707385418111 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707385418111 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707385418500 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1707385418500 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707385418500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707385418500 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1707385418500 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1707385418500 ""}
{ "Info" "ISTA_SDC_FOUND" "avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1707385418521 ""}
{ "Info" "ISTA_SDC_FOUND" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.sdc " "Reading SDC File: 'avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1707385418546 ""}
{ "Info" "ISTA_SDC_FOUND" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc " "Reading SDC File: 'avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1707385418575 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1707385418583 ""}
{ "Info" "ISTA_SDC_FOUND" "avs_hram_converter_TEST_advanced.sdc " "Reading SDC File: 'avs_hram_converter_TEST_advanced.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1707385418596 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1707385418597 ""}
{ "Info" "ISTA_SDC_FOUND" "avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc " "Reading SDC File: 'avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1707385418598 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "rwdsgen " "Overwriting existing clock: rwdsgen" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1707385418598 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "shifted_clock " "Overwriting existing clock: shifted_clock" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1707385418598 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "clk_x8 " "Overwriting existing clock: clk_x8" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1707385418598 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1707385418598 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707385418636 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_10kHz was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with settings that do not match the following PLL specifications: " "Clock: clk_10kHz was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 1, found: 1), -divide_by (expected: 5000, found: 1000) " "-multiply_by (expected: 1, found: 1), -divide_by (expected: 5000, found: 1000)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1707385418637 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1707385418637 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707385418637 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1707385418682 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1707385418695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.336 " "Worst-case setup slack is 0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 clk_x8  " "    0.336               0.000 clk_x8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.987               0.000 mainClk  " "    0.987               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.586               0.000 clk_50MHz  " "    3.586               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.281               0.000 rwdsgen  " "    8.281               0.000 rwdsgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.425               0.000 shifted_clock  " "    8.425               0.000 shifted_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.964               0.000 altera_reserved_tck  " "   45.964               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "99996.321               0.000 clk_10kHz  " "99996.321               0.000 clk_10kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707385418733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.433 " "Worst-case hold slack is 0.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 clk_50MHz  " "    0.433               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 altera_reserved_tck  " "    0.453               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 clk_x8  " "    0.455               0.000 clk_x8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 rwdsgen  " "    0.455               0.000 rwdsgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 clk_10kHz  " "    0.460               0.000 clk_10kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502               0.000 mainClk  " "    0.502               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.595               0.000 shifted_clock  " "   10.595               0.000 shifted_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707385418743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.091 " "Worst-case recovery slack is 7.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.091               0.000 rwdsgen  " "    7.091               0.000 rwdsgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.906               0.000 clk_50MHz  " "   14.906               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.386               0.000 altera_reserved_tck  " "   97.386               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707385418752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.610 " "Worst-case removal slack is 1.610" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.610               0.000 altera_reserved_tck  " "    1.610               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.604               0.000 clk_50MHz  " "    3.604               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.628               0.000 rwdsgen  " "   11.628               0.000 rwdsgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707385418762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.013 " "Worst-case minimum pulse width slack is 0.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013               0.000 clk_x8  " "    0.013               0.000 clk_x8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.349               0.000 clk_50MHz  " "    9.349               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.729               0.000 rwdsgen  " "    9.729               0.000 rwdsgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.789               0.000 shifted_clock  " "    9.789               0.000 shifted_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000               0.000 hBusCk  " "   10.000               0.000 hBusCk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.441               0.000 altera_reserved_tck  " "   49.441               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.716               0.000 mainClk  " "   49.716               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.645               0.000 clk_10kHz  " "49999.645               0.000 clk_10kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385418769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707385418769 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707385418886 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707385418886 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707385418886 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707385418886 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.389 ns " "Worst Case Available Settling Time: 37.389 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707385418886 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707385418886 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707385418886 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707385418886 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707385418886 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1707385418894 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1707385418927 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1707385419632 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707385419839 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_10kHz was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with settings that do not match the following PLL specifications: " "Clock: clk_10kHz was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 1, found: 1), -divide_by (expected: 5000, found: 1000) " "-multiply_by (expected: 1, found: 1), -divide_by (expected: 5000, found: 1000)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1707385419840 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1707385419840 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707385419840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.442 " "Worst-case setup slack is 0.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 clk_x8  " "    0.442               0.000 clk_x8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.230               0.000 mainClk  " "    1.230               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.117               0.000 clk_50MHz  " "    4.117               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.227               0.000 rwdsgen  " "    8.227               0.000 rwdsgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.946               0.000 shifted_clock  " "    8.946               0.000 shifted_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.414               0.000 altera_reserved_tck  " "   46.414               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "99996.662               0.000 clk_10kHz  " "99996.662               0.000 clk_10kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707385419916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clk_50MHz  " "    0.402               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clk_x8  " "    0.403               0.000 clk_x8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 rwdsgen  " "    0.405               0.000 rwdsgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 clk_10kHz  " "    0.435               0.000 clk_10kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 mainClk  " "    0.471               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.001               0.000 shifted_clock  " "   10.001               0.000 shifted_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707385419931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.122 " "Worst-case recovery slack is 7.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.122               0.000 rwdsgen  " "    7.122               0.000 rwdsgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.175               0.000 clk_50MHz  " "   15.175               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.541               0.000 altera_reserved_tck  " "   97.541               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707385419941 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.452 " "Worst-case removal slack is 1.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.452               0.000 altera_reserved_tck  " "    1.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.249               0.000 clk_50MHz  " "    3.249               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.538               0.000 rwdsgen  " "   11.538               0.000 rwdsgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707385419953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.013 " "Worst-case minimum pulse width slack is 0.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013               0.000 clk_x8  " "    0.013               0.000 clk_x8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.243               0.000 clk_50MHz  " "    9.243               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.689               0.000 rwdsgen  " "    9.689               0.000 rwdsgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.768               0.000 shifted_clock  " "    9.768               0.000 shifted_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000               0.000 hBusCk  " "   10.000               0.000 hBusCk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.314               0.000 altera_reserved_tck  " "   49.314               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.730               0.000 mainClk  " "   49.730               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.655               0.000 clk_10kHz  " "49999.655               0.000 clk_10kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385419962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707385419962 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707385420136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707385420136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707385420136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707385420136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.629 ns " "Worst Case Available Settling Time: 37.629 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707385420136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707385420136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707385420136 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707385420136 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707385420136 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1707385420147 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707385420354 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: clk_10kHz was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with settings that do not match the following PLL specifications: " "Clock: clk_10kHz was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 1, found: 1), -divide_by (expected: 5000, found: 1000) " "-multiply_by (expected: 1, found: 1), -divide_by (expected: 5000, found: 1000)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1707385420356 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1707385420356 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707385420356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.809 " "Worst-case setup slack is 0.809" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.809               0.000 clk_x8  " "    0.809               0.000 clk_x8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.337               0.000 mainClk  " "    2.337               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.999               0.000 clk_50MHz  " "    6.999               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.322               0.000 rwdsgen  " "    9.322               0.000 rwdsgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.949               0.000 shifted_clock  " "   11.949               0.000 shifted_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.526               0.000 altera_reserved_tck  " "   48.526               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "99998.571               0.000 clk_10kHz  " "99998.571               0.000 clk_10kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707385420407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.157 " "Worst-case hold slack is 0.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 clk_50MHz  " "    0.157               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 clk_10kHz  " "    0.165               0.000 clk_10kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 rwdsgen  " "    0.185               0.000 rwdsgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk_x8  " "    0.186               0.000 clk_x8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 mainClk  " "    0.193               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.522               0.000 shifted_clock  " "    7.522               0.000 shifted_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707385420425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.610 " "Worst-case recovery slack is 8.610" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.610               0.000 rwdsgen  " "    8.610               0.000 rwdsgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.557               0.000 clk_50MHz  " "   17.557               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.808               0.000 altera_reserved_tck  " "   98.808               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707385420438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.671 " "Worst-case removal slack is 0.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.671               0.000 altera_reserved_tck  " "    0.671               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.605               0.000 clk_50MHz  " "    1.605               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.535               0.000 rwdsgen  " "   10.535               0.000 rwdsgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707385420451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.500 " "Worst-case minimum pulse width slack is 0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 clk_x8  " "    0.500               0.000 clk_x8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.702               0.000 rwdsgen  " "    9.702               0.000 rwdsgen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.720               0.000 clk_50MHz  " "    9.720               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.926               0.000 shifted_clock  " "    9.926               0.000 shifted_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.000               0.000 hBusCk  " "   10.000               0.000 hBusCk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.247               0.000 mainClk  " "   49.247               0.000 mainClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.287               0.000 altera_reserved_tck  " "   49.287               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "49999.724               0.000 clk_10kHz  " "49999.724               0.000 clk_10kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1707385420470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1707385420470 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707385420751 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707385420751 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707385420751 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707385420751 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.874 ns " "Worst Case Available Settling Time: 38.874 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707385420751 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707385420751 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707385420751 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1707385420751 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1707385420751 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1707385421228 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1707385421229 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "474 " "Peak virtual memory: 474 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707385421379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb  8 10:43:41 2024 " "Processing ended: Thu Feb  8 10:43:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707385421379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707385421379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707385421379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1707385421379 ""}
