/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [3:0] _01_;
  wire [5:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [4:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [4:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [12:0] celloutsig_0_3z;
  wire [12:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [2:0] celloutsig_0_44z;
  wire [9:0] celloutsig_0_46z;
  wire [8:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_51z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_69z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_57z = ~(celloutsig_0_12z & celloutsig_0_33z);
  assign celloutsig_0_18z = ~(celloutsig_0_4z[6] & celloutsig_0_8z);
  assign celloutsig_0_37z = celloutsig_0_30z | _00_;
  assign celloutsig_0_16z = celloutsig_0_6z[2] | celloutsig_0_4z[1];
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _01_ <= 4'h0;
    else _01_ <= celloutsig_0_1z[5:2];
  reg [5:0] _08_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _08_ <= 6'h00;
    else _08_ <= { celloutsig_0_3z[12:8], celloutsig_0_7z };
  assign { _02_[5:1], _00_ } = _08_;
  assign celloutsig_0_7z = { in_data[31:12], celloutsig_0_0z } === { in_data[48:32], celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[171:169] === in_data[114:112];
  assign celloutsig_1_2z = in_data[113:103] === in_data[186:176];
  assign celloutsig_1_4z = in_data[109:100] === { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_5z = in_data[185:174] === { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_15z = { celloutsig_0_13z, celloutsig_0_12z } === { _01_, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_26z = { celloutsig_0_9z[10:6], celloutsig_0_12z, celloutsig_0_15z } === { celloutsig_0_21z[2], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_25z[2:1], celloutsig_0_25z[1], celloutsig_0_16z };
  assign celloutsig_0_30z = { celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_24z } === { _01_[0], celloutsig_0_2z, celloutsig_0_14z[8:2], celloutsig_0_14z[3], celloutsig_0_14z[0], celloutsig_0_12z, celloutsig_0_25z[2:1], celloutsig_0_25z[1], celloutsig_0_26z };
  assign celloutsig_0_33z = { in_data[12], celloutsig_0_7z, celloutsig_0_28z, _01_, celloutsig_0_16z } === { in_data[9:4], celloutsig_0_24z, celloutsig_0_26z };
  assign celloutsig_0_19z = { in_data[51:47], celloutsig_0_12z } > { celloutsig_0_1z[5:1], celloutsig_0_7z };
  assign celloutsig_0_27z = celloutsig_0_3z[10:0] > { celloutsig_0_1z[4:0], _02_[5:1], _00_ };
  assign celloutsig_0_0z = in_data[18:12] && in_data[61:55];
  assign celloutsig_0_39z = { celloutsig_0_4z[1:0], celloutsig_0_37z, celloutsig_0_13z, celloutsig_0_31z } && { celloutsig_0_9z[11:0], celloutsig_0_27z };
  assign celloutsig_1_7z = { in_data[188], celloutsig_1_2z, celloutsig_1_5z } && { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_24z = { celloutsig_0_4z[7:0], celloutsig_0_3z } && { celloutsig_0_9z[10:3], celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_4z };
  assign celloutsig_0_31z = { celloutsig_0_9z[9:1], celloutsig_0_12z, celloutsig_0_15z } && { celloutsig_0_3z[11:2], celloutsig_0_18z };
  assign celloutsig_0_20z = { celloutsig_0_6z, celloutsig_0_1z } < { celloutsig_0_9z[7:1], celloutsig_0_18z, celloutsig_0_11z };
  assign celloutsig_0_22z = { celloutsig_0_19z, celloutsig_0_13z } < { celloutsig_0_9z[9:1], celloutsig_0_8z };
  assign celloutsig_0_5z = celloutsig_0_3z[3] & ~(celloutsig_0_1z[2]);
  assign celloutsig_1_18z = celloutsig_1_7z & ~(celloutsig_1_13z[4]);
  assign celloutsig_0_28z = in_data[46] & ~(celloutsig_0_14z[8]);
  assign celloutsig_0_34z = { celloutsig_0_0z, _01_ } % { 1'h1, celloutsig_0_9z[5:2] };
  assign celloutsig_0_36z = { celloutsig_0_21z, celloutsig_0_33z } % { 1'h1, celloutsig_0_33z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_15z };
  assign celloutsig_0_40z = { celloutsig_0_25z[2:1], celloutsig_0_2z, celloutsig_0_34z, celloutsig_0_27z, celloutsig_0_39z } % { 1'h1, in_data[20:10], celloutsig_0_20z };
  assign celloutsig_1_13z = celloutsig_1_8z % { 1'h1, in_data[136:133] };
  assign celloutsig_0_9z = { in_data[10:9], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_8z } % { 1'h1, in_data[56:43] };
  assign celloutsig_0_3z = { in_data[78:72], celloutsig_0_1z } % { 1'h1, in_data[49:38] };
  assign celloutsig_0_4z = - celloutsig_0_3z[10:2];
  assign celloutsig_1_3z = - { in_data[166], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_1z = ~ in_data[69:64];
  assign celloutsig_0_13z = ~ in_data[59:51];
  assign celloutsig_0_35z = | celloutsig_0_9z[10:3];
  assign celloutsig_0_70z = | { celloutsig_0_57z, celloutsig_0_40z[1], celloutsig_0_27z };
  assign celloutsig_0_8z = | in_data[93:89];
  assign celloutsig_1_19z = | { celloutsig_1_5z, in_data[152:151] };
  assign celloutsig_0_12z = | { _01_[2:1], celloutsig_0_1z };
  assign celloutsig_1_6z = ^ celloutsig_1_3z;
  assign celloutsig_0_44z = { celloutsig_0_4z[7:6], celloutsig_0_11z } <<< { celloutsig_0_26z, celloutsig_0_41z, celloutsig_0_7z };
  assign celloutsig_0_46z = { celloutsig_0_13z[6:2], celloutsig_0_44z, celloutsig_0_31z, celloutsig_0_35z } <<< { celloutsig_0_14z[8:2], celloutsig_0_14z[3], celloutsig_0_14z[0], celloutsig_0_33z };
  assign celloutsig_0_21z = { celloutsig_0_9z[12:10], celloutsig_0_11z } <<< in_data[88:85];
  assign celloutsig_0_51z = { celloutsig_0_34z[3:2], celloutsig_0_30z } - celloutsig_0_46z[4:2];
  assign celloutsig_0_6z = { celloutsig_0_3z[6:5], celloutsig_0_5z } - celloutsig_0_3z[10:8];
  assign celloutsig_1_8z = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_6z } - { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_2z = { celloutsig_0_1z[3:1], celloutsig_0_0z } - celloutsig_0_1z[3:0];
  assign celloutsig_0_41z = ~((celloutsig_0_24z & celloutsig_0_36z[1]) | (celloutsig_0_11z & celloutsig_0_7z));
  assign celloutsig_0_69z = ~((celloutsig_0_21z[0] & celloutsig_0_35z) | (in_data[39] & celloutsig_0_51z[2]));
  assign celloutsig_0_11z = ~((celloutsig_0_0z & celloutsig_0_0z) | (celloutsig_0_1z[5] & celloutsig_0_4z[3]));
  assign { celloutsig_0_14z[3], celloutsig_0_14z[0], celloutsig_0_14z[2], celloutsig_0_14z[8:4] } = ~ { celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_3z[10:6] };
  assign { celloutsig_0_25z[1], celloutsig_0_25z[2] } = ~ { celloutsig_0_19z, _02_[5] };
  assign _02_[0] = _00_;
  assign celloutsig_0_14z[1] = celloutsig_0_14z[3];
  assign celloutsig_0_25z[0] = celloutsig_0_25z[1];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_69z, celloutsig_0_70z };
endmodule
