	component soc_design is
		port (
			clk_clk                                  : in    std_logic                     := 'X';             -- clk
			ddr_address                              : in    std_logic_vector(29 downto 0) := (others => 'X'); -- address
			ddr_burstcount                           : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- burstcount
			ddr_waitrequest                          : out   std_logic;                                        -- waitrequest
			ddr_readdata                             : out   std_logic_vector(31 downto 0);                    -- readdata
			ddr_readdatavalid                        : out   std_logic;                                        -- readdatavalid
			ddr_read                                 : in    std_logic                     := 'X';             -- read
			ddr_writedata                            : in    std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			ddr_byteenable                           : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- byteenable
			ddr_write                                : in    std_logic                     := 'X';             -- write
			full_external_connection_export          : out   std_logic_vector(7 downto 0);                     -- export
			memory_mem_a                             : out   std_logic_vector(14 downto 0);                    -- mem_a
			memory_mem_ba                            : out   std_logic_vector(2 downto 0);                     -- mem_ba
			memory_mem_ck                            : out   std_logic;                                        -- mem_ck
			memory_mem_ck_n                          : out   std_logic;                                        -- mem_ck_n
			memory_mem_cke                           : out   std_logic;                                        -- mem_cke
			memory_mem_cs_n                          : out   std_logic;                                        -- mem_cs_n
			memory_mem_ras_n                         : out   std_logic;                                        -- mem_ras_n
			memory_mem_cas_n                         : out   std_logic;                                        -- mem_cas_n
			memory_mem_we_n                          : out   std_logic;                                        -- mem_we_n
			memory_mem_reset_n                       : out   std_logic;                                        -- mem_reset_n
			memory_mem_dq                            : inout std_logic_vector(31 downto 0) := (others => 'X'); -- mem_dq
			memory_mem_dqs                           : inout std_logic_vector(3 downto 0)  := (others => 'X'); -- mem_dqs
			memory_mem_dqs_n                         : inout std_logic_vector(3 downto 0)  := (others => 'X'); -- mem_dqs_n
			memory_mem_odt                           : out   std_logic;                                        -- mem_odt
			memory_mem_dm                            : out   std_logic_vector(3 downto 0);                     -- mem_dm
			memory_oct_rzqin                         : in    std_logic                     := 'X';             -- oct_rzqin
			start_address_external_connection_export : out   std_logic_vector(29 downto 0)                     -- export
		);
	end component soc_design;

