
Final_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aef8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ab8  0800b0c8  0800b0c8  0001b0c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bb80  0800bb80  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  0800bb80  0800bb80  0001bb80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bb88  0800bb88  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bb88  0800bb88  0001bb88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bb8c  0800bb8c  0001bb8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  0800bb90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007ac  2000007c  0800bc0c  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000828  0800bc0c  00020828  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a35a  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000038df  00000000  00000000  0003a406  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014f0  00000000  00000000  0003dce8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001340  00000000  00000000  0003f1d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028dfe  00000000  00000000  00040518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b75a  00000000  00000000  00069316  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f96f4  00000000  00000000  00084a70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0017e164  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000066fc  00000000  00000000  0017e1b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000007c 	.word	0x2000007c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800b0b0 	.word	0x0800b0b0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000080 	.word	0x20000080
 800020c:	0800b0b0 	.word	0x0800b0b0

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_d2iz>:
 8000b6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b70:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b74:	d215      	bcs.n	8000ba2 <__aeabi_d2iz+0x36>
 8000b76:	d511      	bpl.n	8000b9c <__aeabi_d2iz+0x30>
 8000b78:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b80:	d912      	bls.n	8000ba8 <__aeabi_d2iz+0x3c>
 8000b82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b86:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b92:	fa23 f002 	lsr.w	r0, r3, r2
 8000b96:	bf18      	it	ne
 8000b98:	4240      	negne	r0, r0
 8000b9a:	4770      	bx	lr
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba6:	d105      	bne.n	8000bb4 <__aeabi_d2iz+0x48>
 8000ba8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bac:	bf08      	it	eq
 8000bae:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bb2:	4770      	bx	lr
 8000bb4:	f04f 0000 	mov.w	r0, #0
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop

08000bbc <__aeabi_d2uiz>:
 8000bbc:	004a      	lsls	r2, r1, #1
 8000bbe:	d211      	bcs.n	8000be4 <__aeabi_d2uiz+0x28>
 8000bc0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc4:	d211      	bcs.n	8000bea <__aeabi_d2uiz+0x2e>
 8000bc6:	d50d      	bpl.n	8000be4 <__aeabi_d2uiz+0x28>
 8000bc8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bcc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bd0:	d40e      	bmi.n	8000bf0 <__aeabi_d2uiz+0x34>
 8000bd2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bda:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	4770      	bx	lr
 8000be4:	f04f 0000 	mov.w	r0, #0
 8000be8:	4770      	bx	lr
 8000bea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bee:	d102      	bne.n	8000bf6 <__aeabi_d2uiz+0x3a>
 8000bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf4:	4770      	bx	lr
 8000bf6:	f04f 0000 	mov.w	r0, #0
 8000bfa:	4770      	bx	lr

08000bfc <__aeabi_d2f>:
 8000bfc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c00:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c04:	bf24      	itt	cs
 8000c06:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c0a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0e:	d90d      	bls.n	8000c2c <__aeabi_d2f+0x30>
 8000c10:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c14:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c18:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c1c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c20:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c24:	bf08      	it	eq
 8000c26:	f020 0001 	biceq.w	r0, r0, #1
 8000c2a:	4770      	bx	lr
 8000c2c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c30:	d121      	bne.n	8000c76 <__aeabi_d2f+0x7a>
 8000c32:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c36:	bfbc      	itt	lt
 8000c38:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	4770      	bxlt	lr
 8000c3e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c42:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c46:	f1c2 0218 	rsb	r2, r2, #24
 8000c4a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c52:	fa20 f002 	lsr.w	r0, r0, r2
 8000c56:	bf18      	it	ne
 8000c58:	f040 0001 	orrne.w	r0, r0, #1
 8000c5c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c60:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c64:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c68:	ea40 000c 	orr.w	r0, r0, ip
 8000c6c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c70:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c74:	e7cc      	b.n	8000c10 <__aeabi_d2f+0x14>
 8000c76:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c7a:	d107      	bne.n	8000c8c <__aeabi_d2f+0x90>
 8000c7c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c80:	bf1e      	ittt	ne
 8000c82:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c86:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c8a:	4770      	bxne	lr
 8000c8c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c90:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c94:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c98:	4770      	bx	lr
 8000c9a:	bf00      	nop

08000c9c <__aeabi_uldivmod>:
 8000c9c:	b953      	cbnz	r3, 8000cb4 <__aeabi_uldivmod+0x18>
 8000c9e:	b94a      	cbnz	r2, 8000cb4 <__aeabi_uldivmod+0x18>
 8000ca0:	2900      	cmp	r1, #0
 8000ca2:	bf08      	it	eq
 8000ca4:	2800      	cmpeq	r0, #0
 8000ca6:	bf1c      	itt	ne
 8000ca8:	f04f 31ff 	movne.w	r1, #4294967295
 8000cac:	f04f 30ff 	movne.w	r0, #4294967295
 8000cb0:	f000 b974 	b.w	8000f9c <__aeabi_idiv0>
 8000cb4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cbc:	f000 f806 	bl	8000ccc <__udivmoddi4>
 8000cc0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc8:	b004      	add	sp, #16
 8000cca:	4770      	bx	lr

08000ccc <__udivmoddi4>:
 8000ccc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cd0:	9d08      	ldr	r5, [sp, #32]
 8000cd2:	4604      	mov	r4, r0
 8000cd4:	468e      	mov	lr, r1
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d14d      	bne.n	8000d76 <__udivmoddi4+0xaa>
 8000cda:	428a      	cmp	r2, r1
 8000cdc:	4694      	mov	ip, r2
 8000cde:	d969      	bls.n	8000db4 <__udivmoddi4+0xe8>
 8000ce0:	fab2 f282 	clz	r2, r2
 8000ce4:	b152      	cbz	r2, 8000cfc <__udivmoddi4+0x30>
 8000ce6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cea:	f1c2 0120 	rsb	r1, r2, #32
 8000cee:	fa20 f101 	lsr.w	r1, r0, r1
 8000cf2:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf6:	ea41 0e03 	orr.w	lr, r1, r3
 8000cfa:	4094      	lsls	r4, r2
 8000cfc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d00:	0c21      	lsrs	r1, r4, #16
 8000d02:	fbbe f6f8 	udiv	r6, lr, r8
 8000d06:	fa1f f78c 	uxth.w	r7, ip
 8000d0a:	fb08 e316 	mls	r3, r8, r6, lr
 8000d0e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d12:	fb06 f107 	mul.w	r1, r6, r7
 8000d16:	4299      	cmp	r1, r3
 8000d18:	d90a      	bls.n	8000d30 <__udivmoddi4+0x64>
 8000d1a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d22:	f080 811f 	bcs.w	8000f64 <__udivmoddi4+0x298>
 8000d26:	4299      	cmp	r1, r3
 8000d28:	f240 811c 	bls.w	8000f64 <__udivmoddi4+0x298>
 8000d2c:	3e02      	subs	r6, #2
 8000d2e:	4463      	add	r3, ip
 8000d30:	1a5b      	subs	r3, r3, r1
 8000d32:	b2a4      	uxth	r4, r4
 8000d34:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d38:	fb08 3310 	mls	r3, r8, r0, r3
 8000d3c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d40:	fb00 f707 	mul.w	r7, r0, r7
 8000d44:	42a7      	cmp	r7, r4
 8000d46:	d90a      	bls.n	8000d5e <__udivmoddi4+0x92>
 8000d48:	eb1c 0404 	adds.w	r4, ip, r4
 8000d4c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d50:	f080 810a 	bcs.w	8000f68 <__udivmoddi4+0x29c>
 8000d54:	42a7      	cmp	r7, r4
 8000d56:	f240 8107 	bls.w	8000f68 <__udivmoddi4+0x29c>
 8000d5a:	4464      	add	r4, ip
 8000d5c:	3802      	subs	r0, #2
 8000d5e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d62:	1be4      	subs	r4, r4, r7
 8000d64:	2600      	movs	r6, #0
 8000d66:	b11d      	cbz	r5, 8000d70 <__udivmoddi4+0xa4>
 8000d68:	40d4      	lsrs	r4, r2
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	e9c5 4300 	strd	r4, r3, [r5]
 8000d70:	4631      	mov	r1, r6
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	428b      	cmp	r3, r1
 8000d78:	d909      	bls.n	8000d8e <__udivmoddi4+0xc2>
 8000d7a:	2d00      	cmp	r5, #0
 8000d7c:	f000 80ef 	beq.w	8000f5e <__udivmoddi4+0x292>
 8000d80:	2600      	movs	r6, #0
 8000d82:	e9c5 0100 	strd	r0, r1, [r5]
 8000d86:	4630      	mov	r0, r6
 8000d88:	4631      	mov	r1, r6
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	fab3 f683 	clz	r6, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d14a      	bne.n	8000e2c <__udivmoddi4+0x160>
 8000d96:	428b      	cmp	r3, r1
 8000d98:	d302      	bcc.n	8000da0 <__udivmoddi4+0xd4>
 8000d9a:	4282      	cmp	r2, r0
 8000d9c:	f200 80f9 	bhi.w	8000f92 <__udivmoddi4+0x2c6>
 8000da0:	1a84      	subs	r4, r0, r2
 8000da2:	eb61 0303 	sbc.w	r3, r1, r3
 8000da6:	2001      	movs	r0, #1
 8000da8:	469e      	mov	lr, r3
 8000daa:	2d00      	cmp	r5, #0
 8000dac:	d0e0      	beq.n	8000d70 <__udivmoddi4+0xa4>
 8000dae:	e9c5 4e00 	strd	r4, lr, [r5]
 8000db2:	e7dd      	b.n	8000d70 <__udivmoddi4+0xa4>
 8000db4:	b902      	cbnz	r2, 8000db8 <__udivmoddi4+0xec>
 8000db6:	deff      	udf	#255	; 0xff
 8000db8:	fab2 f282 	clz	r2, r2
 8000dbc:	2a00      	cmp	r2, #0
 8000dbe:	f040 8092 	bne.w	8000ee6 <__udivmoddi4+0x21a>
 8000dc2:	eba1 010c 	sub.w	r1, r1, ip
 8000dc6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dca:	fa1f fe8c 	uxth.w	lr, ip
 8000dce:	2601      	movs	r6, #1
 8000dd0:	0c20      	lsrs	r0, r4, #16
 8000dd2:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dd6:	fb07 1113 	mls	r1, r7, r3, r1
 8000dda:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dde:	fb0e f003 	mul.w	r0, lr, r3
 8000de2:	4288      	cmp	r0, r1
 8000de4:	d908      	bls.n	8000df8 <__udivmoddi4+0x12c>
 8000de6:	eb1c 0101 	adds.w	r1, ip, r1
 8000dea:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dee:	d202      	bcs.n	8000df6 <__udivmoddi4+0x12a>
 8000df0:	4288      	cmp	r0, r1
 8000df2:	f200 80cb 	bhi.w	8000f8c <__udivmoddi4+0x2c0>
 8000df6:	4643      	mov	r3, r8
 8000df8:	1a09      	subs	r1, r1, r0
 8000dfa:	b2a4      	uxth	r4, r4
 8000dfc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e00:	fb07 1110 	mls	r1, r7, r0, r1
 8000e04:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e08:	fb0e fe00 	mul.w	lr, lr, r0
 8000e0c:	45a6      	cmp	lr, r4
 8000e0e:	d908      	bls.n	8000e22 <__udivmoddi4+0x156>
 8000e10:	eb1c 0404 	adds.w	r4, ip, r4
 8000e14:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e18:	d202      	bcs.n	8000e20 <__udivmoddi4+0x154>
 8000e1a:	45a6      	cmp	lr, r4
 8000e1c:	f200 80bb 	bhi.w	8000f96 <__udivmoddi4+0x2ca>
 8000e20:	4608      	mov	r0, r1
 8000e22:	eba4 040e 	sub.w	r4, r4, lr
 8000e26:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e2a:	e79c      	b.n	8000d66 <__udivmoddi4+0x9a>
 8000e2c:	f1c6 0720 	rsb	r7, r6, #32
 8000e30:	40b3      	lsls	r3, r6
 8000e32:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e36:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e3a:	fa20 f407 	lsr.w	r4, r0, r7
 8000e3e:	fa01 f306 	lsl.w	r3, r1, r6
 8000e42:	431c      	orrs	r4, r3
 8000e44:	40f9      	lsrs	r1, r7
 8000e46:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e4a:	fa00 f306 	lsl.w	r3, r0, r6
 8000e4e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e52:	0c20      	lsrs	r0, r4, #16
 8000e54:	fa1f fe8c 	uxth.w	lr, ip
 8000e58:	fb09 1118 	mls	r1, r9, r8, r1
 8000e5c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e60:	fb08 f00e 	mul.w	r0, r8, lr
 8000e64:	4288      	cmp	r0, r1
 8000e66:	fa02 f206 	lsl.w	r2, r2, r6
 8000e6a:	d90b      	bls.n	8000e84 <__udivmoddi4+0x1b8>
 8000e6c:	eb1c 0101 	adds.w	r1, ip, r1
 8000e70:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e74:	f080 8088 	bcs.w	8000f88 <__udivmoddi4+0x2bc>
 8000e78:	4288      	cmp	r0, r1
 8000e7a:	f240 8085 	bls.w	8000f88 <__udivmoddi4+0x2bc>
 8000e7e:	f1a8 0802 	sub.w	r8, r8, #2
 8000e82:	4461      	add	r1, ip
 8000e84:	1a09      	subs	r1, r1, r0
 8000e86:	b2a4      	uxth	r4, r4
 8000e88:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e8c:	fb09 1110 	mls	r1, r9, r0, r1
 8000e90:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e98:	458e      	cmp	lr, r1
 8000e9a:	d908      	bls.n	8000eae <__udivmoddi4+0x1e2>
 8000e9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000ea0:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea4:	d26c      	bcs.n	8000f80 <__udivmoddi4+0x2b4>
 8000ea6:	458e      	cmp	lr, r1
 8000ea8:	d96a      	bls.n	8000f80 <__udivmoddi4+0x2b4>
 8000eaa:	3802      	subs	r0, #2
 8000eac:	4461      	add	r1, ip
 8000eae:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000eb2:	fba0 9402 	umull	r9, r4, r0, r2
 8000eb6:	eba1 010e 	sub.w	r1, r1, lr
 8000eba:	42a1      	cmp	r1, r4
 8000ebc:	46c8      	mov	r8, r9
 8000ebe:	46a6      	mov	lr, r4
 8000ec0:	d356      	bcc.n	8000f70 <__udivmoddi4+0x2a4>
 8000ec2:	d053      	beq.n	8000f6c <__udivmoddi4+0x2a0>
 8000ec4:	b15d      	cbz	r5, 8000ede <__udivmoddi4+0x212>
 8000ec6:	ebb3 0208 	subs.w	r2, r3, r8
 8000eca:	eb61 010e 	sbc.w	r1, r1, lr
 8000ece:	fa01 f707 	lsl.w	r7, r1, r7
 8000ed2:	fa22 f306 	lsr.w	r3, r2, r6
 8000ed6:	40f1      	lsrs	r1, r6
 8000ed8:	431f      	orrs	r7, r3
 8000eda:	e9c5 7100 	strd	r7, r1, [r5]
 8000ede:	2600      	movs	r6, #0
 8000ee0:	4631      	mov	r1, r6
 8000ee2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ee6:	f1c2 0320 	rsb	r3, r2, #32
 8000eea:	40d8      	lsrs	r0, r3
 8000eec:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ef0:	fa21 f303 	lsr.w	r3, r1, r3
 8000ef4:	4091      	lsls	r1, r2
 8000ef6:	4301      	orrs	r1, r0
 8000ef8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000efc:	fa1f fe8c 	uxth.w	lr, ip
 8000f00:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f04:	fb07 3610 	mls	r6, r7, r0, r3
 8000f08:	0c0b      	lsrs	r3, r1, #16
 8000f0a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f0e:	fb00 f60e 	mul.w	r6, r0, lr
 8000f12:	429e      	cmp	r6, r3
 8000f14:	fa04 f402 	lsl.w	r4, r4, r2
 8000f18:	d908      	bls.n	8000f2c <__udivmoddi4+0x260>
 8000f1a:	eb1c 0303 	adds.w	r3, ip, r3
 8000f1e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f22:	d22f      	bcs.n	8000f84 <__udivmoddi4+0x2b8>
 8000f24:	429e      	cmp	r6, r3
 8000f26:	d92d      	bls.n	8000f84 <__udivmoddi4+0x2b8>
 8000f28:	3802      	subs	r0, #2
 8000f2a:	4463      	add	r3, ip
 8000f2c:	1b9b      	subs	r3, r3, r6
 8000f2e:	b289      	uxth	r1, r1
 8000f30:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f34:	fb07 3316 	mls	r3, r7, r6, r3
 8000f38:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f3c:	fb06 f30e 	mul.w	r3, r6, lr
 8000f40:	428b      	cmp	r3, r1
 8000f42:	d908      	bls.n	8000f56 <__udivmoddi4+0x28a>
 8000f44:	eb1c 0101 	adds.w	r1, ip, r1
 8000f48:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f4c:	d216      	bcs.n	8000f7c <__udivmoddi4+0x2b0>
 8000f4e:	428b      	cmp	r3, r1
 8000f50:	d914      	bls.n	8000f7c <__udivmoddi4+0x2b0>
 8000f52:	3e02      	subs	r6, #2
 8000f54:	4461      	add	r1, ip
 8000f56:	1ac9      	subs	r1, r1, r3
 8000f58:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f5c:	e738      	b.n	8000dd0 <__udivmoddi4+0x104>
 8000f5e:	462e      	mov	r6, r5
 8000f60:	4628      	mov	r0, r5
 8000f62:	e705      	b.n	8000d70 <__udivmoddi4+0xa4>
 8000f64:	4606      	mov	r6, r0
 8000f66:	e6e3      	b.n	8000d30 <__udivmoddi4+0x64>
 8000f68:	4618      	mov	r0, r3
 8000f6a:	e6f8      	b.n	8000d5e <__udivmoddi4+0x92>
 8000f6c:	454b      	cmp	r3, r9
 8000f6e:	d2a9      	bcs.n	8000ec4 <__udivmoddi4+0x1f8>
 8000f70:	ebb9 0802 	subs.w	r8, r9, r2
 8000f74:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f78:	3801      	subs	r0, #1
 8000f7a:	e7a3      	b.n	8000ec4 <__udivmoddi4+0x1f8>
 8000f7c:	4646      	mov	r6, r8
 8000f7e:	e7ea      	b.n	8000f56 <__udivmoddi4+0x28a>
 8000f80:	4620      	mov	r0, r4
 8000f82:	e794      	b.n	8000eae <__udivmoddi4+0x1e2>
 8000f84:	4640      	mov	r0, r8
 8000f86:	e7d1      	b.n	8000f2c <__udivmoddi4+0x260>
 8000f88:	46d0      	mov	r8, sl
 8000f8a:	e77b      	b.n	8000e84 <__udivmoddi4+0x1b8>
 8000f8c:	3b02      	subs	r3, #2
 8000f8e:	4461      	add	r1, ip
 8000f90:	e732      	b.n	8000df8 <__udivmoddi4+0x12c>
 8000f92:	4630      	mov	r0, r6
 8000f94:	e709      	b.n	8000daa <__udivmoddi4+0xde>
 8000f96:	4464      	add	r4, ip
 8000f98:	3802      	subs	r0, #2
 8000f9a:	e742      	b.n	8000e22 <__udivmoddi4+0x156>

08000f9c <__aeabi_idiv0>:
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop

08000fa0 <MCP9808_Init>:
 * write bit.
 *
 * @param hi2c A pointer to the I2C handler.
 * @param addr Address of MCP9808 on I2C bus (default 0x18).
 */
void MCP9808_Init(I2C_HandleTypeDef *hi2c, uint8_t addr) {
 8000fa0:	b480      	push	{r7}
 8000fa2:	b083      	sub	sp, #12
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
 8000fa8:	460b      	mov	r3, r1
 8000faa:	70fb      	strb	r3, [r7, #3]
	mcp9808.hi2c = hi2c;
 8000fac:	4a08      	ldr	r2, [pc, #32]	; (8000fd0 <MCP9808_Init+0x30>)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	6013      	str	r3, [r2, #0]
	mcp9808.address = addr << 1;
 8000fb2:	78fb      	ldrb	r3, [r7, #3]
 8000fb4:	005b      	lsls	r3, r3, #1
 8000fb6:	b2da      	uxtb	r2, r3
 8000fb8:	4b05      	ldr	r3, [pc, #20]	; (8000fd0 <MCP9808_Init+0x30>)
 8000fba:	711a      	strb	r2, [r3, #4]
	mcp9808.resolution = MCP9808_VeryHigh_Res;
 8000fbc:	4b04      	ldr	r3, [pc, #16]	; (8000fd0 <MCP9808_Init+0x30>)
 8000fbe:	2203      	movs	r2, #3
 8000fc0:	715a      	strb	r2, [r3, #5]
}
 8000fc2:	bf00      	nop
 8000fc4:	370c      	adds	r7, #12
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop
 8000fd0:	20000098 	.word	0x20000098

08000fd4 <MCP9808_Write>:
 *
 * @param _reg Pointer to a register.
 * @param value The data on which to send.
 * @returns res HAL status code.
 */
static HAL_StatusTypeDef MCP9808_Write(MCP9808_REG_TypeDef *_reg, uint8_t *value) {
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b086      	sub	sp, #24
 8000fd8:	af02      	add	r7, sp, #8
 8000fda:	6078      	str	r0, [r7, #4]
 8000fdc:	6039      	str	r1, [r7, #0]
	uint8_t reg[] = {*_reg, *value};
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	733b      	strb	r3, [r7, #12]
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	737b      	strb	r3, [r7, #13]
	HAL_StatusTypeDef res = HAL_I2C_Master_Transmit(mcp9808.hi2c, mcp9808.address,
 8000fea:	4b0a      	ldr	r3, [pc, #40]	; (8001014 <MCP9808_Write+0x40>)
 8000fec:	6818      	ldr	r0, [r3, #0]
 8000fee:	4b09      	ldr	r3, [pc, #36]	; (8001014 <MCP9808_Write+0x40>)
 8000ff0:	791b      	ldrb	r3, [r3, #4]
 8000ff2:	b299      	uxth	r1, r3
 8000ff4:	f107 020c 	add.w	r2, r7, #12
 8000ff8:	f04f 33ff 	mov.w	r3, #4294967295
 8000ffc:	9300      	str	r3, [sp, #0]
 8000ffe:	2302      	movs	r3, #2
 8001000:	f002 ffb4 	bl	8003f6c <HAL_I2C_Master_Transmit>
 8001004:	4603      	mov	r3, r0
 8001006:	73fb      	strb	r3, [r7, #15]
			reg, sizeof(reg), HAL_MAX_DELAY);

	return res;
 8001008:	7bfb      	ldrb	r3, [r7, #15]
}
 800100a:	4618      	mov	r0, r3
 800100c:	3710      	adds	r7, #16
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	20000098 	.word	0x20000098

08001018 <MCP9808_Read>:
 * @param _reg Pointer to a register.
 * @param buf A pointer to a buffer to store the response in.
 * @param buf_size The size of the buffer (n values).
 * @returns res HAL status code.
 */
static HAL_StatusTypeDef MCP9808_Read(MCP9808_REG_TypeDef *_reg, uint8_t *buf, uint8_t buf_size) {
 8001018:	b580      	push	{r7, lr}
 800101a:	b088      	sub	sp, #32
 800101c:	af02      	add	r7, sp, #8
 800101e:	60f8      	str	r0, [r7, #12]
 8001020:	60b9      	str	r1, [r7, #8]
 8001022:	4613      	mov	r3, r2
 8001024:	71fb      	strb	r3, [r7, #7]

	uint8_t reg[1] = {*_reg};
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	753b      	strb	r3, [r7, #20]
	HAL_StatusTypeDef res = HAL_I2C_Master_Transmit(mcp9808.hi2c, mcp9808.address,
 800102c:	4b16      	ldr	r3, [pc, #88]	; (8001088 <MCP9808_Read+0x70>)
 800102e:	6818      	ldr	r0, [r3, #0]
 8001030:	4b15      	ldr	r3, [pc, #84]	; (8001088 <MCP9808_Read+0x70>)
 8001032:	791b      	ldrb	r3, [r3, #4]
 8001034:	b299      	uxth	r1, r3
 8001036:	f107 0214 	add.w	r2, r7, #20
 800103a:	f04f 33ff 	mov.w	r3, #4294967295
 800103e:	9300      	str	r3, [sp, #0]
 8001040:	2301      	movs	r3, #1
 8001042:	f002 ff93 	bl	8003f6c <HAL_I2C_Master_Transmit>
 8001046:	4603      	mov	r3, r0
 8001048:	75fb      	strb	r3, [r7, #23]
			reg, sizeof(reg), HAL_MAX_DELAY);


	if(res != HAL_OK){
 800104a:	7dfb      	ldrb	r3, [r7, #23]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d001      	beq.n	8001054 <MCP9808_Read+0x3c>
		return res;
 8001050:	7dfb      	ldrb	r3, [r7, #23]
 8001052:	e014      	b.n	800107e <MCP9808_Read+0x66>
	}

	res = HAL_I2C_Master_Receive(mcp9808.hi2c, mcp9808.address, buf, buf_size, HAL_MAX_DELAY);
 8001054:	4b0c      	ldr	r3, [pc, #48]	; (8001088 <MCP9808_Read+0x70>)
 8001056:	6818      	ldr	r0, [r3, #0]
 8001058:	4b0b      	ldr	r3, [pc, #44]	; (8001088 <MCP9808_Read+0x70>)
 800105a:	791b      	ldrb	r3, [r3, #4]
 800105c:	b299      	uxth	r1, r3
 800105e:	79fb      	ldrb	r3, [r7, #7]
 8001060:	b29b      	uxth	r3, r3
 8001062:	f04f 32ff 	mov.w	r2, #4294967295
 8001066:	9200      	str	r2, [sp, #0]
 8001068:	68ba      	ldr	r2, [r7, #8]
 800106a:	f003 f873 	bl	8004154 <HAL_I2C_Master_Receive>
 800106e:	4603      	mov	r3, r0
 8001070:	75fb      	strb	r3, [r7, #23]

	if(res != HAL_OK){
 8001072:	7dfb      	ldrb	r3, [r7, #23]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d001      	beq.n	800107c <MCP9808_Read+0x64>
		return res;
 8001078:	7dfb      	ldrb	r3, [r7, #23]
 800107a:	e000      	b.n	800107e <MCP9808_Read+0x66>
	}

	return res;
 800107c:	7dfb      	ldrb	r3, [r7, #23]
}
 800107e:	4618      	mov	r0, r3
 8001080:	3718      	adds	r7, #24
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	20000098 	.word	0x20000098

0800108c <MCP9808_MeasureTemperature>:
 *
 * @param temperature A pointer to a temperature float to store a returned
 * value from.
 * @returns res HAL status code.
 */
HAL_StatusTypeDef MCP9808_MeasureTemperature(float *temperature) {
 800108c:	b5b0      	push	{r4, r5, r7, lr}
 800108e:	b084      	sub	sp, #16
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]

	MCP9808_REG_TypeDef reg = MCP9808_T_AMBIENT_REG;
 8001094:	2305      	movs	r3, #5
 8001096:	733b      	strb	r3, [r7, #12]
	uint8_t buf[2];
	HAL_StatusTypeDef res = MCP9808_Read(&reg, buf, sizeof(buf));
 8001098:	f107 0108 	add.w	r1, r7, #8
 800109c:	f107 030c 	add.w	r3, r7, #12
 80010a0:	2202      	movs	r2, #2
 80010a2:	4618      	mov	r0, r3
 80010a4:	f7ff ffb8 	bl	8001018 <MCP9808_Read>
 80010a8:	4603      	mov	r3, r0
 80010aa:	73fb      	strb	r3, [r7, #15]

	if(res == HAL_OK) {
 80010ac:	7bfb      	ldrb	r3, [r7, #15]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d162      	bne.n	8001178 <MCP9808_MeasureTemperature+0xec>
		uint8_t upper = buf[0];
 80010b2:	7a3b      	ldrb	r3, [r7, #8]
 80010b4:	73bb      	strb	r3, [r7, #14]
		upper &= 0x1F;
 80010b6:	7bbb      	ldrb	r3, [r7, #14]
 80010b8:	f003 031f 	and.w	r3, r3, #31
 80010bc:	73bb      	strb	r3, [r7, #14]
		uint8_t lower = buf[1];
 80010be:	7a7b      	ldrb	r3, [r7, #9]
 80010c0:	737b      	strb	r3, [r7, #13]

		if((upper & 0x10) == 0x10) {
 80010c2:	7bbb      	ldrb	r3, [r7, #14]
 80010c4:	f003 0310 	and.w	r3, r3, #16
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d030      	beq.n	800112e <MCP9808_MeasureTemperature+0xa2>
			upper &= 0x0F;
 80010cc:	7bbb      	ldrb	r3, [r7, #14]
 80010ce:	f003 030f 	and.w	r3, r3, #15
 80010d2:	73bb      	strb	r3, [r7, #14]
			*temperature = 256 - (upper * 16.0) + (lower / 16.0);
 80010d4:	7bbb      	ldrb	r3, [r7, #14]
 80010d6:	4618      	mov	r0, r3
 80010d8:	f7ff fa44 	bl	8000564 <__aeabi_i2d>
 80010dc:	f04f 0200 	mov.w	r2, #0
 80010e0:	4b28      	ldr	r3, [pc, #160]	; (8001184 <MCP9808_MeasureTemperature+0xf8>)
 80010e2:	f7ff faa9 	bl	8000638 <__aeabi_dmul>
 80010e6:	4602      	mov	r2, r0
 80010e8:	460b      	mov	r3, r1
 80010ea:	f04f 0000 	mov.w	r0, #0
 80010ee:	4926      	ldr	r1, [pc, #152]	; (8001188 <MCP9808_MeasureTemperature+0xfc>)
 80010f0:	f7ff f8ea 	bl	80002c8 <__aeabi_dsub>
 80010f4:	4602      	mov	r2, r0
 80010f6:	460b      	mov	r3, r1
 80010f8:	4614      	mov	r4, r2
 80010fa:	461d      	mov	r5, r3
 80010fc:	7b7b      	ldrb	r3, [r7, #13]
 80010fe:	4618      	mov	r0, r3
 8001100:	f7ff fa30 	bl	8000564 <__aeabi_i2d>
 8001104:	f04f 0200 	mov.w	r2, #0
 8001108:	4b1e      	ldr	r3, [pc, #120]	; (8001184 <MCP9808_MeasureTemperature+0xf8>)
 800110a:	f7ff fbbf 	bl	800088c <__aeabi_ddiv>
 800110e:	4602      	mov	r2, r0
 8001110:	460b      	mov	r3, r1
 8001112:	4620      	mov	r0, r4
 8001114:	4629      	mov	r1, r5
 8001116:	f7ff f8d9 	bl	80002cc <__adddf3>
 800111a:	4602      	mov	r2, r0
 800111c:	460b      	mov	r3, r1
 800111e:	4610      	mov	r0, r2
 8001120:	4619      	mov	r1, r3
 8001122:	f7ff fd6b 	bl	8000bfc <__aeabi_d2f>
 8001126:	4602      	mov	r2, r0
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	601a      	str	r2, [r3, #0]
 800112c:	e024      	b.n	8001178 <MCP9808_MeasureTemperature+0xec>
		} else {
			*temperature = (upper * 16.0) + (lower / 16.0);
 800112e:	7bbb      	ldrb	r3, [r7, #14]
 8001130:	4618      	mov	r0, r3
 8001132:	f7ff fa17 	bl	8000564 <__aeabi_i2d>
 8001136:	f04f 0200 	mov.w	r2, #0
 800113a:	4b12      	ldr	r3, [pc, #72]	; (8001184 <MCP9808_MeasureTemperature+0xf8>)
 800113c:	f7ff fa7c 	bl	8000638 <__aeabi_dmul>
 8001140:	4602      	mov	r2, r0
 8001142:	460b      	mov	r3, r1
 8001144:	4614      	mov	r4, r2
 8001146:	461d      	mov	r5, r3
 8001148:	7b7b      	ldrb	r3, [r7, #13]
 800114a:	4618      	mov	r0, r3
 800114c:	f7ff fa0a 	bl	8000564 <__aeabi_i2d>
 8001150:	f04f 0200 	mov.w	r2, #0
 8001154:	4b0b      	ldr	r3, [pc, #44]	; (8001184 <MCP9808_MeasureTemperature+0xf8>)
 8001156:	f7ff fb99 	bl	800088c <__aeabi_ddiv>
 800115a:	4602      	mov	r2, r0
 800115c:	460b      	mov	r3, r1
 800115e:	4620      	mov	r0, r4
 8001160:	4629      	mov	r1, r5
 8001162:	f7ff f8b3 	bl	80002cc <__adddf3>
 8001166:	4602      	mov	r2, r0
 8001168:	460b      	mov	r3, r1
 800116a:	4610      	mov	r0, r2
 800116c:	4619      	mov	r1, r3
 800116e:	f7ff fd45 	bl	8000bfc <__aeabi_d2f>
 8001172:	4602      	mov	r2, r0
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	601a      	str	r2, [r3, #0]
		}
	}

	return res;
 8001178:	7bfb      	ldrb	r3, [r7, #15]
}
 800117a:	4618      	mov	r0, r3
 800117c:	3710      	adds	r7, #16
 800117e:	46bd      	mov	sp, r7
 8001180:	bdb0      	pop	{r4, r5, r7, pc}
 8001182:	bf00      	nop
 8001184:	40300000 	.word	0x40300000
 8001188:	40700000 	.word	0x40700000

0800118c <MCP9808_SetResolution>:
 * VeryHigh = 0.0625 (slowest 250 ms)
 *
 * @param resolution Desired resolution to switch to.
 * @returns res HAL status code.
 */
HAL_StatusTypeDef MCP9808_SetResolution(MCP9808_Resolution_TypeDef resolution) {
 800118c:	b580      	push	{r7, lr}
 800118e:	b084      	sub	sp, #16
 8001190:	af00      	add	r7, sp, #0
 8001192:	4603      	mov	r3, r0
 8001194:	71fb      	strb	r3, [r7, #7]

	MCP9808_REG_TypeDef reg = MCP9808_RESOLUTION_REG;
 8001196:	2308      	movs	r3, #8
 8001198:	73bb      	strb	r3, [r7, #14]
	uint8_t value = resolution & 0x03;
 800119a:	79fb      	ldrb	r3, [r7, #7]
 800119c:	f003 0303 	and.w	r3, r3, #3
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	737b      	strb	r3, [r7, #13]

	HAL_StatusTypeDef res = MCP9808_Write(&reg, &value);
 80011a4:	f107 020d 	add.w	r2, r7, #13
 80011a8:	f107 030e 	add.w	r3, r7, #14
 80011ac:	4611      	mov	r1, r2
 80011ae:	4618      	mov	r0, r3
 80011b0:	f7ff ff10 	bl	8000fd4 <MCP9808_Write>
 80011b4:	4603      	mov	r3, r0
 80011b6:	73fb      	strb	r3, [r7, #15]

	if(res == HAL_OK) {
 80011b8:	7bfb      	ldrb	r3, [r7, #15]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d102      	bne.n	80011c4 <MCP9808_SetResolution+0x38>
		mcp9808.resolution = resolution;
 80011be:	4a04      	ldr	r2, [pc, #16]	; (80011d0 <MCP9808_SetResolution+0x44>)
 80011c0:	79fb      	ldrb	r3, [r7, #7]
 80011c2:	7153      	strb	r3, [r2, #5]
	}

	return res;
 80011c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	3710      	adds	r7, #16
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	20000098 	.word	0x20000098

080011d4 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80011d4:	b480      	push	{r7}
 80011d6:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80011d8:	bf00      	nop
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr
	...

080011e4 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b086      	sub	sp, #24
 80011e8:	af04      	add	r7, sp, #16
 80011ea:	4603      	mov	r3, r0
 80011ec:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80011ee:	f04f 33ff 	mov.w	r3, #4294967295
 80011f2:	9302      	str	r3, [sp, #8]
 80011f4:	2301      	movs	r3, #1
 80011f6:	9301      	str	r3, [sp, #4]
 80011f8:	1dfb      	adds	r3, r7, #7
 80011fa:	9300      	str	r3, [sp, #0]
 80011fc:	2301      	movs	r3, #1
 80011fe:	2200      	movs	r2, #0
 8001200:	2178      	movs	r1, #120	; 0x78
 8001202:	4803      	ldr	r0, [pc, #12]	; (8001210 <ssd1306_WriteCommand+0x2c>)
 8001204:	f003 f89c 	bl	8004340 <HAL_I2C_Mem_Write>
}
 8001208:	bf00      	nop
 800120a:	3708      	adds	r7, #8
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}
 8001210:	200004f0 	.word	0x200004f0

08001214 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001214:	b580      	push	{r7, lr}
 8001216:	b086      	sub	sp, #24
 8001218:	af04      	add	r7, sp, #16
 800121a:	6078      	str	r0, [r7, #4]
 800121c:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800121e:	683b      	ldr	r3, [r7, #0]
 8001220:	b29b      	uxth	r3, r3
 8001222:	f04f 32ff 	mov.w	r2, #4294967295
 8001226:	9202      	str	r2, [sp, #8]
 8001228:	9301      	str	r3, [sp, #4]
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	9300      	str	r3, [sp, #0]
 800122e:	2301      	movs	r3, #1
 8001230:	2240      	movs	r2, #64	; 0x40
 8001232:	2178      	movs	r1, #120	; 0x78
 8001234:	4803      	ldr	r0, [pc, #12]	; (8001244 <ssd1306_WriteData+0x30>)
 8001236:	f003 f883 	bl	8004340 <HAL_I2C_Mem_Write>
}
 800123a:	bf00      	nop
 800123c:	3708      	adds	r7, #8
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	200004f0 	.word	0x200004f0

08001248 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 800124c:	f7ff ffc2 	bl	80011d4 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001250:	2064      	movs	r0, #100	; 0x64
 8001252:	f001 fe5b 	bl	8002f0c <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001256:	2000      	movs	r0, #0
 8001258:	f000 f9da 	bl	8001610 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 800125c:	2020      	movs	r0, #32
 800125e:	f7ff ffc1 	bl	80011e4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001262:	2000      	movs	r0, #0
 8001264:	f7ff ffbe 	bl	80011e4 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001268:	20b0      	movs	r0, #176	; 0xb0
 800126a:	f7ff ffbb 	bl	80011e4 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800126e:	20c8      	movs	r0, #200	; 0xc8
 8001270:	f7ff ffb8 	bl	80011e4 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001274:	2000      	movs	r0, #0
 8001276:	f7ff ffb5 	bl	80011e4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800127a:	2010      	movs	r0, #16
 800127c:	f7ff ffb2 	bl	80011e4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001280:	2040      	movs	r0, #64	; 0x40
 8001282:	f7ff ffaf 	bl	80011e4 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001286:	20ff      	movs	r0, #255	; 0xff
 8001288:	f000 f9ae 	bl	80015e8 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 800128c:	20a1      	movs	r0, #161	; 0xa1
 800128e:	f7ff ffa9 	bl	80011e4 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001292:	20a6      	movs	r0, #166	; 0xa6
 8001294:	f7ff ffa6 	bl	80011e4 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001298:	20a8      	movs	r0, #168	; 0xa8
 800129a:	f7ff ffa3 	bl	80011e4 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800129e:	203f      	movs	r0, #63	; 0x3f
 80012a0:	f7ff ffa0 	bl	80011e4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80012a4:	20a4      	movs	r0, #164	; 0xa4
 80012a6:	f7ff ff9d 	bl	80011e4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80012aa:	20d3      	movs	r0, #211	; 0xd3
 80012ac:	f7ff ff9a 	bl	80011e4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80012b0:	2000      	movs	r0, #0
 80012b2:	f7ff ff97 	bl	80011e4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80012b6:	20d5      	movs	r0, #213	; 0xd5
 80012b8:	f7ff ff94 	bl	80011e4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80012bc:	20f0      	movs	r0, #240	; 0xf0
 80012be:	f7ff ff91 	bl	80011e4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80012c2:	20d9      	movs	r0, #217	; 0xd9
 80012c4:	f7ff ff8e 	bl	80011e4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80012c8:	2022      	movs	r0, #34	; 0x22
 80012ca:	f7ff ff8b 	bl	80011e4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80012ce:	20da      	movs	r0, #218	; 0xda
 80012d0:	f7ff ff88 	bl	80011e4 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80012d4:	2012      	movs	r0, #18
 80012d6:	f7ff ff85 	bl	80011e4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80012da:	20db      	movs	r0, #219	; 0xdb
 80012dc:	f7ff ff82 	bl	80011e4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80012e0:	2020      	movs	r0, #32
 80012e2:	f7ff ff7f 	bl	80011e4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80012e6:	208d      	movs	r0, #141	; 0x8d
 80012e8:	f7ff ff7c 	bl	80011e4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80012ec:	2014      	movs	r0, #20
 80012ee:	f7ff ff79 	bl	80011e4 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80012f2:	2001      	movs	r0, #1
 80012f4:	f000 f98c 	bl	8001610 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80012f8:	2000      	movs	r0, #0
 80012fa:	f000 f80f 	bl	800131c <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80012fe:	f000 f831 	bl	8001364 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8001302:	4b05      	ldr	r3, [pc, #20]	; (8001318 <ssd1306_Init+0xd0>)
 8001304:	2200      	movs	r2, #0
 8001306:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001308:	4b03      	ldr	r3, [pc, #12]	; (8001318 <ssd1306_Init+0xd0>)
 800130a:	2200      	movs	r2, #0
 800130c:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800130e:	4b02      	ldr	r3, [pc, #8]	; (8001318 <ssd1306_Init+0xd0>)
 8001310:	2201      	movs	r2, #1
 8001312:	711a      	strb	r2, [r3, #4]
}
 8001314:	bf00      	nop
 8001316:	bd80      	pop	{r7, pc}
 8001318:	200004a0 	.word	0x200004a0

0800131c <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 800131c:	b480      	push	{r7}
 800131e:	b085      	sub	sp, #20
 8001320:	af00      	add	r7, sp, #0
 8001322:	4603      	mov	r3, r0
 8001324:	71fb      	strb	r3, [r7, #7]
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8001326:	2300      	movs	r3, #0
 8001328:	60fb      	str	r3, [r7, #12]
 800132a:	e00d      	b.n	8001348 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 800132c:	79fb      	ldrb	r3, [r7, #7]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d101      	bne.n	8001336 <ssd1306_Fill+0x1a>
 8001332:	2100      	movs	r1, #0
 8001334:	e000      	b.n	8001338 <ssd1306_Fill+0x1c>
 8001336:	21ff      	movs	r1, #255	; 0xff
 8001338:	4a09      	ldr	r2, [pc, #36]	; (8001360 <ssd1306_Fill+0x44>)
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	4413      	add	r3, r2
 800133e:	460a      	mov	r2, r1
 8001340:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	3301      	adds	r3, #1
 8001346:	60fb      	str	r3, [r7, #12]
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800134e:	d3ed      	bcc.n	800132c <ssd1306_Fill+0x10>
    }
}
 8001350:	bf00      	nop
 8001352:	bf00      	nop
 8001354:	3714      	adds	r7, #20
 8001356:	46bd      	mov	sp, r7
 8001358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135c:	4770      	bx	lr
 800135e:	bf00      	nop
 8001360:	200000a0 	.word	0x200000a0

08001364 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001364:	b580      	push	{r7, lr}
 8001366:	b082      	sub	sp, #8
 8001368:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800136a:	2300      	movs	r3, #0
 800136c:	71fb      	strb	r3, [r7, #7]
 800136e:	e016      	b.n	800139e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001370:	79fb      	ldrb	r3, [r7, #7]
 8001372:	3b50      	subs	r3, #80	; 0x50
 8001374:	b2db      	uxtb	r3, r3
 8001376:	4618      	mov	r0, r3
 8001378:	f7ff ff34 	bl	80011e4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 800137c:	2000      	movs	r0, #0
 800137e:	f7ff ff31 	bl	80011e4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001382:	2010      	movs	r0, #16
 8001384:	f7ff ff2e 	bl	80011e4 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001388:	79fb      	ldrb	r3, [r7, #7]
 800138a:	01db      	lsls	r3, r3, #7
 800138c:	4a08      	ldr	r2, [pc, #32]	; (80013b0 <ssd1306_UpdateScreen+0x4c>)
 800138e:	4413      	add	r3, r2
 8001390:	2180      	movs	r1, #128	; 0x80
 8001392:	4618      	mov	r0, r3
 8001394:	f7ff ff3e 	bl	8001214 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001398:	79fb      	ldrb	r3, [r7, #7]
 800139a:	3301      	adds	r3, #1
 800139c:	71fb      	strb	r3, [r7, #7]
 800139e:	79fb      	ldrb	r3, [r7, #7]
 80013a0:	2b07      	cmp	r3, #7
 80013a2:	d9e5      	bls.n	8001370 <ssd1306_UpdateScreen+0xc>
    }
}
 80013a4:	bf00      	nop
 80013a6:	bf00      	nop
 80013a8:	3708      	adds	r7, #8
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	200000a0 	.word	0x200000a0

080013b4 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80013b4:	b480      	push	{r7}
 80013b6:	b083      	sub	sp, #12
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	4603      	mov	r3, r0
 80013bc:	71fb      	strb	r3, [r7, #7]
 80013be:	460b      	mov	r3, r1
 80013c0:	71bb      	strb	r3, [r7, #6]
 80013c2:	4613      	mov	r3, r2
 80013c4:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80013c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	db3d      	blt.n	800144a <ssd1306_DrawPixel+0x96>
 80013ce:	79bb      	ldrb	r3, [r7, #6]
 80013d0:	2b3f      	cmp	r3, #63	; 0x3f
 80013d2:	d83a      	bhi.n	800144a <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80013d4:	797b      	ldrb	r3, [r7, #5]
 80013d6:	2b01      	cmp	r3, #1
 80013d8:	d11a      	bne.n	8001410 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80013da:	79fa      	ldrb	r2, [r7, #7]
 80013dc:	79bb      	ldrb	r3, [r7, #6]
 80013de:	08db      	lsrs	r3, r3, #3
 80013e0:	b2d8      	uxtb	r0, r3
 80013e2:	4603      	mov	r3, r0
 80013e4:	01db      	lsls	r3, r3, #7
 80013e6:	4413      	add	r3, r2
 80013e8:	4a1b      	ldr	r2, [pc, #108]	; (8001458 <ssd1306_DrawPixel+0xa4>)
 80013ea:	5cd3      	ldrb	r3, [r2, r3]
 80013ec:	b25a      	sxtb	r2, r3
 80013ee:	79bb      	ldrb	r3, [r7, #6]
 80013f0:	f003 0307 	and.w	r3, r3, #7
 80013f4:	2101      	movs	r1, #1
 80013f6:	fa01 f303 	lsl.w	r3, r1, r3
 80013fa:	b25b      	sxtb	r3, r3
 80013fc:	4313      	orrs	r3, r2
 80013fe:	b259      	sxtb	r1, r3
 8001400:	79fa      	ldrb	r2, [r7, #7]
 8001402:	4603      	mov	r3, r0
 8001404:	01db      	lsls	r3, r3, #7
 8001406:	4413      	add	r3, r2
 8001408:	b2c9      	uxtb	r1, r1
 800140a:	4a13      	ldr	r2, [pc, #76]	; (8001458 <ssd1306_DrawPixel+0xa4>)
 800140c:	54d1      	strb	r1, [r2, r3]
 800140e:	e01d      	b.n	800144c <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001410:	79fa      	ldrb	r2, [r7, #7]
 8001412:	79bb      	ldrb	r3, [r7, #6]
 8001414:	08db      	lsrs	r3, r3, #3
 8001416:	b2d8      	uxtb	r0, r3
 8001418:	4603      	mov	r3, r0
 800141a:	01db      	lsls	r3, r3, #7
 800141c:	4413      	add	r3, r2
 800141e:	4a0e      	ldr	r2, [pc, #56]	; (8001458 <ssd1306_DrawPixel+0xa4>)
 8001420:	5cd3      	ldrb	r3, [r2, r3]
 8001422:	b25a      	sxtb	r2, r3
 8001424:	79bb      	ldrb	r3, [r7, #6]
 8001426:	f003 0307 	and.w	r3, r3, #7
 800142a:	2101      	movs	r1, #1
 800142c:	fa01 f303 	lsl.w	r3, r1, r3
 8001430:	b25b      	sxtb	r3, r3
 8001432:	43db      	mvns	r3, r3
 8001434:	b25b      	sxtb	r3, r3
 8001436:	4013      	ands	r3, r2
 8001438:	b259      	sxtb	r1, r3
 800143a:	79fa      	ldrb	r2, [r7, #7]
 800143c:	4603      	mov	r3, r0
 800143e:	01db      	lsls	r3, r3, #7
 8001440:	4413      	add	r3, r2
 8001442:	b2c9      	uxtb	r1, r1
 8001444:	4a04      	ldr	r2, [pc, #16]	; (8001458 <ssd1306_DrawPixel+0xa4>)
 8001446:	54d1      	strb	r1, [r2, r3]
 8001448:	e000      	b.n	800144c <ssd1306_DrawPixel+0x98>
        return;
 800144a:	bf00      	nop
    }
}
 800144c:	370c      	adds	r7, #12
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
 8001456:	bf00      	nop
 8001458:	200000a0 	.word	0x200000a0

0800145c <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 800145c:	b590      	push	{r4, r7, lr}
 800145e:	b089      	sub	sp, #36	; 0x24
 8001460:	af00      	add	r7, sp, #0
 8001462:	4604      	mov	r4, r0
 8001464:	1d38      	adds	r0, r7, #4
 8001466:	e880 0006 	stmia.w	r0, {r1, r2}
 800146a:	461a      	mov	r2, r3
 800146c:	4623      	mov	r3, r4
 800146e:	73fb      	strb	r3, [r7, #15]
 8001470:	4613      	mov	r3, r2
 8001472:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001474:	7bfb      	ldrb	r3, [r7, #15]
 8001476:	2b1f      	cmp	r3, #31
 8001478:	d902      	bls.n	8001480 <ssd1306_WriteChar+0x24>
 800147a:	7bfb      	ldrb	r3, [r7, #15]
 800147c:	2b7e      	cmp	r3, #126	; 0x7e
 800147e:	d901      	bls.n	8001484 <ssd1306_WriteChar+0x28>
        return 0;
 8001480:	2300      	movs	r3, #0
 8001482:	e06d      	b.n	8001560 <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8001484:	4b38      	ldr	r3, [pc, #224]	; (8001568 <ssd1306_WriteChar+0x10c>)
 8001486:	881b      	ldrh	r3, [r3, #0]
 8001488:	461a      	mov	r2, r3
 800148a:	793b      	ldrb	r3, [r7, #4]
 800148c:	4413      	add	r3, r2
 800148e:	2b80      	cmp	r3, #128	; 0x80
 8001490:	dc06      	bgt.n	80014a0 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8001492:	4b35      	ldr	r3, [pc, #212]	; (8001568 <ssd1306_WriteChar+0x10c>)
 8001494:	885b      	ldrh	r3, [r3, #2]
 8001496:	461a      	mov	r2, r3
 8001498:	797b      	ldrb	r3, [r7, #5]
 800149a:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 800149c:	2b40      	cmp	r3, #64	; 0x40
 800149e:	dd01      	ble.n	80014a4 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 80014a0:	2300      	movs	r3, #0
 80014a2:	e05d      	b.n	8001560 <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 80014a4:	2300      	movs	r3, #0
 80014a6:	61fb      	str	r3, [r7, #28]
 80014a8:	e04c      	b.n	8001544 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 80014aa:	68ba      	ldr	r2, [r7, #8]
 80014ac:	7bfb      	ldrb	r3, [r7, #15]
 80014ae:	3b20      	subs	r3, #32
 80014b0:	7979      	ldrb	r1, [r7, #5]
 80014b2:	fb01 f303 	mul.w	r3, r1, r3
 80014b6:	4619      	mov	r1, r3
 80014b8:	69fb      	ldr	r3, [r7, #28]
 80014ba:	440b      	add	r3, r1
 80014bc:	005b      	lsls	r3, r3, #1
 80014be:	4413      	add	r3, r2
 80014c0:	881b      	ldrh	r3, [r3, #0]
 80014c2:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 80014c4:	2300      	movs	r3, #0
 80014c6:	61bb      	str	r3, [r7, #24]
 80014c8:	e034      	b.n	8001534 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 80014ca:	697a      	ldr	r2, [r7, #20]
 80014cc:	69bb      	ldr	r3, [r7, #24]
 80014ce:	fa02 f303 	lsl.w	r3, r2, r3
 80014d2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d012      	beq.n	8001500 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80014da:	4b23      	ldr	r3, [pc, #140]	; (8001568 <ssd1306_WriteChar+0x10c>)
 80014dc:	881b      	ldrh	r3, [r3, #0]
 80014de:	b2da      	uxtb	r2, r3
 80014e0:	69bb      	ldr	r3, [r7, #24]
 80014e2:	b2db      	uxtb	r3, r3
 80014e4:	4413      	add	r3, r2
 80014e6:	b2d8      	uxtb	r0, r3
 80014e8:	4b1f      	ldr	r3, [pc, #124]	; (8001568 <ssd1306_WriteChar+0x10c>)
 80014ea:	885b      	ldrh	r3, [r3, #2]
 80014ec:	b2da      	uxtb	r2, r3
 80014ee:	69fb      	ldr	r3, [r7, #28]
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	4413      	add	r3, r2
 80014f4:	b2db      	uxtb	r3, r3
 80014f6:	7bba      	ldrb	r2, [r7, #14]
 80014f8:	4619      	mov	r1, r3
 80014fa:	f7ff ff5b 	bl	80013b4 <ssd1306_DrawPixel>
 80014fe:	e016      	b.n	800152e <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001500:	4b19      	ldr	r3, [pc, #100]	; (8001568 <ssd1306_WriteChar+0x10c>)
 8001502:	881b      	ldrh	r3, [r3, #0]
 8001504:	b2da      	uxtb	r2, r3
 8001506:	69bb      	ldr	r3, [r7, #24]
 8001508:	b2db      	uxtb	r3, r3
 800150a:	4413      	add	r3, r2
 800150c:	b2d8      	uxtb	r0, r3
 800150e:	4b16      	ldr	r3, [pc, #88]	; (8001568 <ssd1306_WriteChar+0x10c>)
 8001510:	885b      	ldrh	r3, [r3, #2]
 8001512:	b2da      	uxtb	r2, r3
 8001514:	69fb      	ldr	r3, [r7, #28]
 8001516:	b2db      	uxtb	r3, r3
 8001518:	4413      	add	r3, r2
 800151a:	b2d9      	uxtb	r1, r3
 800151c:	7bbb      	ldrb	r3, [r7, #14]
 800151e:	2b00      	cmp	r3, #0
 8001520:	bf0c      	ite	eq
 8001522:	2301      	moveq	r3, #1
 8001524:	2300      	movne	r3, #0
 8001526:	b2db      	uxtb	r3, r3
 8001528:	461a      	mov	r2, r3
 800152a:	f7ff ff43 	bl	80013b4 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 800152e:	69bb      	ldr	r3, [r7, #24]
 8001530:	3301      	adds	r3, #1
 8001532:	61bb      	str	r3, [r7, #24]
 8001534:	793b      	ldrb	r3, [r7, #4]
 8001536:	461a      	mov	r2, r3
 8001538:	69bb      	ldr	r3, [r7, #24]
 800153a:	4293      	cmp	r3, r2
 800153c:	d3c5      	bcc.n	80014ca <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 800153e:	69fb      	ldr	r3, [r7, #28]
 8001540:	3301      	adds	r3, #1
 8001542:	61fb      	str	r3, [r7, #28]
 8001544:	797b      	ldrb	r3, [r7, #5]
 8001546:	461a      	mov	r2, r3
 8001548:	69fb      	ldr	r3, [r7, #28]
 800154a:	4293      	cmp	r3, r2
 800154c:	d3ad      	bcc.n	80014aa <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 800154e:	4b06      	ldr	r3, [pc, #24]	; (8001568 <ssd1306_WriteChar+0x10c>)
 8001550:	881a      	ldrh	r2, [r3, #0]
 8001552:	793b      	ldrb	r3, [r7, #4]
 8001554:	b29b      	uxth	r3, r3
 8001556:	4413      	add	r3, r2
 8001558:	b29a      	uxth	r2, r3
 800155a:	4b03      	ldr	r3, [pc, #12]	; (8001568 <ssd1306_WriteChar+0x10c>)
 800155c:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 800155e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001560:	4618      	mov	r0, r3
 8001562:	3724      	adds	r7, #36	; 0x24
 8001564:	46bd      	mov	sp, r7
 8001566:	bd90      	pop	{r4, r7, pc}
 8001568:	200004a0 	.word	0x200004a0

0800156c <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 800156c:	b580      	push	{r7, lr}
 800156e:	b084      	sub	sp, #16
 8001570:	af00      	add	r7, sp, #0
 8001572:	60f8      	str	r0, [r7, #12]
 8001574:	1d38      	adds	r0, r7, #4
 8001576:	e880 0006 	stmia.w	r0, {r1, r2}
 800157a:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 800157c:	e012      	b.n	80015a4 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	7818      	ldrb	r0, [r3, #0]
 8001582:	78fb      	ldrb	r3, [r7, #3]
 8001584:	1d3a      	adds	r2, r7, #4
 8001586:	ca06      	ldmia	r2, {r1, r2}
 8001588:	f7ff ff68 	bl	800145c <ssd1306_WriteChar>
 800158c:	4603      	mov	r3, r0
 800158e:	461a      	mov	r2, r3
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	429a      	cmp	r2, r3
 8001596:	d002      	beq.n	800159e <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	e008      	b.n	80015b0 <ssd1306_WriteString+0x44>
        }
        str++;
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	3301      	adds	r3, #1
 80015a2:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d1e8      	bne.n	800157e <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	781b      	ldrb	r3, [r3, #0]
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	3710      	adds	r7, #16
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}

080015b8 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80015b8:	b480      	push	{r7}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
 80015be:	4603      	mov	r3, r0
 80015c0:	460a      	mov	r2, r1
 80015c2:	71fb      	strb	r3, [r7, #7]
 80015c4:	4613      	mov	r3, r2
 80015c6:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80015c8:	79fb      	ldrb	r3, [r7, #7]
 80015ca:	b29a      	uxth	r2, r3
 80015cc:	4b05      	ldr	r3, [pc, #20]	; (80015e4 <ssd1306_SetCursor+0x2c>)
 80015ce:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80015d0:	79bb      	ldrb	r3, [r7, #6]
 80015d2:	b29a      	uxth	r2, r3
 80015d4:	4b03      	ldr	r3, [pc, #12]	; (80015e4 <ssd1306_SetCursor+0x2c>)
 80015d6:	805a      	strh	r2, [r3, #2]
}
 80015d8:	bf00      	nop
 80015da:	370c      	adds	r7, #12
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr
 80015e4:	200004a0 	.word	0x200004a0

080015e8 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b084      	sub	sp, #16
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	4603      	mov	r3, r0
 80015f0:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80015f2:	2381      	movs	r3, #129	; 0x81
 80015f4:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80015f6:	7bfb      	ldrb	r3, [r7, #15]
 80015f8:	4618      	mov	r0, r3
 80015fa:	f7ff fdf3 	bl	80011e4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80015fe:	79fb      	ldrb	r3, [r7, #7]
 8001600:	4618      	mov	r0, r3
 8001602:	f7ff fdef 	bl	80011e4 <ssd1306_WriteCommand>
}
 8001606:	bf00      	nop
 8001608:	3710      	adds	r7, #16
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
	...

08001610 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001610:	b580      	push	{r7, lr}
 8001612:	b084      	sub	sp, #16
 8001614:	af00      	add	r7, sp, #0
 8001616:	4603      	mov	r3, r0
 8001618:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800161a:	79fb      	ldrb	r3, [r7, #7]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d005      	beq.n	800162c <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001620:	23af      	movs	r3, #175	; 0xaf
 8001622:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001624:	4b08      	ldr	r3, [pc, #32]	; (8001648 <ssd1306_SetDisplayOn+0x38>)
 8001626:	2201      	movs	r2, #1
 8001628:	715a      	strb	r2, [r3, #5]
 800162a:	e004      	b.n	8001636 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 800162c:	23ae      	movs	r3, #174	; 0xae
 800162e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001630:	4b05      	ldr	r3, [pc, #20]	; (8001648 <ssd1306_SetDisplayOn+0x38>)
 8001632:	2200      	movs	r2, #0
 8001634:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001636:	7bfb      	ldrb	r3, [r7, #15]
 8001638:	4618      	mov	r0, r3
 800163a:	f7ff fdd3 	bl	80011e4 <ssd1306_WriteCommand>
}
 800163e:	bf00      	nop
 8001640:	3710      	adds	r7, #16
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	200004a0 	.word	0x200004a0

0800164c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b084      	sub	sp, #16
 8001650:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001652:	463b      	mov	r3, r7
 8001654:	2200      	movs	r2, #0
 8001656:	601a      	str	r2, [r3, #0]
 8001658:	605a      	str	r2, [r3, #4]
 800165a:	609a      	str	r2, [r3, #8]
 800165c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800165e:	4b21      	ldr	r3, [pc, #132]	; (80016e4 <MX_ADC1_Init+0x98>)
 8001660:	4a21      	ldr	r2, [pc, #132]	; (80016e8 <MX_ADC1_Init+0x9c>)
 8001662:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001664:	4b1f      	ldr	r3, [pc, #124]	; (80016e4 <MX_ADC1_Init+0x98>)
 8001666:	2200      	movs	r2, #0
 8001668:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800166a:	4b1e      	ldr	r3, [pc, #120]	; (80016e4 <MX_ADC1_Init+0x98>)
 800166c:	2200      	movs	r2, #0
 800166e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001670:	4b1c      	ldr	r3, [pc, #112]	; (80016e4 <MX_ADC1_Init+0x98>)
 8001672:	2200      	movs	r2, #0
 8001674:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001676:	4b1b      	ldr	r3, [pc, #108]	; (80016e4 <MX_ADC1_Init+0x98>)
 8001678:	2200      	movs	r2, #0
 800167a:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800167c:	4b19      	ldr	r3, [pc, #100]	; (80016e4 <MX_ADC1_Init+0x98>)
 800167e:	2200      	movs	r2, #0
 8001680:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001684:	4b17      	ldr	r3, [pc, #92]	; (80016e4 <MX_ADC1_Init+0x98>)
 8001686:	2200      	movs	r2, #0
 8001688:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800168a:	4b16      	ldr	r3, [pc, #88]	; (80016e4 <MX_ADC1_Init+0x98>)
 800168c:	4a17      	ldr	r2, [pc, #92]	; (80016ec <MX_ADC1_Init+0xa0>)
 800168e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001690:	4b14      	ldr	r3, [pc, #80]	; (80016e4 <MX_ADC1_Init+0x98>)
 8001692:	2200      	movs	r2, #0
 8001694:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001696:	4b13      	ldr	r3, [pc, #76]	; (80016e4 <MX_ADC1_Init+0x98>)
 8001698:	2201      	movs	r2, #1
 800169a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800169c:	4b11      	ldr	r3, [pc, #68]	; (80016e4 <MX_ADC1_Init+0x98>)
 800169e:	2200      	movs	r2, #0
 80016a0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80016a4:	4b0f      	ldr	r3, [pc, #60]	; (80016e4 <MX_ADC1_Init+0x98>)
 80016a6:	2201      	movs	r2, #1
 80016a8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80016aa:	480e      	ldr	r0, [pc, #56]	; (80016e4 <MX_ADC1_Init+0x98>)
 80016ac:	f001 fc52 	bl	8002f54 <HAL_ADC_Init>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80016b6:	f000 fe03 	bl	80022c0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80016ba:	2303      	movs	r3, #3
 80016bc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80016be:	2301      	movs	r3, #1
 80016c0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80016c2:	2300      	movs	r3, #0
 80016c4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016c6:	463b      	mov	r3, r7
 80016c8:	4619      	mov	r1, r3
 80016ca:	4806      	ldr	r0, [pc, #24]	; (80016e4 <MX_ADC1_Init+0x98>)
 80016cc:	f001 fdec 	bl	80032a8 <HAL_ADC_ConfigChannel>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d001      	beq.n	80016da <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80016d6:	f000 fdf3 	bl	80022c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80016da:	bf00      	nop
 80016dc:	3710      	adds	r7, #16
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	200004a8 	.word	0x200004a8
 80016e8:	40012000 	.word	0x40012000
 80016ec:	0f000001 	.word	0x0f000001

080016f0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b08a      	sub	sp, #40	; 0x28
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f8:	f107 0314 	add.w	r3, r7, #20
 80016fc:	2200      	movs	r2, #0
 80016fe:	601a      	str	r2, [r3, #0]
 8001700:	605a      	str	r2, [r3, #4]
 8001702:	609a      	str	r2, [r3, #8]
 8001704:	60da      	str	r2, [r3, #12]
 8001706:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4a15      	ldr	r2, [pc, #84]	; (8001764 <HAL_ADC_MspInit+0x74>)
 800170e:	4293      	cmp	r3, r2
 8001710:	d123      	bne.n	800175a <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001712:	4b15      	ldr	r3, [pc, #84]	; (8001768 <HAL_ADC_MspInit+0x78>)
 8001714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001716:	4a14      	ldr	r2, [pc, #80]	; (8001768 <HAL_ADC_MspInit+0x78>)
 8001718:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800171c:	6453      	str	r3, [r2, #68]	; 0x44
 800171e:	4b12      	ldr	r3, [pc, #72]	; (8001768 <HAL_ADC_MspInit+0x78>)
 8001720:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001722:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001726:	613b      	str	r3, [r7, #16]
 8001728:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800172a:	4b0f      	ldr	r3, [pc, #60]	; (8001768 <HAL_ADC_MspInit+0x78>)
 800172c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172e:	4a0e      	ldr	r2, [pc, #56]	; (8001768 <HAL_ADC_MspInit+0x78>)
 8001730:	f043 0301 	orr.w	r3, r3, #1
 8001734:	6313      	str	r3, [r2, #48]	; 0x30
 8001736:	4b0c      	ldr	r3, [pc, #48]	; (8001768 <HAL_ADC_MspInit+0x78>)
 8001738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173a:	f003 0301 	and.w	r3, r3, #1
 800173e:	60fb      	str	r3, [r7, #12]
 8001740:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001742:	2308      	movs	r3, #8
 8001744:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001746:	2303      	movs	r3, #3
 8001748:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174a:	2300      	movs	r3, #0
 800174c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800174e:	f107 0314 	add.w	r3, r7, #20
 8001752:	4619      	mov	r1, r3
 8001754:	4805      	ldr	r0, [pc, #20]	; (800176c <HAL_ADC_MspInit+0x7c>)
 8001756:	f002 f99b 	bl	8003a90 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800175a:	bf00      	nop
 800175c:	3728      	adds	r7, #40	; 0x28
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	40012000 	.word	0x40012000
 8001768:	40023800 	.word	0x40023800
 800176c:	40020000 	.word	0x40020000

08001770 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b08e      	sub	sp, #56	; 0x38
 8001774:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001776:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800177a:	2200      	movs	r2, #0
 800177c:	601a      	str	r2, [r3, #0]
 800177e:	605a      	str	r2, [r3, #4]
 8001780:	609a      	str	r2, [r3, #8]
 8001782:	60da      	str	r2, [r3, #12]
 8001784:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001786:	4b89      	ldr	r3, [pc, #548]	; (80019ac <MX_GPIO_Init+0x23c>)
 8001788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178a:	4a88      	ldr	r2, [pc, #544]	; (80019ac <MX_GPIO_Init+0x23c>)
 800178c:	f043 0304 	orr.w	r3, r3, #4
 8001790:	6313      	str	r3, [r2, #48]	; 0x30
 8001792:	4b86      	ldr	r3, [pc, #536]	; (80019ac <MX_GPIO_Init+0x23c>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001796:	f003 0304 	and.w	r3, r3, #4
 800179a:	623b      	str	r3, [r7, #32]
 800179c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800179e:	4b83      	ldr	r3, [pc, #524]	; (80019ac <MX_GPIO_Init+0x23c>)
 80017a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a2:	4a82      	ldr	r2, [pc, #520]	; (80019ac <MX_GPIO_Init+0x23c>)
 80017a4:	f043 0320 	orr.w	r3, r3, #32
 80017a8:	6313      	str	r3, [r2, #48]	; 0x30
 80017aa:	4b80      	ldr	r3, [pc, #512]	; (80019ac <MX_GPIO_Init+0x23c>)
 80017ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ae:	f003 0320 	and.w	r3, r3, #32
 80017b2:	61fb      	str	r3, [r7, #28]
 80017b4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017b6:	4b7d      	ldr	r3, [pc, #500]	; (80019ac <MX_GPIO_Init+0x23c>)
 80017b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ba:	4a7c      	ldr	r2, [pc, #496]	; (80019ac <MX_GPIO_Init+0x23c>)
 80017bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017c0:	6313      	str	r3, [r2, #48]	; 0x30
 80017c2:	4b7a      	ldr	r3, [pc, #488]	; (80019ac <MX_GPIO_Init+0x23c>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017ca:	61bb      	str	r3, [r7, #24]
 80017cc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ce:	4b77      	ldr	r3, [pc, #476]	; (80019ac <MX_GPIO_Init+0x23c>)
 80017d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d2:	4a76      	ldr	r2, [pc, #472]	; (80019ac <MX_GPIO_Init+0x23c>)
 80017d4:	f043 0301 	orr.w	r3, r3, #1
 80017d8:	6313      	str	r3, [r2, #48]	; 0x30
 80017da:	4b74      	ldr	r3, [pc, #464]	; (80019ac <MX_GPIO_Init+0x23c>)
 80017dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017de:	f003 0301 	and.w	r3, r3, #1
 80017e2:	617b      	str	r3, [r7, #20]
 80017e4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017e6:	4b71      	ldr	r3, [pc, #452]	; (80019ac <MX_GPIO_Init+0x23c>)
 80017e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ea:	4a70      	ldr	r2, [pc, #448]	; (80019ac <MX_GPIO_Init+0x23c>)
 80017ec:	f043 0302 	orr.w	r3, r3, #2
 80017f0:	6313      	str	r3, [r2, #48]	; 0x30
 80017f2:	4b6e      	ldr	r3, [pc, #440]	; (80019ac <MX_GPIO_Init+0x23c>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f6:	f003 0302 	and.w	r3, r3, #2
 80017fa:	613b      	str	r3, [r7, #16]
 80017fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80017fe:	4b6b      	ldr	r3, [pc, #428]	; (80019ac <MX_GPIO_Init+0x23c>)
 8001800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001802:	4a6a      	ldr	r2, [pc, #424]	; (80019ac <MX_GPIO_Init+0x23c>)
 8001804:	f043 0310 	orr.w	r3, r3, #16
 8001808:	6313      	str	r3, [r2, #48]	; 0x30
 800180a:	4b68      	ldr	r3, [pc, #416]	; (80019ac <MX_GPIO_Init+0x23c>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180e:	f003 0310 	and.w	r3, r3, #16
 8001812:	60fb      	str	r3, [r7, #12]
 8001814:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001816:	4b65      	ldr	r3, [pc, #404]	; (80019ac <MX_GPIO_Init+0x23c>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181a:	4a64      	ldr	r2, [pc, #400]	; (80019ac <MX_GPIO_Init+0x23c>)
 800181c:	f043 0308 	orr.w	r3, r3, #8
 8001820:	6313      	str	r3, [r2, #48]	; 0x30
 8001822:	4b62      	ldr	r3, [pc, #392]	; (80019ac <MX_GPIO_Init+0x23c>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001826:	f003 0308 	and.w	r3, r3, #8
 800182a:	60bb      	str	r3, [r7, #8]
 800182c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800182e:	4b5f      	ldr	r3, [pc, #380]	; (80019ac <MX_GPIO_Init+0x23c>)
 8001830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001832:	4a5e      	ldr	r2, [pc, #376]	; (80019ac <MX_GPIO_Init+0x23c>)
 8001834:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001838:	6313      	str	r3, [r2, #48]	; 0x30
 800183a:	4b5c      	ldr	r3, [pc, #368]	; (80019ac <MX_GPIO_Init+0x23c>)
 800183c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001842:	607b      	str	r3, [r7, #4]
 8001844:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001846:	2200      	movs	r2, #0
 8001848:	f244 0181 	movw	r1, #16513	; 0x4081
 800184c:	4858      	ldr	r0, [pc, #352]	; (80019b0 <MX_GPIO_Init+0x240>)
 800184e:	f002 fae3 	bl	8003e18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001852:	2200      	movs	r2, #0
 8001854:	2140      	movs	r1, #64	; 0x40
 8001856:	4857      	ldr	r0, [pc, #348]	; (80019b4 <MX_GPIO_Init+0x244>)
 8001858:	f002 fade 	bl	8003e18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800185c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001860:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001862:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001866:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001868:	2300      	movs	r3, #0
 800186a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800186c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001870:	4619      	mov	r1, r3
 8001872:	4851      	ldr	r0, [pc, #324]	; (80019b8 <MX_GPIO_Init+0x248>)
 8001874:	f002 f90c 	bl	8003a90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001878:	2332      	movs	r3, #50	; 0x32
 800187a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800187c:	2302      	movs	r3, #2
 800187e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001880:	2300      	movs	r3, #0
 8001882:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001884:	2303      	movs	r3, #3
 8001886:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001888:	230b      	movs	r3, #11
 800188a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800188c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001890:	4619      	mov	r1, r3
 8001892:	4849      	ldr	r0, [pc, #292]	; (80019b8 <MX_GPIO_Init+0x248>)
 8001894:	f002 f8fc 	bl	8003a90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001898:	2386      	movs	r3, #134	; 0x86
 800189a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800189c:	2302      	movs	r3, #2
 800189e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a0:	2300      	movs	r3, #0
 80018a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018a4:	2303      	movs	r3, #3
 80018a6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80018a8:	230b      	movs	r3, #11
 80018aa:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018b0:	4619      	mov	r1, r3
 80018b2:	4842      	ldr	r0, [pc, #264]	; (80019bc <MX_GPIO_Init+0x24c>)
 80018b4:	f002 f8ec 	bl	8003a90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80018b8:	f244 0381 	movw	r3, #16513	; 0x4081
 80018bc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018be:	2301      	movs	r3, #1
 80018c0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c2:	2300      	movs	r3, #0
 80018c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018c6:	2300      	movs	r3, #0
 80018c8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018ce:	4619      	mov	r1, r3
 80018d0:	4837      	ldr	r0, [pc, #220]	; (80019b0 <MX_GPIO_Init+0x240>)
 80018d2:	f002 f8dd 	bl	8003a90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80018d6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018da:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018dc:	2302      	movs	r3, #2
 80018de:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e0:	2300      	movs	r3, #0
 80018e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018e4:	2303      	movs	r3, #3
 80018e6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80018e8:	230b      	movs	r3, #11
 80018ea:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80018ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018f0:	4619      	mov	r1, r3
 80018f2:	482f      	ldr	r0, [pc, #188]	; (80019b0 <MX_GPIO_Init+0x240>)
 80018f4:	f002 f8cc 	bl	8003a90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80018f8:	2340      	movs	r3, #64	; 0x40
 80018fa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018fc:	2301      	movs	r3, #1
 80018fe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001900:	2300      	movs	r3, #0
 8001902:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001904:	2300      	movs	r3, #0
 8001906:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001908:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800190c:	4619      	mov	r1, r3
 800190e:	4829      	ldr	r0, [pc, #164]	; (80019b4 <MX_GPIO_Init+0x244>)
 8001910:	f002 f8be 	bl	8003a90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001914:	2380      	movs	r3, #128	; 0x80
 8001916:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001918:	2300      	movs	r3, #0
 800191a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191c:	2300      	movs	r3, #0
 800191e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001920:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001924:	4619      	mov	r1, r3
 8001926:	4823      	ldr	r0, [pc, #140]	; (80019b4 <MX_GPIO_Init+0x244>)
 8001928:	f002 f8b2 	bl	8003a90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = przycisk0_Pin;
 800192c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001930:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001932:	2300      	movs	r3, #0
 8001934:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001936:	2300      	movs	r3, #0
 8001938:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(przycisk0_GPIO_Port, &GPIO_InitStruct);
 800193a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800193e:	4619      	mov	r1, r3
 8001940:	481d      	ldr	r0, [pc, #116]	; (80019b8 <MX_GPIO_Init+0x248>)
 8001942:	f002 f8a5 	bl	8003a90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001946:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800194a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800194c:	2302      	movs	r3, #2
 800194e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001950:	2300      	movs	r3, #0
 8001952:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001954:	2303      	movs	r3, #3
 8001956:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001958:	230a      	movs	r3, #10
 800195a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800195c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001960:	4619      	mov	r1, r3
 8001962:	4816      	ldr	r0, [pc, #88]	; (80019bc <MX_GPIO_Init+0x24c>)
 8001964:	f002 f894 	bl	8003a90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001968:	f44f 7300 	mov.w	r3, #512	; 0x200
 800196c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800196e:	2300      	movs	r3, #0
 8001970:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001972:	2300      	movs	r3, #0
 8001974:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001976:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800197a:	4619      	mov	r1, r3
 800197c:	480f      	ldr	r0, [pc, #60]	; (80019bc <MX_GPIO_Init+0x24c>)
 800197e:	f002 f887 	bl	8003a90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001982:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001986:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001988:	2302      	movs	r3, #2
 800198a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198c:	2300      	movs	r3, #0
 800198e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001990:	2303      	movs	r3, #3
 8001992:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001994:	230b      	movs	r3, #11
 8001996:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001998:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800199c:	4619      	mov	r1, r3
 800199e:	4805      	ldr	r0, [pc, #20]	; (80019b4 <MX_GPIO_Init+0x244>)
 80019a0:	f002 f876 	bl	8003a90 <HAL_GPIO_Init>

}
 80019a4:	bf00      	nop
 80019a6:	3738      	adds	r7, #56	; 0x38
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	40023800 	.word	0x40023800
 80019b0:	40020400 	.word	0x40020400
 80019b4:	40021800 	.word	0x40021800
 80019b8:	40020800 	.word	0x40020800
 80019bc:	40020000 	.word	0x40020000

080019c0 <MX_I2C2_Init>:
I2C_HandleTypeDef hi2c2;
I2C_HandleTypeDef hi2c4;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80019c4:	4b1b      	ldr	r3, [pc, #108]	; (8001a34 <MX_I2C2_Init+0x74>)
 80019c6:	4a1c      	ldr	r2, [pc, #112]	; (8001a38 <MX_I2C2_Init+0x78>)
 80019c8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00501FE4;
 80019ca:	4b1a      	ldr	r3, [pc, #104]	; (8001a34 <MX_I2C2_Init+0x74>)
 80019cc:	4a1b      	ldr	r2, [pc, #108]	; (8001a3c <MX_I2C2_Init+0x7c>)
 80019ce:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80019d0:	4b18      	ldr	r3, [pc, #96]	; (8001a34 <MX_I2C2_Init+0x74>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019d6:	4b17      	ldr	r3, [pc, #92]	; (8001a34 <MX_I2C2_Init+0x74>)
 80019d8:	2201      	movs	r2, #1
 80019da:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019dc:	4b15      	ldr	r3, [pc, #84]	; (8001a34 <MX_I2C2_Init+0x74>)
 80019de:	2200      	movs	r2, #0
 80019e0:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80019e2:	4b14      	ldr	r3, [pc, #80]	; (8001a34 <MX_I2C2_Init+0x74>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80019e8:	4b12      	ldr	r3, [pc, #72]	; (8001a34 <MX_I2C2_Init+0x74>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019ee:	4b11      	ldr	r3, [pc, #68]	; (8001a34 <MX_I2C2_Init+0x74>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019f4:	4b0f      	ldr	r3, [pc, #60]	; (8001a34 <MX_I2C2_Init+0x74>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80019fa:	480e      	ldr	r0, [pc, #56]	; (8001a34 <MX_I2C2_Init+0x74>)
 80019fc:	f002 fa26 	bl	8003e4c <HAL_I2C_Init>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d001      	beq.n	8001a0a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001a06:	f000 fc5b 	bl	80022c0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001a0a:	2100      	movs	r1, #0
 8001a0c:	4809      	ldr	r0, [pc, #36]	; (8001a34 <MX_I2C2_Init+0x74>)
 8001a0e:	f003 f86b 	bl	8004ae8 <HAL_I2CEx_ConfigAnalogFilter>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d001      	beq.n	8001a1c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001a18:	f000 fc52 	bl	80022c0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001a1c:	2100      	movs	r1, #0
 8001a1e:	4805      	ldr	r0, [pc, #20]	; (8001a34 <MX_I2C2_Init+0x74>)
 8001a20:	f003 f8ad 	bl	8004b7e <HAL_I2CEx_ConfigDigitalFilter>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d001      	beq.n	8001a2e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001a2a:	f000 fc49 	bl	80022c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001a2e:	bf00      	nop
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	200004f0 	.word	0x200004f0
 8001a38:	40005800 	.word	0x40005800
 8001a3c:	00501fe4 	.word	0x00501fe4

08001a40 <MX_I2C4_Init>:
/* I2C4 init function */
void MX_I2C4_Init(void)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8001a44:	4b1b      	ldr	r3, [pc, #108]	; (8001ab4 <MX_I2C4_Init+0x74>)
 8001a46:	4a1c      	ldr	r2, [pc, #112]	; (8001ab8 <MX_I2C4_Init+0x78>)
 8001a48:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x20404768;
 8001a4a:	4b1a      	ldr	r3, [pc, #104]	; (8001ab4 <MX_I2C4_Init+0x74>)
 8001a4c:	4a1b      	ldr	r2, [pc, #108]	; (8001abc <MX_I2C4_Init+0x7c>)
 8001a4e:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8001a50:	4b18      	ldr	r3, [pc, #96]	; (8001ab4 <MX_I2C4_Init+0x74>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a56:	4b17      	ldr	r3, [pc, #92]	; (8001ab4 <MX_I2C4_Init+0x74>)
 8001a58:	2201      	movs	r2, #1
 8001a5a:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a5c:	4b15      	ldr	r3, [pc, #84]	; (8001ab4 <MX_I2C4_Init+0x74>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8001a62:	4b14      	ldr	r3, [pc, #80]	; (8001ab4 <MX_I2C4_Init+0x74>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001a68:	4b12      	ldr	r3, [pc, #72]	; (8001ab4 <MX_I2C4_Init+0x74>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a6e:	4b11      	ldr	r3, [pc, #68]	; (8001ab4 <MX_I2C4_Init+0x74>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a74:	4b0f      	ldr	r3, [pc, #60]	; (8001ab4 <MX_I2C4_Init+0x74>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8001a7a:	480e      	ldr	r0, [pc, #56]	; (8001ab4 <MX_I2C4_Init+0x74>)
 8001a7c:	f002 f9e6 	bl	8003e4c <HAL_I2C_Init>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 8001a86:	f000 fc1b 	bl	80022c0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001a8a:	2100      	movs	r1, #0
 8001a8c:	4809      	ldr	r0, [pc, #36]	; (8001ab4 <MX_I2C4_Init+0x74>)
 8001a8e:	f003 f82b 	bl	8004ae8 <HAL_I2CEx_ConfigAnalogFilter>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d001      	beq.n	8001a9c <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8001a98:	f000 fc12 	bl	80022c0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8001a9c:	2100      	movs	r1, #0
 8001a9e:	4805      	ldr	r0, [pc, #20]	; (8001ab4 <MX_I2C4_Init+0x74>)
 8001aa0:	f003 f86d 	bl	8004b7e <HAL_I2CEx_ConfigDigitalFilter>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8001aaa:	f000 fc09 	bl	80022c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8001aae:	bf00      	nop
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	20000544 	.word	0x20000544
 8001ab8:	40006000 	.word	0x40006000
 8001abc:	20404768 	.word	0x20404768

08001ac0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b0ac      	sub	sp, #176	; 0xb0
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ac8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001acc:	2200      	movs	r2, #0
 8001ace:	601a      	str	r2, [r3, #0]
 8001ad0:	605a      	str	r2, [r3, #4]
 8001ad2:	609a      	str	r2, [r3, #8]
 8001ad4:	60da      	str	r2, [r3, #12]
 8001ad6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ad8:	f107 0318 	add.w	r3, r7, #24
 8001adc:	2284      	movs	r2, #132	; 0x84
 8001ade:	2100      	movs	r1, #0
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f006 ff1b 	bl	800891c <memset>
  if(i2cHandle->Instance==I2C2)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4a44      	ldr	r2, [pc, #272]	; (8001bfc <HAL_I2C_MspInit+0x13c>)
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d13d      	bne.n	8001b6c <HAL_I2C_MspInit+0xac>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001af0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001af4:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001af6:	2300      	movs	r3, #0
 8001af8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001afc:	f107 0318 	add.w	r3, r7, #24
 8001b00:	4618      	mov	r0, r3
 8001b02:	f003 fdb3 	bl	800566c <HAL_RCCEx_PeriphCLKConfig>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d001      	beq.n	8001b10 <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 8001b0c:	f000 fbd8 	bl	80022c0 <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001b10:	4b3b      	ldr	r3, [pc, #236]	; (8001c00 <HAL_I2C_MspInit+0x140>)
 8001b12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b14:	4a3a      	ldr	r2, [pc, #232]	; (8001c00 <HAL_I2C_MspInit+0x140>)
 8001b16:	f043 0320 	orr.w	r3, r3, #32
 8001b1a:	6313      	str	r3, [r2, #48]	; 0x30
 8001b1c:	4b38      	ldr	r3, [pc, #224]	; (8001c00 <HAL_I2C_MspInit+0x140>)
 8001b1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b20:	f003 0320 	and.w	r3, r3, #32
 8001b24:	617b      	str	r3, [r7, #20]
 8001b26:	697b      	ldr	r3, [r7, #20]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001b28:	2303      	movs	r3, #3
 8001b2a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b2e:	2312      	movs	r3, #18
 8001b30:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b34:	2300      	movs	r3, #0
 8001b36:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b3a:	2303      	movs	r3, #3
 8001b3c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001b40:	2304      	movs	r3, #4
 8001b42:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001b46:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	482d      	ldr	r0, [pc, #180]	; (8001c04 <HAL_I2C_MspInit+0x144>)
 8001b4e:	f001 ff9f 	bl	8003a90 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001b52:	4b2b      	ldr	r3, [pc, #172]	; (8001c00 <HAL_I2C_MspInit+0x140>)
 8001b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b56:	4a2a      	ldr	r2, [pc, #168]	; (8001c00 <HAL_I2C_MspInit+0x140>)
 8001b58:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001b5c:	6413      	str	r3, [r2, #64]	; 0x40
 8001b5e:	4b28      	ldr	r3, [pc, #160]	; (8001c00 <HAL_I2C_MspInit+0x140>)
 8001b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b66:	613b      	str	r3, [r7, #16]
 8001b68:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C4_CLK_ENABLE();
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }
}
 8001b6a:	e042      	b.n	8001bf2 <HAL_I2C_MspInit+0x132>
  else if(i2cHandle->Instance==I2C4)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a25      	ldr	r2, [pc, #148]	; (8001c08 <HAL_I2C_MspInit+0x148>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d13d      	bne.n	8001bf2 <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8001b76:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b7a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b82:	f107 0318 	add.w	r3, r7, #24
 8001b86:	4618      	mov	r0, r3
 8001b88:	f003 fd70 	bl	800566c <HAL_RCCEx_PeriphCLKConfig>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d001      	beq.n	8001b96 <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 8001b92:	f000 fb95 	bl	80022c0 <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001b96:	4b1a      	ldr	r3, [pc, #104]	; (8001c00 <HAL_I2C_MspInit+0x140>)
 8001b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b9a:	4a19      	ldr	r2, [pc, #100]	; (8001c00 <HAL_I2C_MspInit+0x140>)
 8001b9c:	f043 0320 	orr.w	r3, r3, #32
 8001ba0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ba2:	4b17      	ldr	r3, [pc, #92]	; (8001c00 <HAL_I2C_MspInit+0x140>)
 8001ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba6:	f003 0320 	and.w	r3, r3, #32
 8001baa:	60fb      	str	r3, [r7, #12]
 8001bac:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001bae:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001bb2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bb6:	2312      	movs	r3, #18
 8001bb8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bc2:	2303      	movs	r3, #3
 8001bc4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8001bc8:	2304      	movs	r3, #4
 8001bca:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001bce:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	480b      	ldr	r0, [pc, #44]	; (8001c04 <HAL_I2C_MspInit+0x144>)
 8001bd6:	f001 ff5b 	bl	8003a90 <HAL_GPIO_Init>
    __HAL_RCC_I2C4_CLK_ENABLE();
 8001bda:	4b09      	ldr	r3, [pc, #36]	; (8001c00 <HAL_I2C_MspInit+0x140>)
 8001bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bde:	4a08      	ldr	r2, [pc, #32]	; (8001c00 <HAL_I2C_MspInit+0x140>)
 8001be0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001be4:	6413      	str	r3, [r2, #64]	; 0x40
 8001be6:	4b06      	ldr	r3, [pc, #24]	; (8001c00 <HAL_I2C_MspInit+0x140>)
 8001be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001bee:	60bb      	str	r3, [r7, #8]
 8001bf0:	68bb      	ldr	r3, [r7, #8]
}
 8001bf2:	bf00      	nop
 8001bf4:	37b0      	adds	r7, #176	; 0xb0
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	40005800 	.word	0x40005800
 8001c00:	40023800 	.word	0x40023800
 8001c04:	40021400 	.word	0x40021400
 8001c08:	40006000 	.word	0x40006000

08001c0c <HAL_UART_RxCpltCallback>:
/*
 * tu beda przerwania
 */

// Z tym gwnem te chyba jest co nie tak
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
	//HAL_UART_Receive_IT(&huart3, received_data, 3); // Tu wcza sie to gowno znowu :)
}
 8001c14:	bf00      	nop
 8001c16:	370c      	adds	r7, #12
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1e:	4770      	bx	lr

08001c20 <zadajnik>:

float zadajnik() {
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b082      	sub	sp, #8
 8001c24:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc1);
 8001c26:	480e      	ldr	r0, [pc, #56]	; (8001c60 <zadajnik+0x40>)
 8001c28:	f001 f9d8 	bl	8002fdc <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001c2c:	f04f 31ff 	mov.w	r1, #4294967295
 8001c30:	480b      	ldr	r0, [pc, #44]	; (8001c60 <zadajnik+0x40>)
 8001c32:	f001 faa1 	bl	8003178 <HAL_ADC_PollForConversion>
	uint32_t value = HAL_ADC_GetValue(&hadc1);
 8001c36:	480a      	ldr	r0, [pc, #40]	; (8001c60 <zadajnik+0x40>)
 8001c38:	f001 fb29 	bl	800328e <HAL_ADC_GetValue>
 8001c3c:	6078      	str	r0, [r7, #4]
	return 1.0f * value /4095.0f;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	ee07 3a90 	vmov	s15, r3
 8001c44:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c48:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001c64 <zadajnik+0x44>
 8001c4c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001c50:	eef0 7a66 	vmov.f32	s15, s13
}
 8001c54:	eeb0 0a67 	vmov.f32	s0, s15
 8001c58:	3708      	adds	r7, #8
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	200004a8 	.word	0x200004a8
 8001c64:	457ff000 	.word	0x457ff000

08001c68 <button_state>:

bool button_state() {
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	af00      	add	r7, sp, #0
	if(HAL_GPIO_ReadPin(przycisk0_GPIO_Port, przycisk0_Pin) == GPIO_PIN_SET){
 8001c6c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c70:	4805      	ldr	r0, [pc, #20]	; (8001c88 <button_state+0x20>)
 8001c72:	f002 f8b9 	bl	8003de8 <HAL_GPIO_ReadPin>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b01      	cmp	r3, #1
 8001c7a:	d101      	bne.n	8001c80 <button_state+0x18>
		return true;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	e000      	b.n	8001c82 <button_state+0x1a>
	}
	else{
		return false;
 8001c80:	2300      	movs	r3, #0
	}
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	40020800 	.word	0x40020800

08001c8c <change_duty_cycle>:

// Jakbym mia powiedzie gdzie sie wypierdoli ten kod to wlasnie tutaj
void change_duty_cycle(TIM_HandleTypeDef* htim, uint32_t channel, uint16_t duty_cycle)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b087      	sub	sp, #28
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	60f8      	str	r0, [r7, #12]
 8001c94:	60b9      	str	r1, [r7, #8]
 8001c96:	4613      	mov	r3, r2
 8001c98:	80fb      	strh	r3, [r7, #6]
    // calculate the new pulse value
    uint32_t pulse = ((htim->Init.Period+1) * duty_cycle) / 1000;
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	68db      	ldr	r3, [r3, #12]
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	88fa      	ldrh	r2, [r7, #6]
 8001ca2:	fb02 f303 	mul.w	r3, r2, r3
 8001ca6:	4a1b      	ldr	r2, [pc, #108]	; (8001d14 <change_duty_cycle+0x88>)
 8001ca8:	fba2 2303 	umull	r2, r3, r2, r3
 8001cac:	099b      	lsrs	r3, r3, #6
 8001cae:	617b      	str	r3, [r7, #20]
    // update the capture/compare register
    __HAL_TIM_SET_COMPARE(htim, channel, pulse);
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d104      	bne.n	8001cc0 <change_duty_cycle+0x34>
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	697a      	ldr	r2, [r7, #20]
 8001cbc:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001cbe:	e023      	b.n	8001d08 <change_duty_cycle+0x7c>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse);
 8001cc0:	68bb      	ldr	r3, [r7, #8]
 8001cc2:	2b04      	cmp	r3, #4
 8001cc4:	d104      	bne.n	8001cd0 <change_duty_cycle+0x44>
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	681a      	ldr	r2, [r3, #0]
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001cce:	e01b      	b.n	8001d08 <change_duty_cycle+0x7c>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse);
 8001cd0:	68bb      	ldr	r3, [r7, #8]
 8001cd2:	2b08      	cmp	r3, #8
 8001cd4:	d104      	bne.n	8001ce0 <change_duty_cycle+0x54>
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	697b      	ldr	r3, [r7, #20]
 8001cdc:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8001cde:	e013      	b.n	8001d08 <change_duty_cycle+0x7c>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse);
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	2b0c      	cmp	r3, #12
 8001ce4:	d104      	bne.n	8001cf0 <change_duty_cycle+0x64>
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	681a      	ldr	r2, [r3, #0]
 8001cea:	697b      	ldr	r3, [r7, #20]
 8001cec:	6413      	str	r3, [r2, #64]	; 0x40
}
 8001cee:	e00b      	b.n	8001d08 <change_duty_cycle+0x7c>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse);
 8001cf0:	68bb      	ldr	r3, [r7, #8]
 8001cf2:	2b10      	cmp	r3, #16
 8001cf4:	d104      	bne.n	8001d00 <change_duty_cycle+0x74>
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	681a      	ldr	r2, [r3, #0]
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	6593      	str	r3, [r2, #88]	; 0x58
}
 8001cfe:	e003      	b.n	8001d08 <change_duty_cycle+0x7c>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse);
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	697b      	ldr	r3, [r7, #20]
 8001d06:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 8001d08:	bf00      	nop
 8001d0a:	371c      	adds	r7, #28
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr
 8001d14:	10624dd3 	.word	0x10624dd3

08001d18 <wyswietlacz>:

void wyswietlacz(){
 8001d18:	b5b0      	push	{r4, r5, r7, lr}
 8001d1a:	b0a4      	sub	sp, #144	; 0x90
 8001d1c:	af00      	add	r7, sp, #0
	uint8_t y = 0; // ktora linia wyswietlacza
 8001d1e:	2300      	movs	r3, #0
 8001d20:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	ssd1306_Fill(Black);
 8001d24:	2000      	movs	r0, #0
 8001d26:	f7ff faf9 	bl	800131c <ssd1306_Fill>
	ssd1306_SetCursor(2, y);
 8001d2a:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001d2e:	4619      	mov	r1, r3
 8001d30:	2002      	movs	r0, #2
 8001d32:	f7ff fc41 	bl	80015b8 <ssd1306_SetCursor>
	char buf[20] = "COM test: ";
 8001d36:	4a85      	ldr	r2, [pc, #532]	; (8001f4c <wyswietlacz+0x234>)
 8001d38:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001d3c:	ca07      	ldmia	r2, {r0, r1, r2}
 8001d3e:	c303      	stmia	r3!, {r0, r1}
 8001d40:	801a      	strh	r2, [r3, #0]
 8001d42:	3302      	adds	r3, #2
 8001d44:	0c12      	lsrs	r2, r2, #16
 8001d46:	701a      	strb	r2, [r3, #0]
 8001d48:	f107 037f 	add.w	r3, r7, #127	; 0x7f
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	601a      	str	r2, [r3, #0]
 8001d50:	605a      	str	r2, [r3, #4]
 8001d52:	721a      	strb	r2, [r3, #8]
	ssd1306_WriteString(strcat(buf, received_data), Font_7x10, White);
 8001d54:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001d58:	497d      	ldr	r1, [pc, #500]	; (8001f50 <wyswietlacz+0x238>)
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f006 fde6 	bl	800892c <strcat>
 8001d60:	4a7c      	ldr	r2, [pc, #496]	; (8001f54 <wyswietlacz+0x23c>)
 8001d62:	2301      	movs	r3, #1
 8001d64:	ca06      	ldmia	r2, {r1, r2}
 8001d66:	f7ff fc01 	bl	800156c <ssd1306_WriteString>
	y += 10;
 8001d6a:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001d6e:	330a      	adds	r3, #10
 8001d70:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f

	char temp_buf[6];
	gcvt(current_temperature, 6, temp_buf);
 8001d74:	4b78      	ldr	r3, [pc, #480]	; (8001f58 <wyswietlacz+0x240>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f7fe fc05 	bl	8000588 <__aeabi_f2d>
 8001d7e:	4604      	mov	r4, r0
 8001d80:	460d      	mov	r5, r1
 8001d82:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001d86:	4619      	mov	r1, r3
 8001d88:	2006      	movs	r0, #6
 8001d8a:	ec45 4b10 	vmov	d0, r4, r5
 8001d8e:	f006 fd69 	bl	8008864 <gcvt>
	ssd1306_SetCursor(2, y);
 8001d92:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001d96:	4619      	mov	r1, r3
 8001d98:	2002      	movs	r0, #2
 8001d9a:	f7ff fc0d 	bl	80015b8 <ssd1306_SetCursor>
	char buf0[20] = "Current temp:";
 8001d9e:	4b6f      	ldr	r3, [pc, #444]	; (8001f5c <wyswietlacz+0x244>)
 8001da0:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8001da4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001da6:	c407      	stmia	r4!, {r0, r1, r2}
 8001da8:	8023      	strh	r3, [r4, #0]
 8001daa:	f107 0366 	add.w	r3, r7, #102	; 0x66
 8001dae:	2200      	movs	r2, #0
 8001db0:	601a      	str	r2, [r3, #0]
 8001db2:	809a      	strh	r2, [r3, #4]
	ssd1306_WriteString(strcat(buf0, temp_buf), Font_7x10, White);
 8001db4:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8001db8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001dbc:	4611      	mov	r1, r2
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f006 fdb4 	bl	800892c <strcat>
 8001dc4:	4a63      	ldr	r2, [pc, #396]	; (8001f54 <wyswietlacz+0x23c>)
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	ca06      	ldmia	r2, {r1, r2}
 8001dca:	f7ff fbcf 	bl	800156c <ssd1306_WriteString>
	y += 10;
 8001dce:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001dd2:	330a      	adds	r3, #10
 8001dd4:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f

	char set_buf[6];
	gcvt(value, 2, set_buf);
 8001dd8:	4b61      	ldr	r3, [pc, #388]	; (8001f60 <wyswietlacz+0x248>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f7fe fbd3 	bl	8000588 <__aeabi_f2d>
 8001de2:	4604      	mov	r4, r0
 8001de4:	460d      	mov	r5, r1
 8001de6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001dea:	4619      	mov	r1, r3
 8001dec:	2002      	movs	r0, #2
 8001dee:	ec45 4b10 	vmov	d0, r4, r5
 8001df2:	f006 fd37 	bl	8008864 <gcvt>
	ssd1306_SetCursor(2, y);
 8001df6:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	2002      	movs	r0, #2
 8001dfe:	f7ff fbdb 	bl	80015b8 <ssd1306_SetCursor>
	char buf1[20] = "Set temp:";
 8001e02:	4a58      	ldr	r2, [pc, #352]	; (8001f64 <wyswietlacz+0x24c>)
 8001e04:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001e08:	ca07      	ldmia	r2, {r0, r1, r2}
 8001e0a:	c303      	stmia	r3!, {r0, r1}
 8001e0c:	801a      	strh	r2, [r3, #0]
 8001e0e:	f107 0346 	add.w	r3, r7, #70	; 0x46
 8001e12:	2200      	movs	r2, #0
 8001e14:	601a      	str	r2, [r3, #0]
 8001e16:	605a      	str	r2, [r3, #4]
 8001e18:	811a      	strh	r2, [r3, #8]
	ssd1306_WriteString(strcat(buf1, set_buf), Font_7x10, White);
 8001e1a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8001e1e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001e22:	4611      	mov	r1, r2
 8001e24:	4618      	mov	r0, r3
 8001e26:	f006 fd81 	bl	800892c <strcat>
 8001e2a:	4a4a      	ldr	r2, [pc, #296]	; (8001f54 <wyswietlacz+0x23c>)
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	ca06      	ldmia	r2, {r1, r2}
 8001e30:	f7ff fb9c 	bl	800156c <ssd1306_WriteString>
	y += 10;
 8001e34:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001e38:	330a      	adds	r3, #10
 8001e3a:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f

	ssd1306_SetCursor(2, y);
 8001e3e:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001e42:	4619      	mov	r1, r3
 8001e44:	2002      	movs	r0, #2
 8001e46:	f7ff fbb7 	bl	80015b8 <ssd1306_SetCursor>
	char buf3[20] = "Przycisk: ";
 8001e4a:	4a47      	ldr	r2, [pc, #284]	; (8001f68 <wyswietlacz+0x250>)
 8001e4c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e50:	ca07      	ldmia	r2, {r0, r1, r2}
 8001e52:	c303      	stmia	r3!, {r0, r1}
 8001e54:	801a      	strh	r2, [r3, #0]
 8001e56:	3302      	adds	r3, #2
 8001e58:	0c12      	lsrs	r2, r2, #16
 8001e5a:	701a      	strb	r2, [r3, #0]
 8001e5c:	f107 0333 	add.w	r3, r7, #51	; 0x33
 8001e60:	2200      	movs	r2, #0
 8001e62:	601a      	str	r2, [r3, #0]
 8001e64:	605a      	str	r2, [r3, #4]
 8001e66:	721a      	strb	r2, [r3, #8]
	if(stan_przycisku){
 8001e68:	4b40      	ldr	r3, [pc, #256]	; (8001f6c <wyswietlacz+0x254>)
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d010      	beq.n	8001e92 <wyswietlacz+0x17a>
		char buf4[2] = "ON";
 8001e70:	f644 634f 	movw	r3, #20047	; 0x4e4f
 8001e74:	813b      	strh	r3, [r7, #8]
		ssd1306_WriteString(strcat(buf3, buf4), Font_7x10, White);
 8001e76:	f107 0208 	add.w	r2, r7, #8
 8001e7a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e7e:	4611      	mov	r1, r2
 8001e80:	4618      	mov	r0, r3
 8001e82:	f006 fd53 	bl	800892c <strcat>
 8001e86:	4a33      	ldr	r2, [pc, #204]	; (8001f54 <wyswietlacz+0x23c>)
 8001e88:	2301      	movs	r3, #1
 8001e8a:	ca06      	ldmia	r2, {r1, r2}
 8001e8c:	f7ff fb6e 	bl	800156c <ssd1306_WriteString>
 8001e90:	e013      	b.n	8001eba <wyswietlacz+0x1a2>
	}
	else{
		char buf5[3] = "OFF";
 8001e92:	4a37      	ldr	r2, [pc, #220]	; (8001f70 <wyswietlacz+0x258>)
 8001e94:	1d3b      	adds	r3, r7, #4
 8001e96:	6812      	ldr	r2, [r2, #0]
 8001e98:	4611      	mov	r1, r2
 8001e9a:	8019      	strh	r1, [r3, #0]
 8001e9c:	3302      	adds	r3, #2
 8001e9e:	0c12      	lsrs	r2, r2, #16
 8001ea0:	701a      	strb	r2, [r3, #0]
		ssd1306_WriteString(strcat(buf3, buf5), Font_7x10, White);
 8001ea2:	1d3a      	adds	r2, r7, #4
 8001ea4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ea8:	4611      	mov	r1, r2
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f006 fd3e 	bl	800892c <strcat>
 8001eb0:	4a28      	ldr	r2, [pc, #160]	; (8001f54 <wyswietlacz+0x23c>)
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	ca06      	ldmia	r2, {r1, r2}
 8001eb6:	f7ff fb59 	bl	800156c <ssd1306_WriteString>
	}
	y += 10;
 8001eba:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001ebe:	330a      	adds	r3, #10
 8001ec0:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f



	float duty_cl = sterowanie/10.0f;
 8001ec4:	4b2b      	ldr	r3, [pc, #172]	; (8001f74 <wyswietlacz+0x25c>)
 8001ec6:	881b      	ldrh	r3, [r3, #0]
 8001ec8:	ee07 3a90 	vmov	s15, r3
 8001ecc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ed0:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8001ed4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ed8:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
	char duty_buf[6];
	gcvt(duty_cl, 3, duty_buf);
 8001edc:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8001ee0:	f7fe fb52 	bl	8000588 <__aeabi_f2d>
 8001ee4:	4604      	mov	r4, r0
 8001ee6:	460d      	mov	r5, r1
 8001ee8:	f107 0320 	add.w	r3, r7, #32
 8001eec:	4619      	mov	r1, r3
 8001eee:	2003      	movs	r0, #3
 8001ef0:	ec45 4b10 	vmov	d0, r4, r5
 8001ef4:	f006 fcb6 	bl	8008864 <gcvt>
	ssd1306_SetCursor(2, y);
 8001ef8:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001efc:	4619      	mov	r1, r3
 8001efe:	2002      	movs	r0, #2
 8001f00:	f7ff fb5a 	bl	80015b8 <ssd1306_SetCursor>
	char buf2[20] = "Current duty:";
 8001f04:	4b1c      	ldr	r3, [pc, #112]	; (8001f78 <wyswietlacz+0x260>)
 8001f06:	f107 040c 	add.w	r4, r7, #12
 8001f0a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001f0c:	c407      	stmia	r4!, {r0, r1, r2}
 8001f0e:	8023      	strh	r3, [r4, #0]
 8001f10:	f107 031a 	add.w	r3, r7, #26
 8001f14:	2200      	movs	r2, #0
 8001f16:	601a      	str	r2, [r3, #0]
 8001f18:	809a      	strh	r2, [r3, #4]
	ssd1306_WriteString(strcat(buf2, duty_buf), Font_7x10, White);
 8001f1a:	f107 0220 	add.w	r2, r7, #32
 8001f1e:	f107 030c 	add.w	r3, r7, #12
 8001f22:	4611      	mov	r1, r2
 8001f24:	4618      	mov	r0, r3
 8001f26:	f006 fd01 	bl	800892c <strcat>
 8001f2a:	4a0a      	ldr	r2, [pc, #40]	; (8001f54 <wyswietlacz+0x23c>)
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	ca06      	ldmia	r2, {r1, r2}
 8001f30:	f7ff fb1c 	bl	800156c <ssd1306_WriteString>
	y += 10;
 8001f34:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001f38:	330a      	adds	r3, #10
 8001f3a:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f

	ssd1306_UpdateScreen();
 8001f3e:	f7ff fa11 	bl	8001364 <ssd1306_UpdateScreen>
}
 8001f42:	bf00      	nop
 8001f44:	3790      	adds	r7, #144	; 0x90
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bdb0      	pop	{r4, r5, r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	0800b0c8 	.word	0x0800b0c8
 8001f50:	20000598 	.word	0x20000598
 8001f54:	20000000 	.word	0x20000000
 8001f58:	2000059c 	.word	0x2000059c
 8001f5c:	0800b0dc 	.word	0x0800b0dc
 8001f60:	200005a0 	.word	0x200005a0
 8001f64:	0800b0f0 	.word	0x0800b0f0
 8001f68:	0800b104 	.word	0x0800b104
 8001f6c:	200005a4 	.word	0x200005a4
 8001f70:	0800b118 	.word	0x0800b118
 8001f74:	200005a6 	.word	0x200005a6
 8001f78:	0800b11c 	.word	0x0800b11c

08001f7c <transmit_data>:

void transmit_data(float current_temp, float set_temp){
 8001f7c:	b5b0      	push	{r4, r5, r7, lr}
 8001f7e:	b09c      	sub	sp, #112	; 0x70
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	ed87 0a01 	vstr	s0, [r7, #4]
 8001f86:	edc7 0a00 	vstr	s1, [r7]
    char data_buf[100];
    gcvt(current_temp, 6, data_buf); // convertuje float na string
 8001f8a:	6878      	ldr	r0, [r7, #4]
 8001f8c:	f7fe fafc 	bl	8000588 <__aeabi_f2d>
 8001f90:	4604      	mov	r4, r0
 8001f92:	460d      	mov	r5, r1
 8001f94:	f107 030c 	add.w	r3, r7, #12
 8001f98:	4619      	mov	r1, r3
 8001f9a:	2006      	movs	r0, #6
 8001f9c:	ec45 4b10 	vmov	d0, r4, r5
 8001fa0:	f006 fc60 	bl	8008864 <gcvt>
    strcat(data_buf, ";"); // dodaje srednik
 8001fa4:	f107 030c 	add.w	r3, r7, #12
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f7fe f931 	bl	8000210 <strlen>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	461a      	mov	r2, r3
 8001fb2:	f107 030c 	add.w	r3, r7, #12
 8001fb6:	4413      	add	r3, r2
 8001fb8:	491f      	ldr	r1, [pc, #124]	; (8002038 <transmit_data+0xbc>)
 8001fba:	461a      	mov	r2, r3
 8001fbc:	460b      	mov	r3, r1
 8001fbe:	881b      	ldrh	r3, [r3, #0]
 8001fc0:	8013      	strh	r3, [r2, #0]
    //gcvt(set_temp, 6, data_buf+strlen(data_buf)); // dodaje set_temp do stringa
    gcvt(sterowanie/1.0f, 6, data_buf+strlen(data_buf));
 8001fc2:	4b1e      	ldr	r3, [pc, #120]	; (800203c <transmit_data+0xc0>)
 8001fc4:	881b      	ldrh	r3, [r3, #0]
 8001fc6:	ee07 3a90 	vmov	s15, r3
 8001fca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fce:	ee17 0a90 	vmov	r0, s15
 8001fd2:	f7fe fad9 	bl	8000588 <__aeabi_f2d>
 8001fd6:	4604      	mov	r4, r0
 8001fd8:	460d      	mov	r5, r1
 8001fda:	f107 030c 	add.w	r3, r7, #12
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f7fe f916 	bl	8000210 <strlen>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	f107 030c 	add.w	r3, r7, #12
 8001fea:	4413      	add	r3, r2
 8001fec:	4619      	mov	r1, r3
 8001fee:	2006      	movs	r0, #6
 8001ff0:	ec45 4b10 	vmov	d0, r4, r5
 8001ff4:	f006 fc36 	bl	8008864 <gcvt>
    strcat(data_buf, "\r\n");
 8001ff8:	f107 030c 	add.w	r3, r7, #12
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f7fe f907 	bl	8000210 <strlen>
 8002002:	4603      	mov	r3, r0
 8002004:	461a      	mov	r2, r3
 8002006:	f107 030c 	add.w	r3, r7, #12
 800200a:	4413      	add	r3, r2
 800200c:	4a0c      	ldr	r2, [pc, #48]	; (8002040 <transmit_data+0xc4>)
 800200e:	8811      	ldrh	r1, [r2, #0]
 8002010:	7892      	ldrb	r2, [r2, #2]
 8002012:	8019      	strh	r1, [r3, #0]
 8002014:	709a      	strb	r2, [r3, #2]
    HAL_UART_Transmit(&huart3, data_buf, strlen(data_buf), 100);
 8002016:	f107 030c 	add.w	r3, r7, #12
 800201a:	4618      	mov	r0, r3
 800201c:	f7fe f8f8 	bl	8000210 <strlen>
 8002020:	4603      	mov	r3, r0
 8002022:	b29a      	uxth	r2, r3
 8002024:	f107 010c 	add.w	r1, r7, #12
 8002028:	2364      	movs	r3, #100	; 0x64
 800202a:	4806      	ldr	r0, [pc, #24]	; (8002044 <transmit_data+0xc8>)
 800202c:	f005 f98c 	bl	8007348 <HAL_UART_Transmit>
}
 8002030:	bf00      	nop
 8002032:	3770      	adds	r7, #112	; 0x70
 8002034:	46bd      	mov	sp, r7
 8002036:	bdb0      	pop	{r4, r5, r7, pc}
 8002038:	0800b130 	.word	0x0800b130
 800203c:	200005a6 	.word	0x200005a6
 8002040:	0800b134 	.word	0x0800b134
 8002044:	2000078c 	.word	0x2000078c

08002048 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002048:	b580      	push	{r7, lr}
 800204a:	b082      	sub	sp, #8
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){ // If the interrupt is from timer 2 - 10Hz
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002058:	d10b      	bne.n	8002072 <HAL_TIM_PeriodElapsedCallback+0x2a>
		transmit_data(current_temperature, value);
 800205a:	4b2a      	ldr	r3, [pc, #168]	; (8002104 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 800205c:	edd3 7a00 	vldr	s15, [r3]
 8002060:	4b29      	ldr	r3, [pc, #164]	; (8002108 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8002062:	ed93 7a00 	vldr	s14, [r3]
 8002066:	eef0 0a47 	vmov.f32	s1, s14
 800206a:	eeb0 0a67 	vmov.f32	s0, s15
 800206e:	f7ff ff85 	bl	8001f7c <transmit_data>
	}
	if(htim->Instance == TIM3){ // If the interrupt is from timer 3 - 2Hz
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4a25      	ldr	r2, [pc, #148]	; (800210c <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8002078:	4293      	cmp	r3, r2
 800207a:	d104      	bne.n	8002086 <HAL_TIM_PeriodElapsedCallback+0x3e>
		//ssd1306_TestAll();
		HAL_UART_Receive_IT(&huart3, received_data, 4);
 800207c:	2204      	movs	r2, #4
 800207e:	4924      	ldr	r1, [pc, #144]	; (8002110 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8002080:	4824      	ldr	r0, [pc, #144]	; (8002114 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8002082:	f005 f9e4 	bl	800744e <HAL_UART_Receive_IT>
	}
	if(htim->Instance == TIM4){ // If the interrupt is from timer 4 - 8Hz
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a23      	ldr	r2, [pc, #140]	; (8002118 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d111      	bne.n	80020b4 <HAL_TIM_PeriodElapsedCallback+0x6c>
		MCP9808_MeasureTemperature(&current_temperature);
 8002090:	481c      	ldr	r0, [pc, #112]	; (8002104 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8002092:	f7fe fffb 	bl	800108c <MCP9808_MeasureTemperature>
		stan_przycisku = button_state();
 8002096:	f7ff fde7 	bl	8001c68 <button_state>
 800209a:	4603      	mov	r3, r0
 800209c:	461a      	mov	r2, r3
 800209e:	4b1f      	ldr	r3, [pc, #124]	; (800211c <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80020a0:	701a      	strb	r2, [r3, #0]
		value = zadajnik();
 80020a2:	f7ff fdbd 	bl	8001c20 <zadajnik>
 80020a6:	eef0 7a40 	vmov.f32	s15, s0
 80020aa:	4b17      	ldr	r3, [pc, #92]	; (8002108 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80020ac:	edc3 7a00 	vstr	s15, [r3]
		wyswietlacz();
 80020b0:	f7ff fe32 	bl	8001d18 <wyswietlacz>
	}
	if(htim->Instance == TIM12){ // If the interrupt is from timer 2 - 1kHz
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a19      	ldr	r2, [pc, #100]	; (8002120 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d11e      	bne.n	80020fc <HAL_TIM_PeriodElapsedCallback+0xb4>
			if(stan_przycisku){
 80020be:	4b17      	ldr	r3, [pc, #92]	; (800211c <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80020c0:	781b      	ldrb	r3, [r3, #0]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d010      	beq.n	80020e8 <HAL_TIM_PeriodElapsedCallback+0xa0>
				sterowanie = pid_calculate(zadane, current_temperature); // te tutej pod testowanie pwm-a sa
 80020c6:	4b17      	ldr	r3, [pc, #92]	; (8002124 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 80020c8:	edd3 7a00 	vldr	s15, [r3]
 80020cc:	4b0d      	ldr	r3, [pc, #52]	; (8002104 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 80020ce:	ed93 7a00 	vldr	s14, [r3]
 80020d2:	eef0 0a47 	vmov.f32	s1, s14
 80020d6:	eeb0 0a67 	vmov.f32	s0, s15
 80020da:	f000 f91d 	bl	8002318 <pid_calculate>
 80020de:	4603      	mov	r3, r0
 80020e0:	461a      	mov	r2, r3
 80020e2:	4b11      	ldr	r3, [pc, #68]	; (8002128 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 80020e4:	801a      	strh	r2, [r3, #0]
 80020e6:	e002      	b.n	80020ee <HAL_TIM_PeriodElapsedCallback+0xa6>
				//sterowanie = 500;
			}
			else{
				sterowanie = 0;
 80020e8:	4b0f      	ldr	r3, [pc, #60]	; (8002128 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	801a      	strh	r2, [r3, #0]
			}
			change_duty_cycle(&htim1, TIM_CHANNEL_1, sterowanie);
 80020ee:	4b0e      	ldr	r3, [pc, #56]	; (8002128 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 80020f0:	881b      	ldrh	r3, [r3, #0]
 80020f2:	461a      	mov	r2, r3
 80020f4:	2100      	movs	r1, #0
 80020f6:	480d      	ldr	r0, [pc, #52]	; (800212c <HAL_TIM_PeriodElapsedCallback+0xe4>)
 80020f8:	f7ff fdc8 	bl	8001c8c <change_duty_cycle>
		}

}
 80020fc:	bf00      	nop
 80020fe:	3708      	adds	r7, #8
 8002100:	46bd      	mov	sp, r7
 8002102:	bd80      	pop	{r7, pc}
 8002104:	2000059c 	.word	0x2000059c
 8002108:	200005a0 	.word	0x200005a0
 800210c:	40000400 	.word	0x40000400
 8002110:	20000598 	.word	0x20000598
 8002114:	2000078c 	.word	0x2000078c
 8002118:	40000800 	.word	0x40000800
 800211c:	200005a4 	.word	0x200005a4
 8002120:	40001800 	.word	0x40001800
 8002124:	20000008 	.word	0x20000008
 8002128:	200005a6 	.word	0x200005a6
 800212c:	200005c4 	.word	0x200005c4

08002130 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002134:	f000 fe8d 	bl	8002e52 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002138:	f000 f854 	bl	80021e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800213c:	f7ff fb18 	bl	8001770 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8002140:	f000 fdc6 	bl	8002cd0 <MX_USART3_UART_Init>
  MX_I2C2_Init();
 8002144:	f7ff fc3c 	bl	80019c0 <MX_I2C2_Init>
  MX_TIM2_Init();
 8002148:	f000 fb5a 	bl	8002800 <MX_TIM2_Init>
  MX_TIM3_Init();
 800214c:	f000 fba6 	bl	800289c <MX_TIM3_Init>
  MX_TIM4_Init();
 8002150:	f000 fbf4 	bl	800293c <MX_TIM4_Init>
  MX_I2C4_Init();
 8002154:	f7ff fc74 	bl	8001a40 <MX_I2C4_Init>
  MX_ADC1_Init();
 8002158:	f7ff fa78 	bl	800164c <MX_ADC1_Init>
  MX_TIM1_Init();
 800215c:	f000 fac0 	bl	80026e0 <MX_TIM1_Init>
  MX_TIM8_Init();
 8002160:	f000 fc3c 	bl	80029dc <MX_TIM8_Init>
  MX_TIM12_Init();
 8002164:	f000 fc8e 	bl	8002a84 <MX_TIM12_Init>
  /* USER CODE BEGIN 2 */
  //ssd1306_TestAll();
  ssd1306_Init(); // Inicjalizacja wywietlacza
 8002168:	f7ff f86e 	bl	8001248 <ssd1306_Init>
  MCP9808_Init(&hi2c4, 0x18); // inicjalizacja sensora temperatury
 800216c:	2118      	movs	r1, #24
 800216e:	4812      	ldr	r0, [pc, #72]	; (80021b8 <main+0x88>)
 8002170:	f7fe ff16 	bl	8000fa0 <MCP9808_Init>
  MCP9808_SetResolution(MCP9808_High_Res);  // tutaj nastawia si wysoka rozdzielczo 0.125 (130 ms)
 8002174:	2002      	movs	r0, #2
 8002176:	f7ff f809 	bl	800118c <MCP9808_SetResolution>
  pid_init(55, 0.067, 0);  // tutaj testowalem pwm
 800217a:	ed9f 1a10 	vldr	s2, [pc, #64]	; 80021bc <main+0x8c>
 800217e:	eddf 0a10 	vldr	s1, [pc, #64]	; 80021c0 <main+0x90>
 8002182:	ed9f 0a10 	vldr	s0, [pc, #64]	; 80021c4 <main+0x94>
 8002186:	f000 f8a1 	bl	80022cc <pid_init>

  HAL_UART_Receive_IT(&huart3, received_data, 4);
 800218a:	2204      	movs	r2, #4
 800218c:	490e      	ldr	r1, [pc, #56]	; (80021c8 <main+0x98>)
 800218e:	480f      	ldr	r0, [pc, #60]	; (80021cc <main+0x9c>)
 8002190:	f005 f95d 	bl	800744e <HAL_UART_Receive_IT>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002194:	2100      	movs	r1, #0
 8002196:	480e      	ldr	r0, [pc, #56]	; (80021d0 <main+0xa0>)
 8002198:	f003 ff80 	bl	800609c <HAL_TIM_PWM_Start>

// te niej najlepiej jak beda na koncu // tak powiedzial szef
  HAL_TIM_Base_Start_IT(&htim2);
 800219c:	480d      	ldr	r0, [pc, #52]	; (80021d4 <main+0xa4>)
 800219e:	f003 fead 	bl	8005efc <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 80021a2:	480d      	ldr	r0, [pc, #52]	; (80021d8 <main+0xa8>)
 80021a4:	f003 feaa 	bl	8005efc <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 80021a8:	480c      	ldr	r0, [pc, #48]	; (80021dc <main+0xac>)
 80021aa:	f003 fea7 	bl	8005efc <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim12);
 80021ae:	480c      	ldr	r0, [pc, #48]	; (80021e0 <main+0xb0>)
 80021b0:	f003 fea4 	bl	8005efc <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80021b4:	e7fe      	b.n	80021b4 <main+0x84>
 80021b6:	bf00      	nop
 80021b8:	20000544 	.word	0x20000544
 80021bc:	00000000 	.word	0x00000000
 80021c0:	3d89374c 	.word	0x3d89374c
 80021c4:	425c0000 	.word	0x425c0000
 80021c8:	20000598 	.word	0x20000598
 80021cc:	2000078c 	.word	0x2000078c
 80021d0:	200005c4 	.word	0x200005c4
 80021d4:	20000610 	.word	0x20000610
 80021d8:	2000065c 	.word	0x2000065c
 80021dc:	200006a8 	.word	0x200006a8
 80021e0:	20000740 	.word	0x20000740

080021e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b094      	sub	sp, #80	; 0x50
 80021e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80021ea:	f107 0320 	add.w	r3, r7, #32
 80021ee:	2230      	movs	r2, #48	; 0x30
 80021f0:	2100      	movs	r1, #0
 80021f2:	4618      	mov	r0, r3
 80021f4:	f006 fb92 	bl	800891c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021f8:	f107 030c 	add.w	r3, r7, #12
 80021fc:	2200      	movs	r2, #0
 80021fe:	601a      	str	r2, [r3, #0]
 8002200:	605a      	str	r2, [r3, #4]
 8002202:	609a      	str	r2, [r3, #8]
 8002204:	60da      	str	r2, [r3, #12]
 8002206:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002208:	f002 fd06 	bl	8004c18 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800220c:	4b2a      	ldr	r3, [pc, #168]	; (80022b8 <SystemClock_Config+0xd4>)
 800220e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002210:	4a29      	ldr	r2, [pc, #164]	; (80022b8 <SystemClock_Config+0xd4>)
 8002212:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002216:	6413      	str	r3, [r2, #64]	; 0x40
 8002218:	4b27      	ldr	r3, [pc, #156]	; (80022b8 <SystemClock_Config+0xd4>)
 800221a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800221c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002220:	60bb      	str	r3, [r7, #8]
 8002222:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002224:	4b25      	ldr	r3, [pc, #148]	; (80022bc <SystemClock_Config+0xd8>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a24      	ldr	r2, [pc, #144]	; (80022bc <SystemClock_Config+0xd8>)
 800222a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800222e:	6013      	str	r3, [r2, #0]
 8002230:	4b22      	ldr	r3, [pc, #136]	; (80022bc <SystemClock_Config+0xd8>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002238:	607b      	str	r3, [r7, #4]
 800223a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800223c:	2301      	movs	r3, #1
 800223e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002240:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002244:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002246:	2302      	movs	r3, #2
 8002248:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800224a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800224e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002250:	2304      	movs	r3, #4
 8002252:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8002254:	23d8      	movs	r3, #216	; 0xd8
 8002256:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002258:	2302      	movs	r3, #2
 800225a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 800225c:	2309      	movs	r3, #9
 800225e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002260:	f107 0320 	add.w	r3, r7, #32
 8002264:	4618      	mov	r0, r3
 8002266:	f002 fd37 	bl	8004cd8 <HAL_RCC_OscConfig>
 800226a:	4603      	mov	r3, r0
 800226c:	2b00      	cmp	r3, #0
 800226e:	d001      	beq.n	8002274 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002270:	f000 f826 	bl	80022c0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002274:	f002 fce0 	bl	8004c38 <HAL_PWREx_EnableOverDrive>
 8002278:	4603      	mov	r3, r0
 800227a:	2b00      	cmp	r3, #0
 800227c:	d001      	beq.n	8002282 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800227e:	f000 f81f 	bl	80022c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002282:	230f      	movs	r3, #15
 8002284:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002286:	2302      	movs	r3, #2
 8002288:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800228a:	2300      	movs	r3, #0
 800228c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800228e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002292:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8002294:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002298:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800229a:	f107 030c 	add.w	r3, r7, #12
 800229e:	2107      	movs	r1, #7
 80022a0:	4618      	mov	r0, r3
 80022a2:	f002 ffbd 	bl	8005220 <HAL_RCC_ClockConfig>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d001      	beq.n	80022b0 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80022ac:	f000 f808 	bl	80022c0 <Error_Handler>
  }
}
 80022b0:	bf00      	nop
 80022b2:	3750      	adds	r7, #80	; 0x50
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	40023800 	.word	0x40023800
 80022bc:	40007000 	.word	0x40007000

080022c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022c0:	b480      	push	{r7}
 80022c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022c4:	b672      	cpsid	i
}
 80022c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80022c8:	e7fe      	b.n	80022c8 <Error_Handler+0x8>
	...

080022cc <pid_init>:
};

static struct pid_params pid_params;

void pid_init(float kp, float ki, float kd)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b085      	sub	sp, #20
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	ed87 0a03 	vstr	s0, [r7, #12]
 80022d6:	edc7 0a02 	vstr	s1, [r7, #8]
 80022da:	ed87 1a01 	vstr	s2, [r7, #4]
	pid_params.kp = kp;
 80022de:	4a0d      	ldr	r2, [pc, #52]	; (8002314 <pid_init+0x48>)
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	6013      	str	r3, [r2, #0]
	pid_params.ki = ki;
 80022e4:	4a0b      	ldr	r2, [pc, #44]	; (8002314 <pid_init+0x48>)
 80022e6:	68bb      	ldr	r3, [r7, #8]
 80022e8:	6053      	str	r3, [r2, #4]
	pid_params.kd = kd;
 80022ea:	4a0a      	ldr	r2, [pc, #40]	; (8002314 <pid_init+0x48>)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6093      	str	r3, [r2, #8]
	pid_params.err = 0;
 80022f0:	4b08      	ldr	r3, [pc, #32]	; (8002314 <pid_init+0x48>)
 80022f2:	f04f 0200 	mov.w	r2, #0
 80022f6:	60da      	str	r2, [r3, #12]
	pid_params.err_sum = 0;
 80022f8:	4b06      	ldr	r3, [pc, #24]	; (8002314 <pid_init+0x48>)
 80022fa:	f04f 0200 	mov.w	r2, #0
 80022fe:	611a      	str	r2, [r3, #16]
	pid_params.err_last = 0;
 8002300:	4b04      	ldr	r3, [pc, #16]	; (8002314 <pid_init+0x48>)
 8002302:	f04f 0200 	mov.w	r2, #0
 8002306:	615a      	str	r2, [r3, #20]
}
 8002308:	bf00      	nop
 800230a:	3714      	adds	r7, #20
 800230c:	46bd      	mov	sp, r7
 800230e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002312:	4770      	bx	lr
 8002314:	200005a8 	.word	0x200005a8

08002318 <pid_calculate>:

uint16_t pid_calculate(float set_val, float read_val)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b086      	sub	sp, #24
 800231c:	af00      	add	r7, sp, #0
 800231e:	ed87 0a01 	vstr	s0, [r7, #4]
 8002322:	edc7 0a00 	vstr	s1, [r7]
	float err_d, u;
	uint16_t u_ext;

	pid_params.err = set_val - read_val;
 8002326:	ed97 7a01 	vldr	s14, [r7, #4]
 800232a:	edd7 7a00 	vldr	s15, [r7]
 800232e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002332:	4b38      	ldr	r3, [pc, #224]	; (8002414 <pid_calculate+0xfc>)
 8002334:	edc3 7a03 	vstr	s15, [r3, #12]
	pid_params.err_sum += pid_params.err;
 8002338:	4b36      	ldr	r3, [pc, #216]	; (8002414 <pid_calculate+0xfc>)
 800233a:	ed93 7a04 	vldr	s14, [r3, #16]
 800233e:	4b35      	ldr	r3, [pc, #212]	; (8002414 <pid_calculate+0xfc>)
 8002340:	edd3 7a03 	vldr	s15, [r3, #12]
 8002344:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002348:	4b32      	ldr	r3, [pc, #200]	; (8002414 <pid_calculate+0xfc>)
 800234a:	edc3 7a04 	vstr	s15, [r3, #16]

	if (pid_params.err_sum > ERR_SUM_MAX) {
 800234e:	4b31      	ldr	r3, [pc, #196]	; (8002414 <pid_calculate+0xfc>)
 8002350:	edd3 7a04 	vldr	s15, [r3, #16]
 8002354:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8002418 <pid_calculate+0x100>
 8002358:	eef4 7ac7 	vcmpe.f32	s15, s14
 800235c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002360:	dd03      	ble.n	800236a <pid_calculate+0x52>
		pid_params.err_sum = ERR_SUM_MAX;
 8002362:	4b2c      	ldr	r3, [pc, #176]	; (8002414 <pid_calculate+0xfc>)
 8002364:	4a2d      	ldr	r2, [pc, #180]	; (800241c <pid_calculate+0x104>)
 8002366:	611a      	str	r2, [r3, #16]
 8002368:	e00c      	b.n	8002384 <pid_calculate+0x6c>
	} else if (pid_params.err_sum < -ERR_SUM_MAX) {
 800236a:	4b2a      	ldr	r3, [pc, #168]	; (8002414 <pid_calculate+0xfc>)
 800236c:	edd3 7a04 	vldr	s15, [r3, #16]
 8002370:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8002420 <pid_calculate+0x108>
 8002374:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002378:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800237c:	d502      	bpl.n	8002384 <pid_calculate+0x6c>
		pid_params.err_sum = -ERR_SUM_MAX;
 800237e:	4b25      	ldr	r3, [pc, #148]	; (8002414 <pid_calculate+0xfc>)
 8002380:	4a28      	ldr	r2, [pc, #160]	; (8002424 <pid_calculate+0x10c>)
 8002382:	611a      	str	r2, [r3, #16]
	}

	err_d = pid_params.err_last - pid_params.err;
 8002384:	4b23      	ldr	r3, [pc, #140]	; (8002414 <pid_calculate+0xfc>)
 8002386:	ed93 7a05 	vldr	s14, [r3, #20]
 800238a:	4b22      	ldr	r3, [pc, #136]	; (8002414 <pid_calculate+0xfc>)
 800238c:	edd3 7a03 	vldr	s15, [r3, #12]
 8002390:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002394:	edc7 7a04 	vstr	s15, [r7, #16]
	pid_params.err_last = pid_params.err;
 8002398:	4b1e      	ldr	r3, [pc, #120]	; (8002414 <pid_calculate+0xfc>)
 800239a:	68db      	ldr	r3, [r3, #12]
 800239c:	4a1d      	ldr	r2, [pc, #116]	; (8002414 <pid_calculate+0xfc>)
 800239e:	6153      	str	r3, [r2, #20]
	u = pid_params.kp * pid_params.err + pid_params.ki * pid_params.err_sum
 80023a0:	4b1c      	ldr	r3, [pc, #112]	; (8002414 <pid_calculate+0xfc>)
 80023a2:	ed93 7a00 	vldr	s14, [r3]
 80023a6:	4b1b      	ldr	r3, [pc, #108]	; (8002414 <pid_calculate+0xfc>)
 80023a8:	edd3 7a03 	vldr	s15, [r3, #12]
 80023ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80023b0:	4b18      	ldr	r3, [pc, #96]	; (8002414 <pid_calculate+0xfc>)
 80023b2:	edd3 6a01 	vldr	s13, [r3, #4]
 80023b6:	4b17      	ldr	r3, [pc, #92]	; (8002414 <pid_calculate+0xfc>)
 80023b8:	edd3 7a04 	vldr	s15, [r3, #16]
 80023bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023c0:	ee37 7a27 	vadd.f32	s14, s14, s15
			+ pid_params.kd * err_d;
 80023c4:	4b13      	ldr	r3, [pc, #76]	; (8002414 <pid_calculate+0xfc>)
 80023c6:	edd3 6a02 	vldr	s13, [r3, #8]
 80023ca:	edd7 7a04 	vldr	s15, [r7, #16]
 80023ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
	u = pid_params.kp * pid_params.err + pid_params.ki * pid_params.err_sum
 80023d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023d6:	edc7 7a03 	vstr	s15, [r7, #12]
	u_ext = round(u);
 80023da:	68f8      	ldr	r0, [r7, #12]
 80023dc:	f7fe f8d4 	bl	8000588 <__aeabi_f2d>
 80023e0:	4602      	mov	r2, r0
 80023e2:	460b      	mov	r3, r1
 80023e4:	ec43 2b10 	vmov	d0, r2, r3
 80023e8:	f008 fe1c 	bl	800b024 <round>
 80023ec:	ec53 2b10 	vmov	r2, r3, d0
 80023f0:	4610      	mov	r0, r2
 80023f2:	4619      	mov	r1, r3
 80023f4:	f7fe fbe2 	bl	8000bbc <__aeabi_d2uiz>
 80023f8:	4603      	mov	r3, r0
 80023fa:	82fb      	strh	r3, [r7, #22]
	if(u_ext>1000){
 80023fc:	8afb      	ldrh	r3, [r7, #22]
 80023fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002402:	d902      	bls.n	800240a <pid_calculate+0xf2>
		u_ext = 1000;
 8002404:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002408:	82fb      	strh	r3, [r7, #22]
	}
	else if(u_ext<0){
		u_ext = 0;
	}
	return u_ext;
 800240a:	8afb      	ldrh	r3, [r7, #22]
}
 800240c:	4618      	mov	r0, r3
 800240e:	3718      	adds	r7, #24
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}
 8002414:	200005a8 	.word	0x200005a8
 8002418:	459c4000 	.word	0x459c4000
 800241c:	459c4000 	.word	0x459c4000
 8002420:	c59c4000 	.word	0xc59c4000
 8002424:	c59c4000 	.word	0xc59c4000

08002428 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002428:	b480      	push	{r7}
 800242a:	b083      	sub	sp, #12
 800242c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800242e:	4b0f      	ldr	r3, [pc, #60]	; (800246c <HAL_MspInit+0x44>)
 8002430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002432:	4a0e      	ldr	r2, [pc, #56]	; (800246c <HAL_MspInit+0x44>)
 8002434:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002438:	6413      	str	r3, [r2, #64]	; 0x40
 800243a:	4b0c      	ldr	r3, [pc, #48]	; (800246c <HAL_MspInit+0x44>)
 800243c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800243e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002442:	607b      	str	r3, [r7, #4]
 8002444:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002446:	4b09      	ldr	r3, [pc, #36]	; (800246c <HAL_MspInit+0x44>)
 8002448:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800244a:	4a08      	ldr	r2, [pc, #32]	; (800246c <HAL_MspInit+0x44>)
 800244c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002450:	6453      	str	r3, [r2, #68]	; 0x44
 8002452:	4b06      	ldr	r3, [pc, #24]	; (800246c <HAL_MspInit+0x44>)
 8002454:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002456:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800245a:	603b      	str	r3, [r7, #0]
 800245c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800245e:	bf00      	nop
 8002460:	370c      	adds	r7, #12
 8002462:	46bd      	mov	sp, r7
 8002464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop
 800246c:	40023800 	.word	0x40023800

08002470 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002470:	b480      	push	{r7}
 8002472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002474:	e7fe      	b.n	8002474 <NMI_Handler+0x4>

08002476 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002476:	b480      	push	{r7}
 8002478:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800247a:	e7fe      	b.n	800247a <HardFault_Handler+0x4>

0800247c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002480:	e7fe      	b.n	8002480 <MemManage_Handler+0x4>

08002482 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002482:	b480      	push	{r7}
 8002484:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002486:	e7fe      	b.n	8002486 <BusFault_Handler+0x4>

08002488 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800248c:	e7fe      	b.n	800248c <UsageFault_Handler+0x4>

0800248e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800248e:	b480      	push	{r7}
 8002490:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002492:	bf00      	nop
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr

0800249c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800249c:	b480      	push	{r7}
 800249e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024a0:	bf00      	nop
 80024a2:	46bd      	mov	sp, r7
 80024a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a8:	4770      	bx	lr

080024aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024aa:	b480      	push	{r7}
 80024ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024ae:	bf00      	nop
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr

080024b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024bc:	f000 fd06 	bl	8002ecc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024c0:	bf00      	nop
 80024c2:	bd80      	pop	{r7, pc}

080024c4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80024c8:	4802      	ldr	r0, [pc, #8]	; (80024d4 <TIM2_IRQHandler+0x10>)
 80024ca:	f003 fee1 	bl	8006290 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80024ce:	bf00      	nop
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	20000610 	.word	0x20000610

080024d8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80024dc:	4802      	ldr	r0, [pc, #8]	; (80024e8 <TIM3_IRQHandler+0x10>)
 80024de:	f003 fed7 	bl	8006290 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80024e2:	bf00      	nop
 80024e4:	bd80      	pop	{r7, pc}
 80024e6:	bf00      	nop
 80024e8:	2000065c 	.word	0x2000065c

080024ec <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80024f0:	4802      	ldr	r0, [pc, #8]	; (80024fc <TIM4_IRQHandler+0x10>)
 80024f2:	f003 fecd 	bl	8006290 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80024f6:	bf00      	nop
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	200006a8 	.word	0x200006a8

08002500 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002504:	4802      	ldr	r0, [pc, #8]	; (8002510 <USART3_IRQHandler+0x10>)
 8002506:	f004 ffe7 	bl	80074d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800250a:	bf00      	nop
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	2000078c 	.word	0x2000078c

08002514 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8002518:	4803      	ldr	r0, [pc, #12]	; (8002528 <TIM8_BRK_TIM12_IRQHandler+0x14>)
 800251a:	f003 feb9 	bl	8006290 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim12);
 800251e:	4803      	ldr	r0, [pc, #12]	; (800252c <TIM8_BRK_TIM12_IRQHandler+0x18>)
 8002520:	f003 feb6 	bl	8006290 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8002524:	bf00      	nop
 8002526:	bd80      	pop	{r7, pc}
 8002528:	200006f4 	.word	0x200006f4
 800252c:	20000740 	.word	0x20000740

08002530 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002530:	b480      	push	{r7}
 8002532:	af00      	add	r7, sp, #0
  return 1;
 8002534:	2301      	movs	r3, #1
}
 8002536:	4618      	mov	r0, r3
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr

08002540 <_kill>:

int _kill(int pid, int sig)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b082      	sub	sp, #8
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
 8002548:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800254a:	f006 f9af 	bl	80088ac <__errno>
 800254e:	4603      	mov	r3, r0
 8002550:	2216      	movs	r2, #22
 8002552:	601a      	str	r2, [r3, #0]
  return -1;
 8002554:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002558:	4618      	mov	r0, r3
 800255a:	3708      	adds	r7, #8
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}

08002560 <_exit>:

void _exit (int status)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002568:	f04f 31ff 	mov.w	r1, #4294967295
 800256c:	6878      	ldr	r0, [r7, #4]
 800256e:	f7ff ffe7 	bl	8002540 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002572:	e7fe      	b.n	8002572 <_exit+0x12>

08002574 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b086      	sub	sp, #24
 8002578:	af00      	add	r7, sp, #0
 800257a:	60f8      	str	r0, [r7, #12]
 800257c:	60b9      	str	r1, [r7, #8]
 800257e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002580:	2300      	movs	r3, #0
 8002582:	617b      	str	r3, [r7, #20]
 8002584:	e00a      	b.n	800259c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002586:	f3af 8000 	nop.w
 800258a:	4601      	mov	r1, r0
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	1c5a      	adds	r2, r3, #1
 8002590:	60ba      	str	r2, [r7, #8]
 8002592:	b2ca      	uxtb	r2, r1
 8002594:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	3301      	adds	r3, #1
 800259a:	617b      	str	r3, [r7, #20]
 800259c:	697a      	ldr	r2, [r7, #20]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	429a      	cmp	r2, r3
 80025a2:	dbf0      	blt.n	8002586 <_read+0x12>
  }

  return len;
 80025a4:	687b      	ldr	r3, [r7, #4]
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3718      	adds	r7, #24
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}

080025ae <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80025ae:	b580      	push	{r7, lr}
 80025b0:	b086      	sub	sp, #24
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	60f8      	str	r0, [r7, #12]
 80025b6:	60b9      	str	r1, [r7, #8]
 80025b8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025ba:	2300      	movs	r3, #0
 80025bc:	617b      	str	r3, [r7, #20]
 80025be:	e009      	b.n	80025d4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	1c5a      	adds	r2, r3, #1
 80025c4:	60ba      	str	r2, [r7, #8]
 80025c6:	781b      	ldrb	r3, [r3, #0]
 80025c8:	4618      	mov	r0, r3
 80025ca:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	3301      	adds	r3, #1
 80025d2:	617b      	str	r3, [r7, #20]
 80025d4:	697a      	ldr	r2, [r7, #20]
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	429a      	cmp	r2, r3
 80025da:	dbf1      	blt.n	80025c0 <_write+0x12>
  }
  return len;
 80025dc:	687b      	ldr	r3, [r7, #4]
}
 80025de:	4618      	mov	r0, r3
 80025e0:	3718      	adds	r7, #24
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}

080025e6 <_close>:

int _close(int file)
{
 80025e6:	b480      	push	{r7}
 80025e8:	b083      	sub	sp, #12
 80025ea:	af00      	add	r7, sp, #0
 80025ec:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80025ee:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	370c      	adds	r7, #12
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr

080025fe <_fstat>:


int _fstat(int file, struct stat *st)
{
 80025fe:	b480      	push	{r7}
 8002600:	b083      	sub	sp, #12
 8002602:	af00      	add	r7, sp, #0
 8002604:	6078      	str	r0, [r7, #4]
 8002606:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800260e:	605a      	str	r2, [r3, #4]
  return 0;
 8002610:	2300      	movs	r3, #0
}
 8002612:	4618      	mov	r0, r3
 8002614:	370c      	adds	r7, #12
 8002616:	46bd      	mov	sp, r7
 8002618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261c:	4770      	bx	lr

0800261e <_isatty>:

int _isatty(int file)
{
 800261e:	b480      	push	{r7}
 8002620:	b083      	sub	sp, #12
 8002622:	af00      	add	r7, sp, #0
 8002624:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002626:	2301      	movs	r3, #1
}
 8002628:	4618      	mov	r0, r3
 800262a:	370c      	adds	r7, #12
 800262c:	46bd      	mov	sp, r7
 800262e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002632:	4770      	bx	lr

08002634 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002634:	b480      	push	{r7}
 8002636:	b085      	sub	sp, #20
 8002638:	af00      	add	r7, sp, #0
 800263a:	60f8      	str	r0, [r7, #12]
 800263c:	60b9      	str	r1, [r7, #8]
 800263e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002640:	2300      	movs	r3, #0
}
 8002642:	4618      	mov	r0, r3
 8002644:	3714      	adds	r7, #20
 8002646:	46bd      	mov	sp, r7
 8002648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264c:	4770      	bx	lr
	...

08002650 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b086      	sub	sp, #24
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002658:	4a14      	ldr	r2, [pc, #80]	; (80026ac <_sbrk+0x5c>)
 800265a:	4b15      	ldr	r3, [pc, #84]	; (80026b0 <_sbrk+0x60>)
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002664:	4b13      	ldr	r3, [pc, #76]	; (80026b4 <_sbrk+0x64>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d102      	bne.n	8002672 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800266c:	4b11      	ldr	r3, [pc, #68]	; (80026b4 <_sbrk+0x64>)
 800266e:	4a12      	ldr	r2, [pc, #72]	; (80026b8 <_sbrk+0x68>)
 8002670:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002672:	4b10      	ldr	r3, [pc, #64]	; (80026b4 <_sbrk+0x64>)
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	4413      	add	r3, r2
 800267a:	693a      	ldr	r2, [r7, #16]
 800267c:	429a      	cmp	r2, r3
 800267e:	d207      	bcs.n	8002690 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002680:	f006 f914 	bl	80088ac <__errno>
 8002684:	4603      	mov	r3, r0
 8002686:	220c      	movs	r2, #12
 8002688:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800268a:	f04f 33ff 	mov.w	r3, #4294967295
 800268e:	e009      	b.n	80026a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002690:	4b08      	ldr	r3, [pc, #32]	; (80026b4 <_sbrk+0x64>)
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002696:	4b07      	ldr	r3, [pc, #28]	; (80026b4 <_sbrk+0x64>)
 8002698:	681a      	ldr	r2, [r3, #0]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	4413      	add	r3, r2
 800269e:	4a05      	ldr	r2, [pc, #20]	; (80026b4 <_sbrk+0x64>)
 80026a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026a2:	68fb      	ldr	r3, [r7, #12]
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	3718      	adds	r7, #24
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	20050000 	.word	0x20050000
 80026b0:	00000400 	.word	0x00000400
 80026b4:	200005c0 	.word	0x200005c0
 80026b8:	20000828 	.word	0x20000828

080026bc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026bc:	b480      	push	{r7}
 80026be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80026c0:	4b06      	ldr	r3, [pc, #24]	; (80026dc <SystemInit+0x20>)
 80026c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026c6:	4a05      	ldr	r2, [pc, #20]	; (80026dc <SystemInit+0x20>)
 80026c8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80026cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026d0:	bf00      	nop
 80026d2:	46bd      	mov	sp, r7
 80026d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d8:	4770      	bx	lr
 80026da:	bf00      	nop
 80026dc:	e000ed00 	.word	0xe000ed00

080026e0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim12;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b096      	sub	sp, #88	; 0x58
 80026e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026e6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80026ea:	2200      	movs	r2, #0
 80026ec:	601a      	str	r2, [r3, #0]
 80026ee:	605a      	str	r2, [r3, #4]
 80026f0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80026f2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80026f6:	2200      	movs	r2, #0
 80026f8:	601a      	str	r2, [r3, #0]
 80026fa:	605a      	str	r2, [r3, #4]
 80026fc:	609a      	str	r2, [r3, #8]
 80026fe:	60da      	str	r2, [r3, #12]
 8002700:	611a      	str	r2, [r3, #16]
 8002702:	615a      	str	r2, [r3, #20]
 8002704:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002706:	1d3b      	adds	r3, r7, #4
 8002708:	222c      	movs	r2, #44	; 0x2c
 800270a:	2100      	movs	r1, #0
 800270c:	4618      	mov	r0, r3
 800270e:	f006 f905 	bl	800891c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002712:	4b39      	ldr	r3, [pc, #228]	; (80027f8 <MX_TIM1_Init+0x118>)
 8002714:	4a39      	ldr	r2, [pc, #228]	; (80027fc <MX_TIM1_Init+0x11c>)
 8002716:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 107;
 8002718:	4b37      	ldr	r3, [pc, #220]	; (80027f8 <MX_TIM1_Init+0x118>)
 800271a:	226b      	movs	r2, #107	; 0x6b
 800271c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800271e:	4b36      	ldr	r3, [pc, #216]	; (80027f8 <MX_TIM1_Init+0x118>)
 8002720:	2200      	movs	r2, #0
 8002722:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8002724:	4b34      	ldr	r3, [pc, #208]	; (80027f8 <MX_TIM1_Init+0x118>)
 8002726:	f240 32e7 	movw	r2, #999	; 0x3e7
 800272a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800272c:	4b32      	ldr	r3, [pc, #200]	; (80027f8 <MX_TIM1_Init+0x118>)
 800272e:	2200      	movs	r2, #0
 8002730:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002732:	4b31      	ldr	r3, [pc, #196]	; (80027f8 <MX_TIM1_Init+0x118>)
 8002734:	2200      	movs	r2, #0
 8002736:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002738:	4b2f      	ldr	r3, [pc, #188]	; (80027f8 <MX_TIM1_Init+0x118>)
 800273a:	2200      	movs	r2, #0
 800273c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800273e:	482e      	ldr	r0, [pc, #184]	; (80027f8 <MX_TIM1_Init+0x118>)
 8002740:	f003 fc54 	bl	8005fec <HAL_TIM_PWM_Init>
 8002744:	4603      	mov	r3, r0
 8002746:	2b00      	cmp	r3, #0
 8002748:	d001      	beq.n	800274e <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800274a:	f7ff fdb9 	bl	80022c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800274e:	2300      	movs	r3, #0
 8002750:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002752:	2300      	movs	r3, #0
 8002754:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002756:	2300      	movs	r3, #0
 8002758:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800275a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800275e:	4619      	mov	r1, r3
 8002760:	4825      	ldr	r0, [pc, #148]	; (80027f8 <MX_TIM1_Init+0x118>)
 8002762:	f004 fc79 	bl	8007058 <HAL_TIMEx_MasterConfigSynchronization>
 8002766:	4603      	mov	r3, r0
 8002768:	2b00      	cmp	r3, #0
 800276a:	d001      	beq.n	8002770 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800276c:	f7ff fda8 	bl	80022c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002770:	2360      	movs	r3, #96	; 0x60
 8002772:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8002774:	2300      	movs	r3, #0
 8002776:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002778:	2300      	movs	r3, #0
 800277a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800277c:	2300      	movs	r3, #0
 800277e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002780:	2300      	movs	r3, #0
 8002782:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002784:	2300      	movs	r3, #0
 8002786:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002788:	2300      	movs	r3, #0
 800278a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800278c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002790:	2200      	movs	r2, #0
 8002792:	4619      	mov	r1, r3
 8002794:	4818      	ldr	r0, [pc, #96]	; (80027f8 <MX_TIM1_Init+0x118>)
 8002796:	f003 fe9b 	bl	80064d0 <HAL_TIM_PWM_ConfigChannel>
 800279a:	4603      	mov	r3, r0
 800279c:	2b00      	cmp	r3, #0
 800279e:	d001      	beq.n	80027a4 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80027a0:	f7ff fd8e 	bl	80022c0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80027a4:	2300      	movs	r3, #0
 80027a6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80027a8:	2300      	movs	r3, #0
 80027aa:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80027ac:	2300      	movs	r3, #0
 80027ae:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80027b0:	2300      	movs	r3, #0
 80027b2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80027b4:	2300      	movs	r3, #0
 80027b6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80027b8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80027bc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80027be:	2300      	movs	r3, #0
 80027c0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80027c2:	2300      	movs	r3, #0
 80027c4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80027c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80027ca:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80027cc:	2300      	movs	r3, #0
 80027ce:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80027d0:	2300      	movs	r3, #0
 80027d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80027d4:	1d3b      	adds	r3, r7, #4
 80027d6:	4619      	mov	r1, r3
 80027d8:	4807      	ldr	r0, [pc, #28]	; (80027f8 <MX_TIM1_Init+0x118>)
 80027da:	f004 fccb 	bl	8007174 <HAL_TIMEx_ConfigBreakDeadTime>
 80027de:	4603      	mov	r3, r0
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d001      	beq.n	80027e8 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 80027e4:	f7ff fd6c 	bl	80022c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80027e8:	4803      	ldr	r0, [pc, #12]	; (80027f8 <MX_TIM1_Init+0x118>)
 80027ea:	f000 fa39 	bl	8002c60 <HAL_TIM_MspPostInit>

}
 80027ee:	bf00      	nop
 80027f0:	3758      	adds	r7, #88	; 0x58
 80027f2:	46bd      	mov	sp, r7
 80027f4:	bd80      	pop	{r7, pc}
 80027f6:	bf00      	nop
 80027f8:	200005c4 	.word	0x200005c4
 80027fc:	40010000 	.word	0x40010000

08002800 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b088      	sub	sp, #32
 8002804:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002806:	f107 0310 	add.w	r3, r7, #16
 800280a:	2200      	movs	r2, #0
 800280c:	601a      	str	r2, [r3, #0]
 800280e:	605a      	str	r2, [r3, #4]
 8002810:	609a      	str	r2, [r3, #8]
 8002812:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002814:	1d3b      	adds	r3, r7, #4
 8002816:	2200      	movs	r2, #0
 8002818:	601a      	str	r2, [r3, #0]
 800281a:	605a      	str	r2, [r3, #4]
 800281c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800281e:	4b1e      	ldr	r3, [pc, #120]	; (8002898 <MX_TIM2_Init+0x98>)
 8002820:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002824:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 10799;
 8002826:	4b1c      	ldr	r3, [pc, #112]	; (8002898 <MX_TIM2_Init+0x98>)
 8002828:	f642 222f 	movw	r2, #10799	; 0x2a2f
 800282c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800282e:	4b1a      	ldr	r3, [pc, #104]	; (8002898 <MX_TIM2_Init+0x98>)
 8002830:	2200      	movs	r2, #0
 8002832:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8002834:	4b18      	ldr	r3, [pc, #96]	; (8002898 <MX_TIM2_Init+0x98>)
 8002836:	f240 32e7 	movw	r2, #999	; 0x3e7
 800283a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800283c:	4b16      	ldr	r3, [pc, #88]	; (8002898 <MX_TIM2_Init+0x98>)
 800283e:	2200      	movs	r2, #0
 8002840:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002842:	4b15      	ldr	r3, [pc, #84]	; (8002898 <MX_TIM2_Init+0x98>)
 8002844:	2200      	movs	r2, #0
 8002846:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002848:	4813      	ldr	r0, [pc, #76]	; (8002898 <MX_TIM2_Init+0x98>)
 800284a:	f003 faff 	bl	8005e4c <HAL_TIM_Base_Init>
 800284e:	4603      	mov	r3, r0
 8002850:	2b00      	cmp	r3, #0
 8002852:	d001      	beq.n	8002858 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8002854:	f7ff fd34 	bl	80022c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002858:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800285c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800285e:	f107 0310 	add.w	r3, r7, #16
 8002862:	4619      	mov	r1, r3
 8002864:	480c      	ldr	r0, [pc, #48]	; (8002898 <MX_TIM2_Init+0x98>)
 8002866:	f003 ff47 	bl	80066f8 <HAL_TIM_ConfigClockSource>
 800286a:	4603      	mov	r3, r0
 800286c:	2b00      	cmp	r3, #0
 800286e:	d001      	beq.n	8002874 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8002870:	f7ff fd26 	bl	80022c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002874:	2300      	movs	r3, #0
 8002876:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002878:	2300      	movs	r3, #0
 800287a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800287c:	1d3b      	adds	r3, r7, #4
 800287e:	4619      	mov	r1, r3
 8002880:	4805      	ldr	r0, [pc, #20]	; (8002898 <MX_TIM2_Init+0x98>)
 8002882:	f004 fbe9 	bl	8007058 <HAL_TIMEx_MasterConfigSynchronization>
 8002886:	4603      	mov	r3, r0
 8002888:	2b00      	cmp	r3, #0
 800288a:	d001      	beq.n	8002890 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 800288c:	f7ff fd18 	bl	80022c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002890:	bf00      	nop
 8002892:	3720      	adds	r7, #32
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}
 8002898:	20000610 	.word	0x20000610

0800289c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b088      	sub	sp, #32
 80028a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80028a2:	f107 0310 	add.w	r3, r7, #16
 80028a6:	2200      	movs	r2, #0
 80028a8:	601a      	str	r2, [r3, #0]
 80028aa:	605a      	str	r2, [r3, #4]
 80028ac:	609a      	str	r2, [r3, #8]
 80028ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028b0:	1d3b      	adds	r3, r7, #4
 80028b2:	2200      	movs	r2, #0
 80028b4:	601a      	str	r2, [r3, #0]
 80028b6:	605a      	str	r2, [r3, #4]
 80028b8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80028ba:	4b1e      	ldr	r3, [pc, #120]	; (8002934 <MX_TIM3_Init+0x98>)
 80028bc:	4a1e      	ldr	r2, [pc, #120]	; (8002938 <MX_TIM3_Init+0x9c>)
 80028be:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10799;
 80028c0:	4b1c      	ldr	r3, [pc, #112]	; (8002934 <MX_TIM3_Init+0x98>)
 80028c2:	f642 222f 	movw	r2, #10799	; 0x2a2f
 80028c6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028c8:	4b1a      	ldr	r3, [pc, #104]	; (8002934 <MX_TIM3_Init+0x98>)
 80028ca:	2200      	movs	r2, #0
 80028cc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4999;
 80028ce:	4b19      	ldr	r3, [pc, #100]	; (8002934 <MX_TIM3_Init+0x98>)
 80028d0:	f241 3287 	movw	r2, #4999	; 0x1387
 80028d4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028d6:	4b17      	ldr	r3, [pc, #92]	; (8002934 <MX_TIM3_Init+0x98>)
 80028d8:	2200      	movs	r2, #0
 80028da:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028dc:	4b15      	ldr	r3, [pc, #84]	; (8002934 <MX_TIM3_Init+0x98>)
 80028de:	2200      	movs	r2, #0
 80028e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80028e2:	4814      	ldr	r0, [pc, #80]	; (8002934 <MX_TIM3_Init+0x98>)
 80028e4:	f003 fab2 	bl	8005e4c <HAL_TIM_Base_Init>
 80028e8:	4603      	mov	r3, r0
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d001      	beq.n	80028f2 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 80028ee:	f7ff fce7 	bl	80022c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80028f6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80028f8:	f107 0310 	add.w	r3, r7, #16
 80028fc:	4619      	mov	r1, r3
 80028fe:	480d      	ldr	r0, [pc, #52]	; (8002934 <MX_TIM3_Init+0x98>)
 8002900:	f003 fefa 	bl	80066f8 <HAL_TIM_ConfigClockSource>
 8002904:	4603      	mov	r3, r0
 8002906:	2b00      	cmp	r3, #0
 8002908:	d001      	beq.n	800290e <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 800290a:	f7ff fcd9 	bl	80022c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800290e:	2300      	movs	r3, #0
 8002910:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002912:	2300      	movs	r3, #0
 8002914:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002916:	1d3b      	adds	r3, r7, #4
 8002918:	4619      	mov	r1, r3
 800291a:	4806      	ldr	r0, [pc, #24]	; (8002934 <MX_TIM3_Init+0x98>)
 800291c:	f004 fb9c 	bl	8007058 <HAL_TIMEx_MasterConfigSynchronization>
 8002920:	4603      	mov	r3, r0
 8002922:	2b00      	cmp	r3, #0
 8002924:	d001      	beq.n	800292a <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8002926:	f7ff fccb 	bl	80022c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800292a:	bf00      	nop
 800292c:	3720      	adds	r7, #32
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	2000065c 	.word	0x2000065c
 8002938:	40000400 	.word	0x40000400

0800293c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b088      	sub	sp, #32
 8002940:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002942:	f107 0310 	add.w	r3, r7, #16
 8002946:	2200      	movs	r2, #0
 8002948:	601a      	str	r2, [r3, #0]
 800294a:	605a      	str	r2, [r3, #4]
 800294c:	609a      	str	r2, [r3, #8]
 800294e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002950:	1d3b      	adds	r3, r7, #4
 8002952:	2200      	movs	r2, #0
 8002954:	601a      	str	r2, [r3, #0]
 8002956:	605a      	str	r2, [r3, #4]
 8002958:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800295a:	4b1e      	ldr	r3, [pc, #120]	; (80029d4 <MX_TIM4_Init+0x98>)
 800295c:	4a1e      	ldr	r2, [pc, #120]	; (80029d8 <MX_TIM4_Init+0x9c>)
 800295e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 10799;
 8002960:	4b1c      	ldr	r3, [pc, #112]	; (80029d4 <MX_TIM4_Init+0x98>)
 8002962:	f642 222f 	movw	r2, #10799	; 0x2a2f
 8002966:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002968:	4b1a      	ldr	r3, [pc, #104]	; (80029d4 <MX_TIM4_Init+0x98>)
 800296a:	2200      	movs	r2, #0
 800296c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1249;
 800296e:	4b19      	ldr	r3, [pc, #100]	; (80029d4 <MX_TIM4_Init+0x98>)
 8002970:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8002974:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002976:	4b17      	ldr	r3, [pc, #92]	; (80029d4 <MX_TIM4_Init+0x98>)
 8002978:	2200      	movs	r2, #0
 800297a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800297c:	4b15      	ldr	r3, [pc, #84]	; (80029d4 <MX_TIM4_Init+0x98>)
 800297e:	2200      	movs	r2, #0
 8002980:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002982:	4814      	ldr	r0, [pc, #80]	; (80029d4 <MX_TIM4_Init+0x98>)
 8002984:	f003 fa62 	bl	8005e4c <HAL_TIM_Base_Init>
 8002988:	4603      	mov	r3, r0
 800298a:	2b00      	cmp	r3, #0
 800298c:	d001      	beq.n	8002992 <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 800298e:	f7ff fc97 	bl	80022c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002992:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002996:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002998:	f107 0310 	add.w	r3, r7, #16
 800299c:	4619      	mov	r1, r3
 800299e:	480d      	ldr	r0, [pc, #52]	; (80029d4 <MX_TIM4_Init+0x98>)
 80029a0:	f003 feaa 	bl	80066f8 <HAL_TIM_ConfigClockSource>
 80029a4:	4603      	mov	r3, r0
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d001      	beq.n	80029ae <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 80029aa:	f7ff fc89 	bl	80022c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029ae:	2300      	movs	r3, #0
 80029b0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029b2:	2300      	movs	r3, #0
 80029b4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80029b6:	1d3b      	adds	r3, r7, #4
 80029b8:	4619      	mov	r1, r3
 80029ba:	4806      	ldr	r0, [pc, #24]	; (80029d4 <MX_TIM4_Init+0x98>)
 80029bc:	f004 fb4c 	bl	8007058 <HAL_TIMEx_MasterConfigSynchronization>
 80029c0:	4603      	mov	r3, r0
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d001      	beq.n	80029ca <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 80029c6:	f7ff fc7b 	bl	80022c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80029ca:	bf00      	nop
 80029cc:	3720      	adds	r7, #32
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	200006a8 	.word	0x200006a8
 80029d8:	40000800 	.word	0x40000800

080029dc <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b088      	sub	sp, #32
 80029e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80029e2:	f107 0310 	add.w	r3, r7, #16
 80029e6:	2200      	movs	r2, #0
 80029e8:	601a      	str	r2, [r3, #0]
 80029ea:	605a      	str	r2, [r3, #4]
 80029ec:	609a      	str	r2, [r3, #8]
 80029ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029f0:	1d3b      	adds	r3, r7, #4
 80029f2:	2200      	movs	r2, #0
 80029f4:	601a      	str	r2, [r3, #0]
 80029f6:	605a      	str	r2, [r3, #4]
 80029f8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80029fa:	4b20      	ldr	r3, [pc, #128]	; (8002a7c <MX_TIM8_Init+0xa0>)
 80029fc:	4a20      	ldr	r2, [pc, #128]	; (8002a80 <MX_TIM8_Init+0xa4>)
 80029fe:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 107;
 8002a00:	4b1e      	ldr	r3, [pc, #120]	; (8002a7c <MX_TIM8_Init+0xa0>)
 8002a02:	226b      	movs	r2, #107	; 0x6b
 8002a04:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a06:	4b1d      	ldr	r3, [pc, #116]	; (8002a7c <MX_TIM8_Init+0xa0>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 999;
 8002a0c:	4b1b      	ldr	r3, [pc, #108]	; (8002a7c <MX_TIM8_Init+0xa0>)
 8002a0e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002a12:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a14:	4b19      	ldr	r3, [pc, #100]	; (8002a7c <MX_TIM8_Init+0xa0>)
 8002a16:	2200      	movs	r2, #0
 8002a18:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002a1a:	4b18      	ldr	r3, [pc, #96]	; (8002a7c <MX_TIM8_Init+0xa0>)
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a20:	4b16      	ldr	r3, [pc, #88]	; (8002a7c <MX_TIM8_Init+0xa0>)
 8002a22:	2200      	movs	r2, #0
 8002a24:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8002a26:	4815      	ldr	r0, [pc, #84]	; (8002a7c <MX_TIM8_Init+0xa0>)
 8002a28:	f003 fa10 	bl	8005e4c <HAL_TIM_Base_Init>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d001      	beq.n	8002a36 <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 8002a32:	f7ff fc45 	bl	80022c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a3a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8002a3c:	f107 0310 	add.w	r3, r7, #16
 8002a40:	4619      	mov	r1, r3
 8002a42:	480e      	ldr	r0, [pc, #56]	; (8002a7c <MX_TIM8_Init+0xa0>)
 8002a44:	f003 fe58 	bl	80066f8 <HAL_TIM_ConfigClockSource>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d001      	beq.n	8002a52 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 8002a4e:	f7ff fc37 	bl	80022c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a52:	2300      	movs	r3, #0
 8002a54:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002a56:	2300      	movs	r3, #0
 8002a58:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002a5e:	1d3b      	adds	r3, r7, #4
 8002a60:	4619      	mov	r1, r3
 8002a62:	4806      	ldr	r0, [pc, #24]	; (8002a7c <MX_TIM8_Init+0xa0>)
 8002a64:	f004 faf8 	bl	8007058 <HAL_TIMEx_MasterConfigSynchronization>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d001      	beq.n	8002a72 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8002a6e:	f7ff fc27 	bl	80022c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8002a72:	bf00      	nop
 8002a74:	3720      	adds	r7, #32
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	200006f4 	.word	0x200006f4
 8002a80:	40010400 	.word	0x40010400

08002a84 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b084      	sub	sp, #16
 8002a88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a8a:	463b      	mov	r3, r7
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	601a      	str	r2, [r3, #0]
 8002a90:	605a      	str	r2, [r3, #4]
 8002a92:	609a      	str	r2, [r3, #8]
 8002a94:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8002a96:	4b16      	ldr	r3, [pc, #88]	; (8002af0 <MX_TIM12_Init+0x6c>)
 8002a98:	4a16      	ldr	r2, [pc, #88]	; (8002af4 <MX_TIM12_Init+0x70>)
 8002a9a:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 107;
 8002a9c:	4b14      	ldr	r3, [pc, #80]	; (8002af0 <MX_TIM12_Init+0x6c>)
 8002a9e:	226b      	movs	r2, #107	; 0x6b
 8002aa0:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002aa2:	4b13      	ldr	r3, [pc, #76]	; (8002af0 <MX_TIM12_Init+0x6c>)
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 999;
 8002aa8:	4b11      	ldr	r3, [pc, #68]	; (8002af0 <MX_TIM12_Init+0x6c>)
 8002aaa:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002aae:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ab0:	4b0f      	ldr	r3, [pc, #60]	; (8002af0 <MX_TIM12_Init+0x6c>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ab6:	4b0e      	ldr	r3, [pc, #56]	; (8002af0 <MX_TIM12_Init+0x6c>)
 8002ab8:	2200      	movs	r2, #0
 8002aba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8002abc:	480c      	ldr	r0, [pc, #48]	; (8002af0 <MX_TIM12_Init+0x6c>)
 8002abe:	f003 f9c5 	bl	8005e4c <HAL_TIM_Base_Init>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d001      	beq.n	8002acc <MX_TIM12_Init+0x48>
  {
    Error_Handler();
 8002ac8:	f7ff fbfa 	bl	80022c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002acc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ad0:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8002ad2:	463b      	mov	r3, r7
 8002ad4:	4619      	mov	r1, r3
 8002ad6:	4806      	ldr	r0, [pc, #24]	; (8002af0 <MX_TIM12_Init+0x6c>)
 8002ad8:	f003 fe0e 	bl	80066f8 <HAL_TIM_ConfigClockSource>
 8002adc:	4603      	mov	r3, r0
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d001      	beq.n	8002ae6 <MX_TIM12_Init+0x62>
  {
    Error_Handler();
 8002ae2:	f7ff fbed 	bl	80022c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */

}
 8002ae6:	bf00      	nop
 8002ae8:	3710      	adds	r7, #16
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}
 8002aee:	bf00      	nop
 8002af0:	20000740 	.word	0x20000740
 8002af4:	40001800 	.word	0x40001800

08002af8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b085      	sub	sp, #20
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a0a      	ldr	r2, [pc, #40]	; (8002b30 <HAL_TIM_PWM_MspInit+0x38>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d10b      	bne.n	8002b22 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002b0a:	4b0a      	ldr	r3, [pc, #40]	; (8002b34 <HAL_TIM_PWM_MspInit+0x3c>)
 8002b0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b0e:	4a09      	ldr	r2, [pc, #36]	; (8002b34 <HAL_TIM_PWM_MspInit+0x3c>)
 8002b10:	f043 0301 	orr.w	r3, r3, #1
 8002b14:	6453      	str	r3, [r2, #68]	; 0x44
 8002b16:	4b07      	ldr	r3, [pc, #28]	; (8002b34 <HAL_TIM_PWM_MspInit+0x3c>)
 8002b18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b1a:	f003 0301 	and.w	r3, r3, #1
 8002b1e:	60fb      	str	r3, [r7, #12]
 8002b20:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8002b22:	bf00      	nop
 8002b24:	3714      	adds	r7, #20
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr
 8002b2e:	bf00      	nop
 8002b30:	40010000 	.word	0x40010000
 8002b34:	40023800 	.word	0x40023800

08002b38 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b088      	sub	sp, #32
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b48:	d114      	bne.n	8002b74 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002b4a:	4b40      	ldr	r3, [pc, #256]	; (8002c4c <HAL_TIM_Base_MspInit+0x114>)
 8002b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4e:	4a3f      	ldr	r2, [pc, #252]	; (8002c4c <HAL_TIM_Base_MspInit+0x114>)
 8002b50:	f043 0301 	orr.w	r3, r3, #1
 8002b54:	6413      	str	r3, [r2, #64]	; 0x40
 8002b56:	4b3d      	ldr	r3, [pc, #244]	; (8002c4c <HAL_TIM_Base_MspInit+0x114>)
 8002b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b5a:	f003 0301 	and.w	r3, r3, #1
 8002b5e:	61fb      	str	r3, [r7, #28]
 8002b60:	69fb      	ldr	r3, [r7, #28]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002b62:	2200      	movs	r2, #0
 8002b64:	2100      	movs	r1, #0
 8002b66:	201c      	movs	r0, #28
 8002b68:	f000 fec9 	bl	80038fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002b6c:	201c      	movs	r0, #28
 8002b6e:	f000 fee2 	bl	8003936 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 8002b72:	e066      	b.n	8002c42 <HAL_TIM_Base_MspInit+0x10a>
  else if(tim_baseHandle->Instance==TIM3)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a35      	ldr	r2, [pc, #212]	; (8002c50 <HAL_TIM_Base_MspInit+0x118>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d114      	bne.n	8002ba8 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002b7e:	4b33      	ldr	r3, [pc, #204]	; (8002c4c <HAL_TIM_Base_MspInit+0x114>)
 8002b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b82:	4a32      	ldr	r2, [pc, #200]	; (8002c4c <HAL_TIM_Base_MspInit+0x114>)
 8002b84:	f043 0302 	orr.w	r3, r3, #2
 8002b88:	6413      	str	r3, [r2, #64]	; 0x40
 8002b8a:	4b30      	ldr	r3, [pc, #192]	; (8002c4c <HAL_TIM_Base_MspInit+0x114>)
 8002b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b8e:	f003 0302 	and.w	r3, r3, #2
 8002b92:	61bb      	str	r3, [r7, #24]
 8002b94:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002b96:	2200      	movs	r2, #0
 8002b98:	2100      	movs	r1, #0
 8002b9a:	201d      	movs	r0, #29
 8002b9c:	f000 feaf 	bl	80038fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002ba0:	201d      	movs	r0, #29
 8002ba2:	f000 fec8 	bl	8003936 <HAL_NVIC_EnableIRQ>
}
 8002ba6:	e04c      	b.n	8002c42 <HAL_TIM_Base_MspInit+0x10a>
  else if(tim_baseHandle->Instance==TIM4)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a29      	ldr	r2, [pc, #164]	; (8002c54 <HAL_TIM_Base_MspInit+0x11c>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d114      	bne.n	8002bdc <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002bb2:	4b26      	ldr	r3, [pc, #152]	; (8002c4c <HAL_TIM_Base_MspInit+0x114>)
 8002bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb6:	4a25      	ldr	r2, [pc, #148]	; (8002c4c <HAL_TIM_Base_MspInit+0x114>)
 8002bb8:	f043 0304 	orr.w	r3, r3, #4
 8002bbc:	6413      	str	r3, [r2, #64]	; 0x40
 8002bbe:	4b23      	ldr	r3, [pc, #140]	; (8002c4c <HAL_TIM_Base_MspInit+0x114>)
 8002bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc2:	f003 0304 	and.w	r3, r3, #4
 8002bc6:	617b      	str	r3, [r7, #20]
 8002bc8:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002bca:	2200      	movs	r2, #0
 8002bcc:	2100      	movs	r1, #0
 8002bce:	201e      	movs	r0, #30
 8002bd0:	f000 fe95 	bl	80038fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002bd4:	201e      	movs	r0, #30
 8002bd6:	f000 feae 	bl	8003936 <HAL_NVIC_EnableIRQ>
}
 8002bda:	e032      	b.n	8002c42 <HAL_TIM_Base_MspInit+0x10a>
  else if(tim_baseHandle->Instance==TIM8)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a1d      	ldr	r2, [pc, #116]	; (8002c58 <HAL_TIM_Base_MspInit+0x120>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d114      	bne.n	8002c10 <HAL_TIM_Base_MspInit+0xd8>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002be6:	4b19      	ldr	r3, [pc, #100]	; (8002c4c <HAL_TIM_Base_MspInit+0x114>)
 8002be8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bea:	4a18      	ldr	r2, [pc, #96]	; (8002c4c <HAL_TIM_Base_MspInit+0x114>)
 8002bec:	f043 0302 	orr.w	r3, r3, #2
 8002bf0:	6453      	str	r3, [r2, #68]	; 0x44
 8002bf2:	4b16      	ldr	r3, [pc, #88]	; (8002c4c <HAL_TIM_Base_MspInit+0x114>)
 8002bf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bf6:	f003 0302 	and.w	r3, r3, #2
 8002bfa:	613b      	str	r3, [r7, #16]
 8002bfc:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8002bfe:	2200      	movs	r2, #0
 8002c00:	2100      	movs	r1, #0
 8002c02:	202b      	movs	r0, #43	; 0x2b
 8002c04:	f000 fe7b 	bl	80038fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8002c08:	202b      	movs	r0, #43	; 0x2b
 8002c0a:	f000 fe94 	bl	8003936 <HAL_NVIC_EnableIRQ>
}
 8002c0e:	e018      	b.n	8002c42 <HAL_TIM_Base_MspInit+0x10a>
  else if(tim_baseHandle->Instance==TIM12)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a11      	ldr	r2, [pc, #68]	; (8002c5c <HAL_TIM_Base_MspInit+0x124>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d113      	bne.n	8002c42 <HAL_TIM_Base_MspInit+0x10a>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8002c1a:	4b0c      	ldr	r3, [pc, #48]	; (8002c4c <HAL_TIM_Base_MspInit+0x114>)
 8002c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c1e:	4a0b      	ldr	r2, [pc, #44]	; (8002c4c <HAL_TIM_Base_MspInit+0x114>)
 8002c20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002c24:	6413      	str	r3, [r2, #64]	; 0x40
 8002c26:	4b09      	ldr	r3, [pc, #36]	; (8002c4c <HAL_TIM_Base_MspInit+0x114>)
 8002c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c2e:	60fb      	str	r3, [r7, #12]
 8002c30:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8002c32:	2200      	movs	r2, #0
 8002c34:	2100      	movs	r1, #0
 8002c36:	202b      	movs	r0, #43	; 0x2b
 8002c38:	f000 fe61 	bl	80038fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8002c3c:	202b      	movs	r0, #43	; 0x2b
 8002c3e:	f000 fe7a 	bl	8003936 <HAL_NVIC_EnableIRQ>
}
 8002c42:	bf00      	nop
 8002c44:	3720      	adds	r7, #32
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	40023800 	.word	0x40023800
 8002c50:	40000400 	.word	0x40000400
 8002c54:	40000800 	.word	0x40000800
 8002c58:	40010400 	.word	0x40010400
 8002c5c:	40001800 	.word	0x40001800

08002c60 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b088      	sub	sp, #32
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c68:	f107 030c 	add.w	r3, r7, #12
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	601a      	str	r2, [r3, #0]
 8002c70:	605a      	str	r2, [r3, #4]
 8002c72:	609a      	str	r2, [r3, #8]
 8002c74:	60da      	str	r2, [r3, #12]
 8002c76:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a11      	ldr	r2, [pc, #68]	; (8002cc4 <HAL_TIM_MspPostInit+0x64>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d11c      	bne.n	8002cbc <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002c82:	4b11      	ldr	r3, [pc, #68]	; (8002cc8 <HAL_TIM_MspPostInit+0x68>)
 8002c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c86:	4a10      	ldr	r2, [pc, #64]	; (8002cc8 <HAL_TIM_MspPostInit+0x68>)
 8002c88:	f043 0310 	orr.w	r3, r3, #16
 8002c8c:	6313      	str	r3, [r2, #48]	; 0x30
 8002c8e:	4b0e      	ldr	r3, [pc, #56]	; (8002cc8 <HAL_TIM_MspPostInit+0x68>)
 8002c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c92:	f003 0310 	and.w	r3, r3, #16
 8002c96:	60bb      	str	r3, [r7, #8]
 8002c98:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002c9a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002c9e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ca0:	2302      	movs	r3, #2
 8002ca2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002cac:	2301      	movs	r3, #1
 8002cae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002cb0:	f107 030c 	add.w	r3, r7, #12
 8002cb4:	4619      	mov	r1, r3
 8002cb6:	4805      	ldr	r0, [pc, #20]	; (8002ccc <HAL_TIM_MspPostInit+0x6c>)
 8002cb8:	f000 feea 	bl	8003a90 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002cbc:	bf00      	nop
 8002cbe:	3720      	adds	r7, #32
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}
 8002cc4:	40010000 	.word	0x40010000
 8002cc8:	40023800 	.word	0x40023800
 8002ccc:	40021000 	.word	0x40021000

08002cd0 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002cd4:	4b14      	ldr	r3, [pc, #80]	; (8002d28 <MX_USART3_UART_Init+0x58>)
 8002cd6:	4a15      	ldr	r2, [pc, #84]	; (8002d2c <MX_USART3_UART_Init+0x5c>)
 8002cd8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002cda:	4b13      	ldr	r3, [pc, #76]	; (8002d28 <MX_USART3_UART_Init+0x58>)
 8002cdc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002ce0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002ce2:	4b11      	ldr	r3, [pc, #68]	; (8002d28 <MX_USART3_UART_Init+0x58>)
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002ce8:	4b0f      	ldr	r3, [pc, #60]	; (8002d28 <MX_USART3_UART_Init+0x58>)
 8002cea:	2200      	movs	r2, #0
 8002cec:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002cee:	4b0e      	ldr	r3, [pc, #56]	; (8002d28 <MX_USART3_UART_Init+0x58>)
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002cf4:	4b0c      	ldr	r3, [pc, #48]	; (8002d28 <MX_USART3_UART_Init+0x58>)
 8002cf6:	220c      	movs	r2, #12
 8002cf8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002cfa:	4b0b      	ldr	r3, [pc, #44]	; (8002d28 <MX_USART3_UART_Init+0x58>)
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d00:	4b09      	ldr	r3, [pc, #36]	; (8002d28 <MX_USART3_UART_Init+0x58>)
 8002d02:	2200      	movs	r2, #0
 8002d04:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d06:	4b08      	ldr	r3, [pc, #32]	; (8002d28 <MX_USART3_UART_Init+0x58>)
 8002d08:	2200      	movs	r2, #0
 8002d0a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d0c:	4b06      	ldr	r3, [pc, #24]	; (8002d28 <MX_USART3_UART_Init+0x58>)
 8002d0e:	2200      	movs	r2, #0
 8002d10:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002d12:	4805      	ldr	r0, [pc, #20]	; (8002d28 <MX_USART3_UART_Init+0x58>)
 8002d14:	f004 faca 	bl	80072ac <HAL_UART_Init>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d001      	beq.n	8002d22 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8002d1e:	f7ff facf 	bl	80022c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002d22:	bf00      	nop
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	bf00      	nop
 8002d28:	2000078c 	.word	0x2000078c
 8002d2c:	40004800 	.word	0x40004800

08002d30 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b0aa      	sub	sp, #168	; 0xa8
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d38:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	601a      	str	r2, [r3, #0]
 8002d40:	605a      	str	r2, [r3, #4]
 8002d42:	609a      	str	r2, [r3, #8]
 8002d44:	60da      	str	r2, [r3, #12]
 8002d46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002d48:	f107 0310 	add.w	r3, r7, #16
 8002d4c:	2284      	movs	r2, #132	; 0x84
 8002d4e:	2100      	movs	r1, #0
 8002d50:	4618      	mov	r0, r3
 8002d52:	f005 fde3 	bl	800891c <memset>
  if(uartHandle->Instance==USART3)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a26      	ldr	r2, [pc, #152]	; (8002df4 <HAL_UART_MspInit+0xc4>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d144      	bne.n	8002dea <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002d60:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002d64:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002d66:	2300      	movs	r3, #0
 8002d68:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002d6a:	f107 0310 	add.w	r3, r7, #16
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f002 fc7c 	bl	800566c <HAL_RCCEx_PeriphCLKConfig>
 8002d74:	4603      	mov	r3, r0
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d001      	beq.n	8002d7e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002d7a:	f7ff faa1 	bl	80022c0 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002d7e:	4b1e      	ldr	r3, [pc, #120]	; (8002df8 <HAL_UART_MspInit+0xc8>)
 8002d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d82:	4a1d      	ldr	r2, [pc, #116]	; (8002df8 <HAL_UART_MspInit+0xc8>)
 8002d84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d88:	6413      	str	r3, [r2, #64]	; 0x40
 8002d8a:	4b1b      	ldr	r3, [pc, #108]	; (8002df8 <HAL_UART_MspInit+0xc8>)
 8002d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d8e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d92:	60fb      	str	r3, [r7, #12]
 8002d94:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002d96:	4b18      	ldr	r3, [pc, #96]	; (8002df8 <HAL_UART_MspInit+0xc8>)
 8002d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d9a:	4a17      	ldr	r2, [pc, #92]	; (8002df8 <HAL_UART_MspInit+0xc8>)
 8002d9c:	f043 0308 	orr.w	r3, r3, #8
 8002da0:	6313      	str	r3, [r2, #48]	; 0x30
 8002da2:	4b15      	ldr	r3, [pc, #84]	; (8002df8 <HAL_UART_MspInit+0xc8>)
 8002da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da6:	f003 0308 	and.w	r3, r3, #8
 8002daa:	60bb      	str	r3, [r7, #8]
 8002dac:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002dae:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002db2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002db6:	2302      	movs	r3, #2
 8002db8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dc2:	2303      	movs	r3, #3
 8002dc4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002dc8:	2307      	movs	r3, #7
 8002dca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002dce:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002dd2:	4619      	mov	r1, r3
 8002dd4:	4809      	ldr	r0, [pc, #36]	; (8002dfc <HAL_UART_MspInit+0xcc>)
 8002dd6:	f000 fe5b 	bl	8003a90 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002dda:	2200      	movs	r2, #0
 8002ddc:	2100      	movs	r1, #0
 8002dde:	2027      	movs	r0, #39	; 0x27
 8002de0:	f000 fd8d 	bl	80038fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002de4:	2027      	movs	r0, #39	; 0x27
 8002de6:	f000 fda6 	bl	8003936 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002dea:	bf00      	nop
 8002dec:	37a8      	adds	r7, #168	; 0xa8
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	40004800 	.word	0x40004800
 8002df8:	40023800 	.word	0x40023800
 8002dfc:	40020c00 	.word	0x40020c00

08002e00 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002e00:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002e38 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002e04:	480d      	ldr	r0, [pc, #52]	; (8002e3c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002e06:	490e      	ldr	r1, [pc, #56]	; (8002e40 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002e08:	4a0e      	ldr	r2, [pc, #56]	; (8002e44 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002e0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e0c:	e002      	b.n	8002e14 <LoopCopyDataInit>

08002e0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e12:	3304      	adds	r3, #4

08002e14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e18:	d3f9      	bcc.n	8002e0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e1a:	4a0b      	ldr	r2, [pc, #44]	; (8002e48 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002e1c:	4c0b      	ldr	r4, [pc, #44]	; (8002e4c <LoopFillZerobss+0x26>)
  movs r3, #0
 8002e1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e20:	e001      	b.n	8002e26 <LoopFillZerobss>

08002e22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e24:	3204      	adds	r2, #4

08002e26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e28:	d3fb      	bcc.n	8002e22 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002e2a:	f7ff fc47 	bl	80026bc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002e2e:	f005 fd43 	bl	80088b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e32:	f7ff f97d 	bl	8002130 <main>
  bx  lr    
 8002e36:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002e38:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8002e3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e40:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8002e44:	0800bb90 	.word	0x0800bb90
  ldr r2, =_sbss
 8002e48:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8002e4c:	20000828 	.word	0x20000828

08002e50 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e50:	e7fe      	b.n	8002e50 <ADC_IRQHandler>

08002e52 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e52:	b580      	push	{r7, lr}
 8002e54:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e56:	2003      	movs	r0, #3
 8002e58:	f000 fd46 	bl	80038e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e5c:	2000      	movs	r0, #0
 8002e5e:	f000 f805 	bl	8002e6c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e62:	f7ff fae1 	bl	8002428 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e66:	2300      	movs	r3, #0
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	bd80      	pop	{r7, pc}

08002e6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b082      	sub	sp, #8
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e74:	4b12      	ldr	r3, [pc, #72]	; (8002ec0 <HAL_InitTick+0x54>)
 8002e76:	681a      	ldr	r2, [r3, #0]
 8002e78:	4b12      	ldr	r3, [pc, #72]	; (8002ec4 <HAL_InitTick+0x58>)
 8002e7a:	781b      	ldrb	r3, [r3, #0]
 8002e7c:	4619      	mov	r1, r3
 8002e7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e82:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e86:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f000 fd61 	bl	8003952 <HAL_SYSTICK_Config>
 8002e90:	4603      	mov	r3, r0
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d001      	beq.n	8002e9a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	e00e      	b.n	8002eb8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2b0f      	cmp	r3, #15
 8002e9e:	d80a      	bhi.n	8002eb6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	6879      	ldr	r1, [r7, #4]
 8002ea4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ea8:	f000 fd29 	bl	80038fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002eac:	4a06      	ldr	r2, [pc, #24]	; (8002ec8 <HAL_InitTick+0x5c>)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	e000      	b.n	8002eb8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002eb6:	2301      	movs	r3, #1
}
 8002eb8:	4618      	mov	r0, r3
 8002eba:	3708      	adds	r7, #8
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bd80      	pop	{r7, pc}
 8002ec0:	2000000c 	.word	0x2000000c
 8002ec4:	20000014 	.word	0x20000014
 8002ec8:	20000010 	.word	0x20000010

08002ecc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ed0:	4b06      	ldr	r3, [pc, #24]	; (8002eec <HAL_IncTick+0x20>)
 8002ed2:	781b      	ldrb	r3, [r3, #0]
 8002ed4:	461a      	mov	r2, r3
 8002ed6:	4b06      	ldr	r3, [pc, #24]	; (8002ef0 <HAL_IncTick+0x24>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4413      	add	r3, r2
 8002edc:	4a04      	ldr	r2, [pc, #16]	; (8002ef0 <HAL_IncTick+0x24>)
 8002ede:	6013      	str	r3, [r2, #0]
}
 8002ee0:	bf00      	nop
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee8:	4770      	bx	lr
 8002eea:	bf00      	nop
 8002eec:	20000014 	.word	0x20000014
 8002ef0:	20000814 	.word	0x20000814

08002ef4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	af00      	add	r7, sp, #0
  return uwTick;
 8002ef8:	4b03      	ldr	r3, [pc, #12]	; (8002f08 <HAL_GetTick+0x14>)
 8002efa:	681b      	ldr	r3, [r3, #0]
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	46bd      	mov	sp, r7
 8002f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f04:	4770      	bx	lr
 8002f06:	bf00      	nop
 8002f08:	20000814 	.word	0x20000814

08002f0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b084      	sub	sp, #16
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f14:	f7ff ffee 	bl	8002ef4 <HAL_GetTick>
 8002f18:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f24:	d005      	beq.n	8002f32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f26:	4b0a      	ldr	r3, [pc, #40]	; (8002f50 <HAL_Delay+0x44>)
 8002f28:	781b      	ldrb	r3, [r3, #0]
 8002f2a:	461a      	mov	r2, r3
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	4413      	add	r3, r2
 8002f30:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002f32:	bf00      	nop
 8002f34:	f7ff ffde 	bl	8002ef4 <HAL_GetTick>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	68bb      	ldr	r3, [r7, #8]
 8002f3c:	1ad3      	subs	r3, r2, r3
 8002f3e:	68fa      	ldr	r2, [r7, #12]
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d8f7      	bhi.n	8002f34 <HAL_Delay+0x28>
  {
  }
}
 8002f44:	bf00      	nop
 8002f46:	bf00      	nop
 8002f48:	3710      	adds	r7, #16
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	bf00      	nop
 8002f50:	20000014 	.word	0x20000014

08002f54 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b084      	sub	sp, #16
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d101      	bne.n	8002f6a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002f66:	2301      	movs	r3, #1
 8002f68:	e031      	b.n	8002fce <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d109      	bne.n	8002f86 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002f72:	6878      	ldr	r0, [r7, #4]
 8002f74:	f7fe fbbc 	bl	80016f0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2200      	movs	r2, #0
 8002f82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f8a:	f003 0310 	and.w	r3, r3, #16
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d116      	bne.n	8002fc0 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f96:	4b10      	ldr	r3, [pc, #64]	; (8002fd8 <HAL_ADC_Init+0x84>)
 8002f98:	4013      	ands	r3, r2
 8002f9a:	f043 0202 	orr.w	r2, r3, #2
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	f000 fad6 	bl	8003554 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2200      	movs	r2, #0
 8002fac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb2:	f023 0303 	bic.w	r3, r3, #3
 8002fb6:	f043 0201 	orr.w	r2, r3, #1
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	641a      	str	r2, [r3, #64]	; 0x40
 8002fbe:	e001      	b.n	8002fc4 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002fcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fce:	4618      	mov	r0, r3
 8002fd0:	3710      	adds	r7, #16
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}
 8002fd6:	bf00      	nop
 8002fd8:	ffffeefd 	.word	0xffffeefd

08002fdc <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b085      	sub	sp, #20
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002fee:	2b01      	cmp	r3, #1
 8002ff0:	d101      	bne.n	8002ff6 <HAL_ADC_Start+0x1a>
 8002ff2:	2302      	movs	r3, #2
 8002ff4:	e0ad      	b.n	8003152 <HAL_ADC_Start+0x176>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	f003 0301 	and.w	r3, r3, #1
 8003008:	2b01      	cmp	r3, #1
 800300a:	d018      	beq.n	800303e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	689a      	ldr	r2, [r3, #8]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f042 0201 	orr.w	r2, r2, #1
 800301a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800301c:	4b50      	ldr	r3, [pc, #320]	; (8003160 <HAL_ADC_Start+0x184>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a50      	ldr	r2, [pc, #320]	; (8003164 <HAL_ADC_Start+0x188>)
 8003022:	fba2 2303 	umull	r2, r3, r2, r3
 8003026:	0c9a      	lsrs	r2, r3, #18
 8003028:	4613      	mov	r3, r2
 800302a:	005b      	lsls	r3, r3, #1
 800302c:	4413      	add	r3, r2
 800302e:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8003030:	e002      	b.n	8003038 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	3b01      	subs	r3, #1
 8003036:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d1f9      	bne.n	8003032 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	689b      	ldr	r3, [r3, #8]
 8003044:	f003 0301 	and.w	r3, r3, #1
 8003048:	2b01      	cmp	r3, #1
 800304a:	d175      	bne.n	8003138 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003050:	4b45      	ldr	r3, [pc, #276]	; (8003168 <HAL_ADC_Start+0x18c>)
 8003052:	4013      	ands	r3, r2
 8003054:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003066:	2b00      	cmp	r3, #0
 8003068:	d007      	beq.n	800307a <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800306e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003072:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800307e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003082:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003086:	d106      	bne.n	8003096 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800308c:	f023 0206 	bic.w	r2, r3, #6
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	645a      	str	r2, [r3, #68]	; 0x44
 8003094:	e002      	b.n	800309c <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2200      	movs	r2, #0
 800309a:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2200      	movs	r2, #0
 80030a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80030ac:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80030ae:	4b2f      	ldr	r3, [pc, #188]	; (800316c <HAL_ADC_Start+0x190>)
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	f003 031f 	and.w	r3, r3, #31
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d10f      	bne.n	80030da <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	689b      	ldr	r3, [r3, #8]
 80030c0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d143      	bne.n	8003150 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	689a      	ldr	r2, [r3, #8]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80030d6:	609a      	str	r2, [r3, #8]
 80030d8:	e03a      	b.n	8003150 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4a24      	ldr	r2, [pc, #144]	; (8003170 <HAL_ADC_Start+0x194>)
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d10e      	bne.n	8003102 <HAL_ADC_Start+0x126>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d107      	bne.n	8003102 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	689a      	ldr	r2, [r3, #8]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003100:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8003102:	4b1a      	ldr	r3, [pc, #104]	; (800316c <HAL_ADC_Start+0x190>)
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	f003 0310 	and.w	r3, r3, #16
 800310a:	2b00      	cmp	r3, #0
 800310c:	d120      	bne.n	8003150 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a18      	ldr	r2, [pc, #96]	; (8003174 <HAL_ADC_Start+0x198>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d11b      	bne.n	8003150 <HAL_ADC_Start+0x174>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	689b      	ldr	r3, [r3, #8]
 800311e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003122:	2b00      	cmp	r3, #0
 8003124:	d114      	bne.n	8003150 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	689a      	ldr	r2, [r3, #8]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003134:	609a      	str	r2, [r3, #8]
 8003136:	e00b      	b.n	8003150 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800313c:	f043 0210 	orr.w	r2, r3, #16
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003148:	f043 0201 	orr.w	r2, r3, #1
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003150:	2300      	movs	r3, #0
}
 8003152:	4618      	mov	r0, r3
 8003154:	3714      	adds	r7, #20
 8003156:	46bd      	mov	sp, r7
 8003158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315c:	4770      	bx	lr
 800315e:	bf00      	nop
 8003160:	2000000c 	.word	0x2000000c
 8003164:	431bde83 	.word	0x431bde83
 8003168:	fffff8fe 	.word	0xfffff8fe
 800316c:	40012300 	.word	0x40012300
 8003170:	40012000 	.word	0x40012000
 8003174:	40012200 	.word	0x40012200

08003178 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b084      	sub	sp, #16
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
 8003180:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003182:	2300      	movs	r3, #0
 8003184:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003190:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003194:	d113      	bne.n	80031be <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	689b      	ldr	r3, [r3, #8]
 800319c:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80031a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80031a4:	d10b      	bne.n	80031be <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031aa:	f043 0220 	orr.w	r2, r3, #32
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2200      	movs	r2, #0
 80031b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	e063      	b.n	8003286 <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 80031be:	f7ff fe99 	bl	8002ef4 <HAL_GetTick>
 80031c2:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80031c4:	e021      	b.n	800320a <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031cc:	d01d      	beq.n	800320a <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d007      	beq.n	80031e4 <HAL_ADC_PollForConversion+0x6c>
 80031d4:	f7ff fe8e 	bl	8002ef4 <HAL_GetTick>
 80031d8:	4602      	mov	r2, r0
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	1ad3      	subs	r3, r2, r3
 80031de:	683a      	ldr	r2, [r7, #0]
 80031e0:	429a      	cmp	r2, r3
 80031e2:	d212      	bcs.n	800320a <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f003 0302 	and.w	r3, r3, #2
 80031ee:	2b02      	cmp	r3, #2
 80031f0:	d00b      	beq.n	800320a <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f6:	f043 0204 	orr.w	r2, r3, #4
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2200      	movs	r2, #0
 8003202:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8003206:	2303      	movs	r3, #3
 8003208:	e03d      	b.n	8003286 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f003 0302 	and.w	r3, r3, #2
 8003214:	2b02      	cmp	r3, #2
 8003216:	d1d6      	bne.n	80031c6 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f06f 0212 	mvn.w	r2, #18
 8003220:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003226:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003238:	2b00      	cmp	r3, #0
 800323a:	d123      	bne.n	8003284 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003240:	2b00      	cmp	r3, #0
 8003242:	d11f      	bne.n	8003284 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800324a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800324e:	2b00      	cmp	r3, #0
 8003250:	d006      	beq.n	8003260 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	689b      	ldr	r3, [r3, #8]
 8003258:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800325c:	2b00      	cmp	r3, #0
 800325e:	d111      	bne.n	8003284 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003264:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003270:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003274:	2b00      	cmp	r3, #0
 8003276:	d105      	bne.n	8003284 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800327c:	f043 0201 	orr.w	r2, r3, #1
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003284:	2300      	movs	r3, #0
}
 8003286:	4618      	mov	r0, r3
 8003288:	3710      	adds	r7, #16
 800328a:	46bd      	mov	sp, r7
 800328c:	bd80      	pop	{r7, pc}

0800328e <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800328e:	b480      	push	{r7}
 8003290:	b083      	sub	sp, #12
 8003292:	af00      	add	r7, sp, #0
 8003294:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800329c:	4618      	mov	r0, r3
 800329e:	370c      	adds	r7, #12
 80032a0:	46bd      	mov	sp, r7
 80032a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a6:	4770      	bx	lr

080032a8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b085      	sub	sp, #20
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
 80032b0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 80032b2:	2300      	movs	r3, #0
 80032b4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032bc:	2b01      	cmp	r3, #1
 80032be:	d101      	bne.n	80032c4 <HAL_ADC_ConfigChannel+0x1c>
 80032c0:	2302      	movs	r3, #2
 80032c2:	e136      	b.n	8003532 <HAL_ADC_ConfigChannel+0x28a>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2201      	movs	r2, #1
 80032c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	2b09      	cmp	r3, #9
 80032d2:	d93a      	bls.n	800334a <HAL_ADC_ConfigChannel+0xa2>
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80032dc:	d035      	beq.n	800334a <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	68d9      	ldr	r1, [r3, #12]
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	b29b      	uxth	r3, r3
 80032ea:	461a      	mov	r2, r3
 80032ec:	4613      	mov	r3, r2
 80032ee:	005b      	lsls	r3, r3, #1
 80032f0:	4413      	add	r3, r2
 80032f2:	3b1e      	subs	r3, #30
 80032f4:	2207      	movs	r2, #7
 80032f6:	fa02 f303 	lsl.w	r3, r2, r3
 80032fa:	43da      	mvns	r2, r3
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	400a      	ands	r2, r1
 8003302:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4a8d      	ldr	r2, [pc, #564]	; (8003540 <HAL_ADC_ConfigChannel+0x298>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d10a      	bne.n	8003324 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	68d9      	ldr	r1, [r3, #12]
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	061a      	lsls	r2, r3, #24
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	430a      	orrs	r2, r1
 8003320:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003322:	e035      	b.n	8003390 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	68d9      	ldr	r1, [r3, #12]
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	689a      	ldr	r2, [r3, #8]
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	b29b      	uxth	r3, r3
 8003334:	4618      	mov	r0, r3
 8003336:	4603      	mov	r3, r0
 8003338:	005b      	lsls	r3, r3, #1
 800333a:	4403      	add	r3, r0
 800333c:	3b1e      	subs	r3, #30
 800333e:	409a      	lsls	r2, r3
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	430a      	orrs	r2, r1
 8003346:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003348:	e022      	b.n	8003390 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	6919      	ldr	r1, [r3, #16]
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	b29b      	uxth	r3, r3
 8003356:	461a      	mov	r2, r3
 8003358:	4613      	mov	r3, r2
 800335a:	005b      	lsls	r3, r3, #1
 800335c:	4413      	add	r3, r2
 800335e:	2207      	movs	r2, #7
 8003360:	fa02 f303 	lsl.w	r3, r2, r3
 8003364:	43da      	mvns	r2, r3
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	400a      	ands	r2, r1
 800336c:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	6919      	ldr	r1, [r3, #16]
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	689a      	ldr	r2, [r3, #8]
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	b29b      	uxth	r3, r3
 800337e:	4618      	mov	r0, r3
 8003380:	4603      	mov	r3, r0
 8003382:	005b      	lsls	r3, r3, #1
 8003384:	4403      	add	r3, r0
 8003386:	409a      	lsls	r2, r3
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	430a      	orrs	r2, r1
 800338e:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	2b06      	cmp	r3, #6
 8003396:	d824      	bhi.n	80033e2 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	685a      	ldr	r2, [r3, #4]
 80033a2:	4613      	mov	r3, r2
 80033a4:	009b      	lsls	r3, r3, #2
 80033a6:	4413      	add	r3, r2
 80033a8:	3b05      	subs	r3, #5
 80033aa:	221f      	movs	r2, #31
 80033ac:	fa02 f303 	lsl.w	r3, r2, r3
 80033b0:	43da      	mvns	r2, r3
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	400a      	ands	r2, r1
 80033b8:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	b29b      	uxth	r3, r3
 80033c6:	4618      	mov	r0, r3
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	685a      	ldr	r2, [r3, #4]
 80033cc:	4613      	mov	r3, r2
 80033ce:	009b      	lsls	r3, r3, #2
 80033d0:	4413      	add	r3, r2
 80033d2:	3b05      	subs	r3, #5
 80033d4:	fa00 f203 	lsl.w	r2, r0, r3
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	430a      	orrs	r2, r1
 80033de:	635a      	str	r2, [r3, #52]	; 0x34
 80033e0:	e04c      	b.n	800347c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	2b0c      	cmp	r3, #12
 80033e8:	d824      	bhi.n	8003434 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	685a      	ldr	r2, [r3, #4]
 80033f4:	4613      	mov	r3, r2
 80033f6:	009b      	lsls	r3, r3, #2
 80033f8:	4413      	add	r3, r2
 80033fa:	3b23      	subs	r3, #35	; 0x23
 80033fc:	221f      	movs	r2, #31
 80033fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003402:	43da      	mvns	r2, r3
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	400a      	ands	r2, r1
 800340a:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	b29b      	uxth	r3, r3
 8003418:	4618      	mov	r0, r3
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	685a      	ldr	r2, [r3, #4]
 800341e:	4613      	mov	r3, r2
 8003420:	009b      	lsls	r3, r3, #2
 8003422:	4413      	add	r3, r2
 8003424:	3b23      	subs	r3, #35	; 0x23
 8003426:	fa00 f203 	lsl.w	r2, r0, r3
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	430a      	orrs	r2, r1
 8003430:	631a      	str	r2, [r3, #48]	; 0x30
 8003432:	e023      	b.n	800347c <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	685a      	ldr	r2, [r3, #4]
 800343e:	4613      	mov	r3, r2
 8003440:	009b      	lsls	r3, r3, #2
 8003442:	4413      	add	r3, r2
 8003444:	3b41      	subs	r3, #65	; 0x41
 8003446:	221f      	movs	r2, #31
 8003448:	fa02 f303 	lsl.w	r3, r2, r3
 800344c:	43da      	mvns	r2, r3
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	400a      	ands	r2, r1
 8003454:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	b29b      	uxth	r3, r3
 8003462:	4618      	mov	r0, r3
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	685a      	ldr	r2, [r3, #4]
 8003468:	4613      	mov	r3, r2
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	4413      	add	r3, r2
 800346e:	3b41      	subs	r3, #65	; 0x41
 8003470:	fa00 f203 	lsl.w	r2, r0, r3
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	430a      	orrs	r2, r1
 800347a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a30      	ldr	r2, [pc, #192]	; (8003544 <HAL_ADC_ConfigChannel+0x29c>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d10a      	bne.n	800349c <HAL_ADC_ConfigChannel+0x1f4>
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800348e:	d105      	bne.n	800349c <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8003490:	4b2d      	ldr	r3, [pc, #180]	; (8003548 <HAL_ADC_ConfigChannel+0x2a0>)
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	4a2c      	ldr	r2, [pc, #176]	; (8003548 <HAL_ADC_ConfigChannel+0x2a0>)
 8003496:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800349a:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a28      	ldr	r2, [pc, #160]	; (8003544 <HAL_ADC_ConfigChannel+0x29c>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d10f      	bne.n	80034c6 <HAL_ADC_ConfigChannel+0x21e>
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	2b12      	cmp	r3, #18
 80034ac:	d10b      	bne.n	80034c6 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 80034ae:	4b26      	ldr	r3, [pc, #152]	; (8003548 <HAL_ADC_ConfigChannel+0x2a0>)
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	4a25      	ldr	r2, [pc, #148]	; (8003548 <HAL_ADC_ConfigChannel+0x2a0>)
 80034b4:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80034b8:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 80034ba:	4b23      	ldr	r3, [pc, #140]	; (8003548 <HAL_ADC_ConfigChannel+0x2a0>)
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	4a22      	ldr	r2, [pc, #136]	; (8003548 <HAL_ADC_ConfigChannel+0x2a0>)
 80034c0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80034c4:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a1e      	ldr	r2, [pc, #120]	; (8003544 <HAL_ADC_ConfigChannel+0x29c>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d12b      	bne.n	8003528 <HAL_ADC_ConfigChannel+0x280>
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a1a      	ldr	r2, [pc, #104]	; (8003540 <HAL_ADC_ConfigChannel+0x298>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d003      	beq.n	80034e2 <HAL_ADC_ConfigChannel+0x23a>
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	2b11      	cmp	r3, #17
 80034e0:	d122      	bne.n	8003528 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 80034e2:	4b19      	ldr	r3, [pc, #100]	; (8003548 <HAL_ADC_ConfigChannel+0x2a0>)
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	4a18      	ldr	r2, [pc, #96]	; (8003548 <HAL_ADC_ConfigChannel+0x2a0>)
 80034e8:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80034ec:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80034ee:	4b16      	ldr	r3, [pc, #88]	; (8003548 <HAL_ADC_ConfigChannel+0x2a0>)
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	4a15      	ldr	r2, [pc, #84]	; (8003548 <HAL_ADC_ConfigChannel+0x2a0>)
 80034f4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80034f8:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4a10      	ldr	r2, [pc, #64]	; (8003540 <HAL_ADC_ConfigChannel+0x298>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d111      	bne.n	8003528 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8003504:	4b11      	ldr	r3, [pc, #68]	; (800354c <HAL_ADC_ConfigChannel+0x2a4>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a11      	ldr	r2, [pc, #68]	; (8003550 <HAL_ADC_ConfigChannel+0x2a8>)
 800350a:	fba2 2303 	umull	r2, r3, r2, r3
 800350e:	0c9a      	lsrs	r2, r3, #18
 8003510:	4613      	mov	r3, r2
 8003512:	009b      	lsls	r3, r3, #2
 8003514:	4413      	add	r3, r2
 8003516:	005b      	lsls	r3, r3, #1
 8003518:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800351a:	e002      	b.n	8003522 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	3b01      	subs	r3, #1
 8003520:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d1f9      	bne.n	800351c <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2200      	movs	r2, #0
 800352c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003530:	2300      	movs	r3, #0
}
 8003532:	4618      	mov	r0, r3
 8003534:	3714      	adds	r7, #20
 8003536:	46bd      	mov	sp, r7
 8003538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353c:	4770      	bx	lr
 800353e:	bf00      	nop
 8003540:	10000012 	.word	0x10000012
 8003544:	40012000 	.word	0x40012000
 8003548:	40012300 	.word	0x40012300
 800354c:	2000000c 	.word	0x2000000c
 8003550:	431bde83 	.word	0x431bde83

08003554 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003554:	b480      	push	{r7}
 8003556:	b083      	sub	sp, #12
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800355c:	4b78      	ldr	r3, [pc, #480]	; (8003740 <ADC_Init+0x1ec>)
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	4a77      	ldr	r2, [pc, #476]	; (8003740 <ADC_Init+0x1ec>)
 8003562:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003566:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003568:	4b75      	ldr	r3, [pc, #468]	; (8003740 <ADC_Init+0x1ec>)
 800356a:	685a      	ldr	r2, [r3, #4]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	4973      	ldr	r1, [pc, #460]	; (8003740 <ADC_Init+0x1ec>)
 8003572:	4313      	orrs	r3, r2
 8003574:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	685a      	ldr	r2, [r3, #4]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003584:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	6859      	ldr	r1, [r3, #4]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	691b      	ldr	r3, [r3, #16]
 8003590:	021a      	lsls	r2, r3, #8
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	430a      	orrs	r2, r1
 8003598:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	685a      	ldr	r2, [r3, #4]
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80035a8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	6859      	ldr	r1, [r3, #4]
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	689a      	ldr	r2, [r3, #8]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	430a      	orrs	r2, r1
 80035ba:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	689a      	ldr	r2, [r3, #8]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80035ca:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	6899      	ldr	r1, [r3, #8]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	68da      	ldr	r2, [r3, #12]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	430a      	orrs	r2, r1
 80035dc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035e2:	4a58      	ldr	r2, [pc, #352]	; (8003744 <ADC_Init+0x1f0>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d022      	beq.n	800362e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	689a      	ldr	r2, [r3, #8]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80035f6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	6899      	ldr	r1, [r3, #8]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	430a      	orrs	r2, r1
 8003608:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	689a      	ldr	r2, [r3, #8]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003618:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	6899      	ldr	r1, [r3, #8]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	430a      	orrs	r2, r1
 800362a:	609a      	str	r2, [r3, #8]
 800362c:	e00f      	b.n	800364e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	689a      	ldr	r2, [r3, #8]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800363c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	689a      	ldr	r2, [r3, #8]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800364c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	689a      	ldr	r2, [r3, #8]
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f022 0202 	bic.w	r2, r2, #2
 800365c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	6899      	ldr	r1, [r3, #8]
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	699b      	ldr	r3, [r3, #24]
 8003668:	005a      	lsls	r2, r3, #1
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	430a      	orrs	r2, r1
 8003670:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d01b      	beq.n	80036b4 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	685a      	ldr	r2, [r3, #4]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800368a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	685a      	ldr	r2, [r3, #4]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800369a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	6859      	ldr	r1, [r3, #4]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a6:	3b01      	subs	r3, #1
 80036a8:	035a      	lsls	r2, r3, #13
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	430a      	orrs	r2, r1
 80036b0:	605a      	str	r2, [r3, #4]
 80036b2:	e007      	b.n	80036c4 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	685a      	ldr	r2, [r3, #4]
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80036c2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80036d2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	69db      	ldr	r3, [r3, #28]
 80036de:	3b01      	subs	r3, #1
 80036e0:	051a      	lsls	r2, r3, #20
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	430a      	orrs	r2, r1
 80036e8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	689a      	ldr	r2, [r3, #8]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80036f8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	6899      	ldr	r1, [r3, #8]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003706:	025a      	lsls	r2, r3, #9
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	430a      	orrs	r2, r1
 800370e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	689a      	ldr	r2, [r3, #8]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800371e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	6899      	ldr	r1, [r3, #8]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	695b      	ldr	r3, [r3, #20]
 800372a:	029a      	lsls	r2, r3, #10
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	430a      	orrs	r2, r1
 8003732:	609a      	str	r2, [r3, #8]
}
 8003734:	bf00      	nop
 8003736:	370c      	adds	r7, #12
 8003738:	46bd      	mov	sp, r7
 800373a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373e:	4770      	bx	lr
 8003740:	40012300 	.word	0x40012300
 8003744:	0f000001 	.word	0x0f000001

08003748 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003748:	b480      	push	{r7}
 800374a:	b085      	sub	sp, #20
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	f003 0307 	and.w	r3, r3, #7
 8003756:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003758:	4b0b      	ldr	r3, [pc, #44]	; (8003788 <__NVIC_SetPriorityGrouping+0x40>)
 800375a:	68db      	ldr	r3, [r3, #12]
 800375c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800375e:	68ba      	ldr	r2, [r7, #8]
 8003760:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003764:	4013      	ands	r3, r2
 8003766:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800376c:	68bb      	ldr	r3, [r7, #8]
 800376e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003770:	4b06      	ldr	r3, [pc, #24]	; (800378c <__NVIC_SetPriorityGrouping+0x44>)
 8003772:	4313      	orrs	r3, r2
 8003774:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003776:	4a04      	ldr	r2, [pc, #16]	; (8003788 <__NVIC_SetPriorityGrouping+0x40>)
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	60d3      	str	r3, [r2, #12]
}
 800377c:	bf00      	nop
 800377e:	3714      	adds	r7, #20
 8003780:	46bd      	mov	sp, r7
 8003782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003786:	4770      	bx	lr
 8003788:	e000ed00 	.word	0xe000ed00
 800378c:	05fa0000 	.word	0x05fa0000

08003790 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003790:	b480      	push	{r7}
 8003792:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003794:	4b04      	ldr	r3, [pc, #16]	; (80037a8 <__NVIC_GetPriorityGrouping+0x18>)
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	0a1b      	lsrs	r3, r3, #8
 800379a:	f003 0307 	and.w	r3, r3, #7
}
 800379e:	4618      	mov	r0, r3
 80037a0:	46bd      	mov	sp, r7
 80037a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a6:	4770      	bx	lr
 80037a8:	e000ed00 	.word	0xe000ed00

080037ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b083      	sub	sp, #12
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	4603      	mov	r3, r0
 80037b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	db0b      	blt.n	80037d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037be:	79fb      	ldrb	r3, [r7, #7]
 80037c0:	f003 021f 	and.w	r2, r3, #31
 80037c4:	4907      	ldr	r1, [pc, #28]	; (80037e4 <__NVIC_EnableIRQ+0x38>)
 80037c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ca:	095b      	lsrs	r3, r3, #5
 80037cc:	2001      	movs	r0, #1
 80037ce:	fa00 f202 	lsl.w	r2, r0, r2
 80037d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80037d6:	bf00      	nop
 80037d8:	370c      	adds	r7, #12
 80037da:	46bd      	mov	sp, r7
 80037dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e0:	4770      	bx	lr
 80037e2:	bf00      	nop
 80037e4:	e000e100 	.word	0xe000e100

080037e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b083      	sub	sp, #12
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	4603      	mov	r3, r0
 80037f0:	6039      	str	r1, [r7, #0]
 80037f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	db0a      	blt.n	8003812 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	b2da      	uxtb	r2, r3
 8003800:	490c      	ldr	r1, [pc, #48]	; (8003834 <__NVIC_SetPriority+0x4c>)
 8003802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003806:	0112      	lsls	r2, r2, #4
 8003808:	b2d2      	uxtb	r2, r2
 800380a:	440b      	add	r3, r1
 800380c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003810:	e00a      	b.n	8003828 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	b2da      	uxtb	r2, r3
 8003816:	4908      	ldr	r1, [pc, #32]	; (8003838 <__NVIC_SetPriority+0x50>)
 8003818:	79fb      	ldrb	r3, [r7, #7]
 800381a:	f003 030f 	and.w	r3, r3, #15
 800381e:	3b04      	subs	r3, #4
 8003820:	0112      	lsls	r2, r2, #4
 8003822:	b2d2      	uxtb	r2, r2
 8003824:	440b      	add	r3, r1
 8003826:	761a      	strb	r2, [r3, #24]
}
 8003828:	bf00      	nop
 800382a:	370c      	adds	r7, #12
 800382c:	46bd      	mov	sp, r7
 800382e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003832:	4770      	bx	lr
 8003834:	e000e100 	.word	0xe000e100
 8003838:	e000ed00 	.word	0xe000ed00

0800383c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800383c:	b480      	push	{r7}
 800383e:	b089      	sub	sp, #36	; 0x24
 8003840:	af00      	add	r7, sp, #0
 8003842:	60f8      	str	r0, [r7, #12]
 8003844:	60b9      	str	r1, [r7, #8]
 8003846:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	f003 0307 	and.w	r3, r3, #7
 800384e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003850:	69fb      	ldr	r3, [r7, #28]
 8003852:	f1c3 0307 	rsb	r3, r3, #7
 8003856:	2b04      	cmp	r3, #4
 8003858:	bf28      	it	cs
 800385a:	2304      	movcs	r3, #4
 800385c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800385e:	69fb      	ldr	r3, [r7, #28]
 8003860:	3304      	adds	r3, #4
 8003862:	2b06      	cmp	r3, #6
 8003864:	d902      	bls.n	800386c <NVIC_EncodePriority+0x30>
 8003866:	69fb      	ldr	r3, [r7, #28]
 8003868:	3b03      	subs	r3, #3
 800386a:	e000      	b.n	800386e <NVIC_EncodePriority+0x32>
 800386c:	2300      	movs	r3, #0
 800386e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003870:	f04f 32ff 	mov.w	r2, #4294967295
 8003874:	69bb      	ldr	r3, [r7, #24]
 8003876:	fa02 f303 	lsl.w	r3, r2, r3
 800387a:	43da      	mvns	r2, r3
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	401a      	ands	r2, r3
 8003880:	697b      	ldr	r3, [r7, #20]
 8003882:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003884:	f04f 31ff 	mov.w	r1, #4294967295
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	fa01 f303 	lsl.w	r3, r1, r3
 800388e:	43d9      	mvns	r1, r3
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003894:	4313      	orrs	r3, r2
         );
}
 8003896:	4618      	mov	r0, r3
 8003898:	3724      	adds	r7, #36	; 0x24
 800389a:	46bd      	mov	sp, r7
 800389c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a0:	4770      	bx	lr
	...

080038a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b082      	sub	sp, #8
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	3b01      	subs	r3, #1
 80038b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80038b4:	d301      	bcc.n	80038ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80038b6:	2301      	movs	r3, #1
 80038b8:	e00f      	b.n	80038da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80038ba:	4a0a      	ldr	r2, [pc, #40]	; (80038e4 <SysTick_Config+0x40>)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	3b01      	subs	r3, #1
 80038c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80038c2:	210f      	movs	r1, #15
 80038c4:	f04f 30ff 	mov.w	r0, #4294967295
 80038c8:	f7ff ff8e 	bl	80037e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80038cc:	4b05      	ldr	r3, [pc, #20]	; (80038e4 <SysTick_Config+0x40>)
 80038ce:	2200      	movs	r2, #0
 80038d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038d2:	4b04      	ldr	r3, [pc, #16]	; (80038e4 <SysTick_Config+0x40>)
 80038d4:	2207      	movs	r2, #7
 80038d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038d8:	2300      	movs	r3, #0
}
 80038da:	4618      	mov	r0, r3
 80038dc:	3708      	adds	r7, #8
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}
 80038e2:	bf00      	nop
 80038e4:	e000e010 	.word	0xe000e010

080038e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b082      	sub	sp, #8
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038f0:	6878      	ldr	r0, [r7, #4]
 80038f2:	f7ff ff29 	bl	8003748 <__NVIC_SetPriorityGrouping>
}
 80038f6:	bf00      	nop
 80038f8:	3708      	adds	r7, #8
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}

080038fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80038fe:	b580      	push	{r7, lr}
 8003900:	b086      	sub	sp, #24
 8003902:	af00      	add	r7, sp, #0
 8003904:	4603      	mov	r3, r0
 8003906:	60b9      	str	r1, [r7, #8]
 8003908:	607a      	str	r2, [r7, #4]
 800390a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800390c:	2300      	movs	r3, #0
 800390e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003910:	f7ff ff3e 	bl	8003790 <__NVIC_GetPriorityGrouping>
 8003914:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003916:	687a      	ldr	r2, [r7, #4]
 8003918:	68b9      	ldr	r1, [r7, #8]
 800391a:	6978      	ldr	r0, [r7, #20]
 800391c:	f7ff ff8e 	bl	800383c <NVIC_EncodePriority>
 8003920:	4602      	mov	r2, r0
 8003922:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003926:	4611      	mov	r1, r2
 8003928:	4618      	mov	r0, r3
 800392a:	f7ff ff5d 	bl	80037e8 <__NVIC_SetPriority>
}
 800392e:	bf00      	nop
 8003930:	3718      	adds	r7, #24
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}

08003936 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003936:	b580      	push	{r7, lr}
 8003938:	b082      	sub	sp, #8
 800393a:	af00      	add	r7, sp, #0
 800393c:	4603      	mov	r3, r0
 800393e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003940:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003944:	4618      	mov	r0, r3
 8003946:	f7ff ff31 	bl	80037ac <__NVIC_EnableIRQ>
}
 800394a:	bf00      	nop
 800394c:	3708      	adds	r7, #8
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}

08003952 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003952:	b580      	push	{r7, lr}
 8003954:	b082      	sub	sp, #8
 8003956:	af00      	add	r7, sp, #0
 8003958:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800395a:	6878      	ldr	r0, [r7, #4]
 800395c:	f7ff ffa2 	bl	80038a4 <SysTick_Config>
 8003960:	4603      	mov	r3, r0
}
 8003962:	4618      	mov	r0, r3
 8003964:	3708      	adds	r7, #8
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}

0800396a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800396a:	b580      	push	{r7, lr}
 800396c:	b084      	sub	sp, #16
 800396e:	af00      	add	r7, sp, #0
 8003970:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003976:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003978:	f7ff fabc 	bl	8002ef4 <HAL_GetTick>
 800397c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003984:	b2db      	uxtb	r3, r3
 8003986:	2b02      	cmp	r3, #2
 8003988:	d008      	beq.n	800399c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2280      	movs	r2, #128	; 0x80
 800398e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2200      	movs	r2, #0
 8003994:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003998:	2301      	movs	r3, #1
 800399a:	e052      	b.n	8003a42 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f022 0216 	bic.w	r2, r2, #22
 80039aa:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	695a      	ldr	r2, [r3, #20]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80039ba:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d103      	bne.n	80039cc <HAL_DMA_Abort+0x62>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d007      	beq.n	80039dc <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f022 0208 	bic.w	r2, r2, #8
 80039da:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	681a      	ldr	r2, [r3, #0]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f022 0201 	bic.w	r2, r2, #1
 80039ea:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039ec:	e013      	b.n	8003a16 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80039ee:	f7ff fa81 	bl	8002ef4 <HAL_GetTick>
 80039f2:	4602      	mov	r2, r0
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	1ad3      	subs	r3, r2, r3
 80039f8:	2b05      	cmp	r3, #5
 80039fa:	d90c      	bls.n	8003a16 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2220      	movs	r2, #32
 8003a00:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2203      	movs	r2, #3
 8003a06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8003a12:	2303      	movs	r3, #3
 8003a14:	e015      	b.n	8003a42 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f003 0301 	and.w	r3, r3, #1
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d1e4      	bne.n	80039ee <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a28:	223f      	movs	r2, #63	; 0x3f
 8003a2a:	409a      	lsls	r2, r3
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2201      	movs	r2, #1
 8003a34:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8003a40:	2300      	movs	r3, #0
}
 8003a42:	4618      	mov	r0, r3
 8003a44:	3710      	adds	r7, #16
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}

08003a4a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003a4a:	b480      	push	{r7}
 8003a4c:	b083      	sub	sp, #12
 8003a4e:	af00      	add	r7, sp, #0
 8003a50:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a58:	b2db      	uxtb	r3, r3
 8003a5a:	2b02      	cmp	r3, #2
 8003a5c:	d004      	beq.n	8003a68 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2280      	movs	r2, #128	; 0x80
 8003a62:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	e00c      	b.n	8003a82 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2205      	movs	r2, #5
 8003a6c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	681a      	ldr	r2, [r3, #0]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f022 0201 	bic.w	r2, r2, #1
 8003a7e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003a80:	2300      	movs	r3, #0
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	370c      	adds	r7, #12
 8003a86:	46bd      	mov	sp, r7
 8003a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8c:	4770      	bx	lr
	...

08003a90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b089      	sub	sp, #36	; 0x24
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
 8003a98:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003aaa:	2300      	movs	r3, #0
 8003aac:	61fb      	str	r3, [r7, #28]
 8003aae:	e175      	b.n	8003d9c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003ab0:	2201      	movs	r2, #1
 8003ab2:	69fb      	ldr	r3, [r7, #28]
 8003ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	697a      	ldr	r2, [r7, #20]
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003ac4:	693a      	ldr	r2, [r7, #16]
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	f040 8164 	bne.w	8003d96 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	f003 0303 	and.w	r3, r3, #3
 8003ad6:	2b01      	cmp	r3, #1
 8003ad8:	d005      	beq.n	8003ae6 <HAL_GPIO_Init+0x56>
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	f003 0303 	and.w	r3, r3, #3
 8003ae2:	2b02      	cmp	r3, #2
 8003ae4:	d130      	bne.n	8003b48 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	689b      	ldr	r3, [r3, #8]
 8003aea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003aec:	69fb      	ldr	r3, [r7, #28]
 8003aee:	005b      	lsls	r3, r3, #1
 8003af0:	2203      	movs	r2, #3
 8003af2:	fa02 f303 	lsl.w	r3, r2, r3
 8003af6:	43db      	mvns	r3, r3
 8003af8:	69ba      	ldr	r2, [r7, #24]
 8003afa:	4013      	ands	r3, r2
 8003afc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	68da      	ldr	r2, [r3, #12]
 8003b02:	69fb      	ldr	r3, [r7, #28]
 8003b04:	005b      	lsls	r3, r3, #1
 8003b06:	fa02 f303 	lsl.w	r3, r2, r3
 8003b0a:	69ba      	ldr	r2, [r7, #24]
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	69ba      	ldr	r2, [r7, #24]
 8003b14:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003b1c:	2201      	movs	r2, #1
 8003b1e:	69fb      	ldr	r3, [r7, #28]
 8003b20:	fa02 f303 	lsl.w	r3, r2, r3
 8003b24:	43db      	mvns	r3, r3
 8003b26:	69ba      	ldr	r2, [r7, #24]
 8003b28:	4013      	ands	r3, r2
 8003b2a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	091b      	lsrs	r3, r3, #4
 8003b32:	f003 0201 	and.w	r2, r3, #1
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	fa02 f303 	lsl.w	r3, r2, r3
 8003b3c:	69ba      	ldr	r2, [r7, #24]
 8003b3e:	4313      	orrs	r3, r2
 8003b40:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	69ba      	ldr	r2, [r7, #24]
 8003b46:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	685b      	ldr	r3, [r3, #4]
 8003b4c:	f003 0303 	and.w	r3, r3, #3
 8003b50:	2b03      	cmp	r3, #3
 8003b52:	d017      	beq.n	8003b84 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003b5a:	69fb      	ldr	r3, [r7, #28]
 8003b5c:	005b      	lsls	r3, r3, #1
 8003b5e:	2203      	movs	r2, #3
 8003b60:	fa02 f303 	lsl.w	r3, r2, r3
 8003b64:	43db      	mvns	r3, r3
 8003b66:	69ba      	ldr	r2, [r7, #24]
 8003b68:	4013      	ands	r3, r2
 8003b6a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	689a      	ldr	r2, [r3, #8]
 8003b70:	69fb      	ldr	r3, [r7, #28]
 8003b72:	005b      	lsls	r3, r3, #1
 8003b74:	fa02 f303 	lsl.w	r3, r2, r3
 8003b78:	69ba      	ldr	r2, [r7, #24]
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	69ba      	ldr	r2, [r7, #24]
 8003b82:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	f003 0303 	and.w	r3, r3, #3
 8003b8c:	2b02      	cmp	r3, #2
 8003b8e:	d123      	bne.n	8003bd8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003b90:	69fb      	ldr	r3, [r7, #28]
 8003b92:	08da      	lsrs	r2, r3, #3
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	3208      	adds	r2, #8
 8003b98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003b9c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003b9e:	69fb      	ldr	r3, [r7, #28]
 8003ba0:	f003 0307 	and.w	r3, r3, #7
 8003ba4:	009b      	lsls	r3, r3, #2
 8003ba6:	220f      	movs	r2, #15
 8003ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bac:	43db      	mvns	r3, r3
 8003bae:	69ba      	ldr	r2, [r7, #24]
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	691a      	ldr	r2, [r3, #16]
 8003bb8:	69fb      	ldr	r3, [r7, #28]
 8003bba:	f003 0307 	and.w	r3, r3, #7
 8003bbe:	009b      	lsls	r3, r3, #2
 8003bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc4:	69ba      	ldr	r2, [r7, #24]
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003bca:	69fb      	ldr	r3, [r7, #28]
 8003bcc:	08da      	lsrs	r2, r3, #3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	3208      	adds	r2, #8
 8003bd2:	69b9      	ldr	r1, [r7, #24]
 8003bd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003bde:	69fb      	ldr	r3, [r7, #28]
 8003be0:	005b      	lsls	r3, r3, #1
 8003be2:	2203      	movs	r2, #3
 8003be4:	fa02 f303 	lsl.w	r3, r2, r3
 8003be8:	43db      	mvns	r3, r3
 8003bea:	69ba      	ldr	r2, [r7, #24]
 8003bec:	4013      	ands	r3, r2
 8003bee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	f003 0203 	and.w	r2, r3, #3
 8003bf8:	69fb      	ldr	r3, [r7, #28]
 8003bfa:	005b      	lsls	r3, r3, #1
 8003bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8003c00:	69ba      	ldr	r2, [r7, #24]
 8003c02:	4313      	orrs	r3, r2
 8003c04:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	69ba      	ldr	r2, [r7, #24]
 8003c0a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	f000 80be 	beq.w	8003d96 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c1a:	4b66      	ldr	r3, [pc, #408]	; (8003db4 <HAL_GPIO_Init+0x324>)
 8003c1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c1e:	4a65      	ldr	r2, [pc, #404]	; (8003db4 <HAL_GPIO_Init+0x324>)
 8003c20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003c24:	6453      	str	r3, [r2, #68]	; 0x44
 8003c26:	4b63      	ldr	r3, [pc, #396]	; (8003db4 <HAL_GPIO_Init+0x324>)
 8003c28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c2e:	60fb      	str	r3, [r7, #12]
 8003c30:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003c32:	4a61      	ldr	r2, [pc, #388]	; (8003db8 <HAL_GPIO_Init+0x328>)
 8003c34:	69fb      	ldr	r3, [r7, #28]
 8003c36:	089b      	lsrs	r3, r3, #2
 8003c38:	3302      	adds	r3, #2
 8003c3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003c40:	69fb      	ldr	r3, [r7, #28]
 8003c42:	f003 0303 	and.w	r3, r3, #3
 8003c46:	009b      	lsls	r3, r3, #2
 8003c48:	220f      	movs	r2, #15
 8003c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c4e:	43db      	mvns	r3, r3
 8003c50:	69ba      	ldr	r2, [r7, #24]
 8003c52:	4013      	ands	r3, r2
 8003c54:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	4a58      	ldr	r2, [pc, #352]	; (8003dbc <HAL_GPIO_Init+0x32c>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d037      	beq.n	8003cce <HAL_GPIO_Init+0x23e>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	4a57      	ldr	r2, [pc, #348]	; (8003dc0 <HAL_GPIO_Init+0x330>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d031      	beq.n	8003cca <HAL_GPIO_Init+0x23a>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	4a56      	ldr	r2, [pc, #344]	; (8003dc4 <HAL_GPIO_Init+0x334>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d02b      	beq.n	8003cc6 <HAL_GPIO_Init+0x236>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	4a55      	ldr	r2, [pc, #340]	; (8003dc8 <HAL_GPIO_Init+0x338>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d025      	beq.n	8003cc2 <HAL_GPIO_Init+0x232>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	4a54      	ldr	r2, [pc, #336]	; (8003dcc <HAL_GPIO_Init+0x33c>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d01f      	beq.n	8003cbe <HAL_GPIO_Init+0x22e>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	4a53      	ldr	r2, [pc, #332]	; (8003dd0 <HAL_GPIO_Init+0x340>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d019      	beq.n	8003cba <HAL_GPIO_Init+0x22a>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	4a52      	ldr	r2, [pc, #328]	; (8003dd4 <HAL_GPIO_Init+0x344>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d013      	beq.n	8003cb6 <HAL_GPIO_Init+0x226>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	4a51      	ldr	r2, [pc, #324]	; (8003dd8 <HAL_GPIO_Init+0x348>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d00d      	beq.n	8003cb2 <HAL_GPIO_Init+0x222>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	4a50      	ldr	r2, [pc, #320]	; (8003ddc <HAL_GPIO_Init+0x34c>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d007      	beq.n	8003cae <HAL_GPIO_Init+0x21e>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	4a4f      	ldr	r2, [pc, #316]	; (8003de0 <HAL_GPIO_Init+0x350>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d101      	bne.n	8003caa <HAL_GPIO_Init+0x21a>
 8003ca6:	2309      	movs	r3, #9
 8003ca8:	e012      	b.n	8003cd0 <HAL_GPIO_Init+0x240>
 8003caa:	230a      	movs	r3, #10
 8003cac:	e010      	b.n	8003cd0 <HAL_GPIO_Init+0x240>
 8003cae:	2308      	movs	r3, #8
 8003cb0:	e00e      	b.n	8003cd0 <HAL_GPIO_Init+0x240>
 8003cb2:	2307      	movs	r3, #7
 8003cb4:	e00c      	b.n	8003cd0 <HAL_GPIO_Init+0x240>
 8003cb6:	2306      	movs	r3, #6
 8003cb8:	e00a      	b.n	8003cd0 <HAL_GPIO_Init+0x240>
 8003cba:	2305      	movs	r3, #5
 8003cbc:	e008      	b.n	8003cd0 <HAL_GPIO_Init+0x240>
 8003cbe:	2304      	movs	r3, #4
 8003cc0:	e006      	b.n	8003cd0 <HAL_GPIO_Init+0x240>
 8003cc2:	2303      	movs	r3, #3
 8003cc4:	e004      	b.n	8003cd0 <HAL_GPIO_Init+0x240>
 8003cc6:	2302      	movs	r3, #2
 8003cc8:	e002      	b.n	8003cd0 <HAL_GPIO_Init+0x240>
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e000      	b.n	8003cd0 <HAL_GPIO_Init+0x240>
 8003cce:	2300      	movs	r3, #0
 8003cd0:	69fa      	ldr	r2, [r7, #28]
 8003cd2:	f002 0203 	and.w	r2, r2, #3
 8003cd6:	0092      	lsls	r2, r2, #2
 8003cd8:	4093      	lsls	r3, r2
 8003cda:	69ba      	ldr	r2, [r7, #24]
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003ce0:	4935      	ldr	r1, [pc, #212]	; (8003db8 <HAL_GPIO_Init+0x328>)
 8003ce2:	69fb      	ldr	r3, [r7, #28]
 8003ce4:	089b      	lsrs	r3, r3, #2
 8003ce6:	3302      	adds	r3, #2
 8003ce8:	69ba      	ldr	r2, [r7, #24]
 8003cea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003cee:	4b3d      	ldr	r3, [pc, #244]	; (8003de4 <HAL_GPIO_Init+0x354>)
 8003cf0:	689b      	ldr	r3, [r3, #8]
 8003cf2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003cf4:	693b      	ldr	r3, [r7, #16]
 8003cf6:	43db      	mvns	r3, r3
 8003cf8:	69ba      	ldr	r2, [r7, #24]
 8003cfa:	4013      	ands	r3, r2
 8003cfc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d003      	beq.n	8003d12 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003d0a:	69ba      	ldr	r2, [r7, #24]
 8003d0c:	693b      	ldr	r3, [r7, #16]
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003d12:	4a34      	ldr	r2, [pc, #208]	; (8003de4 <HAL_GPIO_Init+0x354>)
 8003d14:	69bb      	ldr	r3, [r7, #24]
 8003d16:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003d18:	4b32      	ldr	r3, [pc, #200]	; (8003de4 <HAL_GPIO_Init+0x354>)
 8003d1a:	68db      	ldr	r3, [r3, #12]
 8003d1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	43db      	mvns	r3, r3
 8003d22:	69ba      	ldr	r2, [r7, #24]
 8003d24:	4013      	ands	r3, r2
 8003d26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d003      	beq.n	8003d3c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003d34:	69ba      	ldr	r2, [r7, #24]
 8003d36:	693b      	ldr	r3, [r7, #16]
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003d3c:	4a29      	ldr	r2, [pc, #164]	; (8003de4 <HAL_GPIO_Init+0x354>)
 8003d3e:	69bb      	ldr	r3, [r7, #24]
 8003d40:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003d42:	4b28      	ldr	r3, [pc, #160]	; (8003de4 <HAL_GPIO_Init+0x354>)
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d48:	693b      	ldr	r3, [r7, #16]
 8003d4a:	43db      	mvns	r3, r3
 8003d4c:	69ba      	ldr	r2, [r7, #24]
 8003d4e:	4013      	ands	r3, r2
 8003d50:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	685b      	ldr	r3, [r3, #4]
 8003d56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d003      	beq.n	8003d66 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003d5e:	69ba      	ldr	r2, [r7, #24]
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	4313      	orrs	r3, r2
 8003d64:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003d66:	4a1f      	ldr	r2, [pc, #124]	; (8003de4 <HAL_GPIO_Init+0x354>)
 8003d68:	69bb      	ldr	r3, [r7, #24]
 8003d6a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003d6c:	4b1d      	ldr	r3, [pc, #116]	; (8003de4 <HAL_GPIO_Init+0x354>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	43db      	mvns	r3, r3
 8003d76:	69ba      	ldr	r2, [r7, #24]
 8003d78:	4013      	ands	r3, r2
 8003d7a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d003      	beq.n	8003d90 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003d88:	69ba      	ldr	r2, [r7, #24]
 8003d8a:	693b      	ldr	r3, [r7, #16]
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003d90:	4a14      	ldr	r2, [pc, #80]	; (8003de4 <HAL_GPIO_Init+0x354>)
 8003d92:	69bb      	ldr	r3, [r7, #24]
 8003d94:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003d96:	69fb      	ldr	r3, [r7, #28]
 8003d98:	3301      	adds	r3, #1
 8003d9a:	61fb      	str	r3, [r7, #28]
 8003d9c:	69fb      	ldr	r3, [r7, #28]
 8003d9e:	2b0f      	cmp	r3, #15
 8003da0:	f67f ae86 	bls.w	8003ab0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003da4:	bf00      	nop
 8003da6:	bf00      	nop
 8003da8:	3724      	adds	r7, #36	; 0x24
 8003daa:	46bd      	mov	sp, r7
 8003dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db0:	4770      	bx	lr
 8003db2:	bf00      	nop
 8003db4:	40023800 	.word	0x40023800
 8003db8:	40013800 	.word	0x40013800
 8003dbc:	40020000 	.word	0x40020000
 8003dc0:	40020400 	.word	0x40020400
 8003dc4:	40020800 	.word	0x40020800
 8003dc8:	40020c00 	.word	0x40020c00
 8003dcc:	40021000 	.word	0x40021000
 8003dd0:	40021400 	.word	0x40021400
 8003dd4:	40021800 	.word	0x40021800
 8003dd8:	40021c00 	.word	0x40021c00
 8003ddc:	40022000 	.word	0x40022000
 8003de0:	40022400 	.word	0x40022400
 8003de4:	40013c00 	.word	0x40013c00

08003de8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b085      	sub	sp, #20
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
 8003df0:	460b      	mov	r3, r1
 8003df2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	691a      	ldr	r2, [r3, #16]
 8003df8:	887b      	ldrh	r3, [r7, #2]
 8003dfa:	4013      	ands	r3, r2
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d002      	beq.n	8003e06 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003e00:	2301      	movs	r3, #1
 8003e02:	73fb      	strb	r3, [r7, #15]
 8003e04:	e001      	b.n	8003e0a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003e06:	2300      	movs	r3, #0
 8003e08:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003e0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	3714      	adds	r7, #20
 8003e10:	46bd      	mov	sp, r7
 8003e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e16:	4770      	bx	lr

08003e18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b083      	sub	sp, #12
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
 8003e20:	460b      	mov	r3, r1
 8003e22:	807b      	strh	r3, [r7, #2]
 8003e24:	4613      	mov	r3, r2
 8003e26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003e28:	787b      	ldrb	r3, [r7, #1]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d003      	beq.n	8003e36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e2e:	887a      	ldrh	r2, [r7, #2]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003e34:	e003      	b.n	8003e3e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003e36:	887b      	ldrh	r3, [r7, #2]
 8003e38:	041a      	lsls	r2, r3, #16
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	619a      	str	r2, [r3, #24]
}
 8003e3e:	bf00      	nop
 8003e40:	370c      	adds	r7, #12
 8003e42:	46bd      	mov	sp, r7
 8003e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e48:	4770      	bx	lr
	...

08003e4c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b082      	sub	sp, #8
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d101      	bne.n	8003e5e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e07f      	b.n	8003f5e <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e64:	b2db      	uxtb	r3, r3
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d106      	bne.n	8003e78 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003e72:	6878      	ldr	r0, [r7, #4]
 8003e74:	f7fd fe24 	bl	8001ac0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2224      	movs	r2, #36	; 0x24
 8003e7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f022 0201 	bic.w	r2, r2, #1
 8003e8e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	685a      	ldr	r2, [r3, #4]
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003e9c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	689a      	ldr	r2, [r3, #8]
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003eac:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	68db      	ldr	r3, [r3, #12]
 8003eb2:	2b01      	cmp	r3, #1
 8003eb4:	d107      	bne.n	8003ec6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	689a      	ldr	r2, [r3, #8]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003ec2:	609a      	str	r2, [r3, #8]
 8003ec4:	e006      	b.n	8003ed4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	689a      	ldr	r2, [r3, #8]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003ed2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	68db      	ldr	r3, [r3, #12]
 8003ed8:	2b02      	cmp	r3, #2
 8003eda:	d104      	bne.n	8003ee6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003ee4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	6859      	ldr	r1, [r3, #4]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681a      	ldr	r2, [r3, #0]
 8003ef0:	4b1d      	ldr	r3, [pc, #116]	; (8003f68 <HAL_I2C_Init+0x11c>)
 8003ef2:	430b      	orrs	r3, r1
 8003ef4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	68da      	ldr	r2, [r3, #12]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003f04:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	691a      	ldr	r2, [r3, #16]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	695b      	ldr	r3, [r3, #20]
 8003f0e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	699b      	ldr	r3, [r3, #24]
 8003f16:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	430a      	orrs	r2, r1
 8003f1e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	69d9      	ldr	r1, [r3, #28]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6a1a      	ldr	r2, [r3, #32]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	430a      	orrs	r2, r1
 8003f2e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	681a      	ldr	r2, [r3, #0]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f042 0201 	orr.w	r2, r2, #1
 8003f3e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2200      	movs	r2, #0
 8003f44:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2220      	movs	r2, #32
 8003f4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2200      	movs	r2, #0
 8003f52:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2200      	movs	r2, #0
 8003f58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003f5c:	2300      	movs	r3, #0
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	3708      	adds	r7, #8
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}
 8003f66:	bf00      	nop
 8003f68:	02008000 	.word	0x02008000

08003f6c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b088      	sub	sp, #32
 8003f70:	af02      	add	r7, sp, #8
 8003f72:	60f8      	str	r0, [r7, #12]
 8003f74:	607a      	str	r2, [r7, #4]
 8003f76:	461a      	mov	r2, r3
 8003f78:	460b      	mov	r3, r1
 8003f7a:	817b      	strh	r3, [r7, #10]
 8003f7c:	4613      	mov	r3, r2
 8003f7e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f86:	b2db      	uxtb	r3, r3
 8003f88:	2b20      	cmp	r3, #32
 8003f8a:	f040 80da 	bne.w	8004142 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003f94:	2b01      	cmp	r3, #1
 8003f96:	d101      	bne.n	8003f9c <HAL_I2C_Master_Transmit+0x30>
 8003f98:	2302      	movs	r3, #2
 8003f9a:	e0d3      	b.n	8004144 <HAL_I2C_Master_Transmit+0x1d8>
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003fa4:	f7fe ffa6 	bl	8002ef4 <HAL_GetTick>
 8003fa8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003faa:	697b      	ldr	r3, [r7, #20]
 8003fac:	9300      	str	r3, [sp, #0]
 8003fae:	2319      	movs	r3, #25
 8003fb0:	2201      	movs	r2, #1
 8003fb2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003fb6:	68f8      	ldr	r0, [r7, #12]
 8003fb8:	f000 fb4e 	bl	8004658 <I2C_WaitOnFlagUntilTimeout>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d001      	beq.n	8003fc6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e0be      	b.n	8004144 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	2221      	movs	r2, #33	; 0x21
 8003fca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2210      	movs	r2, #16
 8003fd2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	687a      	ldr	r2, [r7, #4]
 8003fe0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	893a      	ldrh	r2, [r7, #8]
 8003fe6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	2200      	movs	r2, #0
 8003fec:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ff2:	b29b      	uxth	r3, r3
 8003ff4:	2bff      	cmp	r3, #255	; 0xff
 8003ff6:	d90e      	bls.n	8004016 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	22ff      	movs	r2, #255	; 0xff
 8003ffc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004002:	b2da      	uxtb	r2, r3
 8004004:	8979      	ldrh	r1, [r7, #10]
 8004006:	4b51      	ldr	r3, [pc, #324]	; (800414c <HAL_I2C_Master_Transmit+0x1e0>)
 8004008:	9300      	str	r3, [sp, #0]
 800400a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800400e:	68f8      	ldr	r0, [r7, #12]
 8004010:	f000 fd38 	bl	8004a84 <I2C_TransferConfig>
 8004014:	e06c      	b.n	80040f0 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800401a:	b29a      	uxth	r2, r3
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004024:	b2da      	uxtb	r2, r3
 8004026:	8979      	ldrh	r1, [r7, #10]
 8004028:	4b48      	ldr	r3, [pc, #288]	; (800414c <HAL_I2C_Master_Transmit+0x1e0>)
 800402a:	9300      	str	r3, [sp, #0]
 800402c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004030:	68f8      	ldr	r0, [r7, #12]
 8004032:	f000 fd27 	bl	8004a84 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004036:	e05b      	b.n	80040f0 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004038:	697a      	ldr	r2, [r7, #20]
 800403a:	6a39      	ldr	r1, [r7, #32]
 800403c:	68f8      	ldr	r0, [r7, #12]
 800403e:	f000 fb4b 	bl	80046d8 <I2C_WaitOnTXISFlagUntilTimeout>
 8004042:	4603      	mov	r3, r0
 8004044:	2b00      	cmp	r3, #0
 8004046:	d001      	beq.n	800404c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8004048:	2301      	movs	r3, #1
 800404a:	e07b      	b.n	8004144 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004050:	781a      	ldrb	r2, [r3, #0]
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800405c:	1c5a      	adds	r2, r3, #1
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004066:	b29b      	uxth	r3, r3
 8004068:	3b01      	subs	r3, #1
 800406a:	b29a      	uxth	r2, r3
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004074:	3b01      	subs	r3, #1
 8004076:	b29a      	uxth	r2, r3
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004080:	b29b      	uxth	r3, r3
 8004082:	2b00      	cmp	r3, #0
 8004084:	d034      	beq.n	80040f0 <HAL_I2C_Master_Transmit+0x184>
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800408a:	2b00      	cmp	r3, #0
 800408c:	d130      	bne.n	80040f0 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800408e:	697b      	ldr	r3, [r7, #20]
 8004090:	9300      	str	r3, [sp, #0]
 8004092:	6a3b      	ldr	r3, [r7, #32]
 8004094:	2200      	movs	r2, #0
 8004096:	2180      	movs	r1, #128	; 0x80
 8004098:	68f8      	ldr	r0, [r7, #12]
 800409a:	f000 fadd 	bl	8004658 <I2C_WaitOnFlagUntilTimeout>
 800409e:	4603      	mov	r3, r0
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d001      	beq.n	80040a8 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80040a4:	2301      	movs	r3, #1
 80040a6:	e04d      	b.n	8004144 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040ac:	b29b      	uxth	r3, r3
 80040ae:	2bff      	cmp	r3, #255	; 0xff
 80040b0:	d90e      	bls.n	80040d0 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	22ff      	movs	r2, #255	; 0xff
 80040b6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040bc:	b2da      	uxtb	r2, r3
 80040be:	8979      	ldrh	r1, [r7, #10]
 80040c0:	2300      	movs	r3, #0
 80040c2:	9300      	str	r3, [sp, #0]
 80040c4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80040c8:	68f8      	ldr	r0, [r7, #12]
 80040ca:	f000 fcdb 	bl	8004a84 <I2C_TransferConfig>
 80040ce:	e00f      	b.n	80040f0 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040d4:	b29a      	uxth	r2, r3
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040de:	b2da      	uxtb	r2, r3
 80040e0:	8979      	ldrh	r1, [r7, #10]
 80040e2:	2300      	movs	r3, #0
 80040e4:	9300      	str	r3, [sp, #0]
 80040e6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80040ea:	68f8      	ldr	r0, [r7, #12]
 80040ec:	f000 fcca 	bl	8004a84 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040f4:	b29b      	uxth	r3, r3
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d19e      	bne.n	8004038 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040fa:	697a      	ldr	r2, [r7, #20]
 80040fc:	6a39      	ldr	r1, [r7, #32]
 80040fe:	68f8      	ldr	r0, [r7, #12]
 8004100:	f000 fb2a 	bl	8004758 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004104:	4603      	mov	r3, r0
 8004106:	2b00      	cmp	r3, #0
 8004108:	d001      	beq.n	800410e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800410a:	2301      	movs	r3, #1
 800410c:	e01a      	b.n	8004144 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	2220      	movs	r2, #32
 8004114:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	6859      	ldr	r1, [r3, #4]
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	4b0b      	ldr	r3, [pc, #44]	; (8004150 <HAL_I2C_Master_Transmit+0x1e4>)
 8004122:	400b      	ands	r3, r1
 8004124:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2220      	movs	r2, #32
 800412a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2200      	movs	r2, #0
 8004132:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	2200      	movs	r2, #0
 800413a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800413e:	2300      	movs	r3, #0
 8004140:	e000      	b.n	8004144 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8004142:	2302      	movs	r3, #2
  }
}
 8004144:	4618      	mov	r0, r3
 8004146:	3718      	adds	r7, #24
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}
 800414c:	80002000 	.word	0x80002000
 8004150:	fe00e800 	.word	0xfe00e800

08004154 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b088      	sub	sp, #32
 8004158:	af02      	add	r7, sp, #8
 800415a:	60f8      	str	r0, [r7, #12]
 800415c:	607a      	str	r2, [r7, #4]
 800415e:	461a      	mov	r2, r3
 8004160:	460b      	mov	r3, r1
 8004162:	817b      	strh	r3, [r7, #10]
 8004164:	4613      	mov	r3, r2
 8004166:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800416e:	b2db      	uxtb	r3, r3
 8004170:	2b20      	cmp	r3, #32
 8004172:	f040 80db 	bne.w	800432c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800417c:	2b01      	cmp	r3, #1
 800417e:	d101      	bne.n	8004184 <HAL_I2C_Master_Receive+0x30>
 8004180:	2302      	movs	r3, #2
 8004182:	e0d4      	b.n	800432e <HAL_I2C_Master_Receive+0x1da>
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	2201      	movs	r2, #1
 8004188:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800418c:	f7fe feb2 	bl	8002ef4 <HAL_GetTick>
 8004190:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004192:	697b      	ldr	r3, [r7, #20]
 8004194:	9300      	str	r3, [sp, #0]
 8004196:	2319      	movs	r3, #25
 8004198:	2201      	movs	r2, #1
 800419a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800419e:	68f8      	ldr	r0, [r7, #12]
 80041a0:	f000 fa5a 	bl	8004658 <I2C_WaitOnFlagUntilTimeout>
 80041a4:	4603      	mov	r3, r0
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d001      	beq.n	80041ae <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	e0bf      	b.n	800432e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	2222      	movs	r2, #34	; 0x22
 80041b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2210      	movs	r2, #16
 80041ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	2200      	movs	r2, #0
 80041c2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	687a      	ldr	r2, [r7, #4]
 80041c8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	893a      	ldrh	r2, [r7, #8]
 80041ce:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	2200      	movs	r2, #0
 80041d4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041da:	b29b      	uxth	r3, r3
 80041dc:	2bff      	cmp	r3, #255	; 0xff
 80041de:	d90e      	bls.n	80041fe <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	22ff      	movs	r2, #255	; 0xff
 80041e4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041ea:	b2da      	uxtb	r2, r3
 80041ec:	8979      	ldrh	r1, [r7, #10]
 80041ee:	4b52      	ldr	r3, [pc, #328]	; (8004338 <HAL_I2C_Master_Receive+0x1e4>)
 80041f0:	9300      	str	r3, [sp, #0]
 80041f2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80041f6:	68f8      	ldr	r0, [r7, #12]
 80041f8:	f000 fc44 	bl	8004a84 <I2C_TransferConfig>
 80041fc:	e06d      	b.n	80042da <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004202:	b29a      	uxth	r2, r3
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800420c:	b2da      	uxtb	r2, r3
 800420e:	8979      	ldrh	r1, [r7, #10]
 8004210:	4b49      	ldr	r3, [pc, #292]	; (8004338 <HAL_I2C_Master_Receive+0x1e4>)
 8004212:	9300      	str	r3, [sp, #0]
 8004214:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004218:	68f8      	ldr	r0, [r7, #12]
 800421a:	f000 fc33 	bl	8004a84 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800421e:	e05c      	b.n	80042da <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004220:	697a      	ldr	r2, [r7, #20]
 8004222:	6a39      	ldr	r1, [r7, #32]
 8004224:	68f8      	ldr	r0, [r7, #12]
 8004226:	f000 fad3 	bl	80047d0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800422a:	4603      	mov	r3, r0
 800422c:	2b00      	cmp	r3, #0
 800422e:	d001      	beq.n	8004234 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8004230:	2301      	movs	r3, #1
 8004232:	e07c      	b.n	800432e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800423e:	b2d2      	uxtb	r2, r2
 8004240:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004246:	1c5a      	adds	r2, r3, #1
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004250:	3b01      	subs	r3, #1
 8004252:	b29a      	uxth	r2, r3
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800425c:	b29b      	uxth	r3, r3
 800425e:	3b01      	subs	r3, #1
 8004260:	b29a      	uxth	r2, r3
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800426a:	b29b      	uxth	r3, r3
 800426c:	2b00      	cmp	r3, #0
 800426e:	d034      	beq.n	80042da <HAL_I2C_Master_Receive+0x186>
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004274:	2b00      	cmp	r3, #0
 8004276:	d130      	bne.n	80042da <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004278:	697b      	ldr	r3, [r7, #20]
 800427a:	9300      	str	r3, [sp, #0]
 800427c:	6a3b      	ldr	r3, [r7, #32]
 800427e:	2200      	movs	r2, #0
 8004280:	2180      	movs	r1, #128	; 0x80
 8004282:	68f8      	ldr	r0, [r7, #12]
 8004284:	f000 f9e8 	bl	8004658 <I2C_WaitOnFlagUntilTimeout>
 8004288:	4603      	mov	r3, r0
 800428a:	2b00      	cmp	r3, #0
 800428c:	d001      	beq.n	8004292 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800428e:	2301      	movs	r3, #1
 8004290:	e04d      	b.n	800432e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004296:	b29b      	uxth	r3, r3
 8004298:	2bff      	cmp	r3, #255	; 0xff
 800429a:	d90e      	bls.n	80042ba <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	22ff      	movs	r2, #255	; 0xff
 80042a0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042a6:	b2da      	uxtb	r2, r3
 80042a8:	8979      	ldrh	r1, [r7, #10]
 80042aa:	2300      	movs	r3, #0
 80042ac:	9300      	str	r3, [sp, #0]
 80042ae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80042b2:	68f8      	ldr	r0, [r7, #12]
 80042b4:	f000 fbe6 	bl	8004a84 <I2C_TransferConfig>
 80042b8:	e00f      	b.n	80042da <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042be:	b29a      	uxth	r2, r3
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042c8:	b2da      	uxtb	r2, r3
 80042ca:	8979      	ldrh	r1, [r7, #10]
 80042cc:	2300      	movs	r3, #0
 80042ce:	9300      	str	r3, [sp, #0]
 80042d0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80042d4:	68f8      	ldr	r0, [r7, #12]
 80042d6:	f000 fbd5 	bl	8004a84 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042de:	b29b      	uxth	r3, r3
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d19d      	bne.n	8004220 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80042e4:	697a      	ldr	r2, [r7, #20]
 80042e6:	6a39      	ldr	r1, [r7, #32]
 80042e8:	68f8      	ldr	r0, [r7, #12]
 80042ea:	f000 fa35 	bl	8004758 <I2C_WaitOnSTOPFlagUntilTimeout>
 80042ee:	4603      	mov	r3, r0
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d001      	beq.n	80042f8 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80042f4:	2301      	movs	r3, #1
 80042f6:	e01a      	b.n	800432e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	2220      	movs	r2, #32
 80042fe:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	6859      	ldr	r1, [r3, #4]
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681a      	ldr	r2, [r3, #0]
 800430a:	4b0c      	ldr	r3, [pc, #48]	; (800433c <HAL_I2C_Master_Receive+0x1e8>)
 800430c:	400b      	ands	r3, r1
 800430e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2220      	movs	r2, #32
 8004314:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2200      	movs	r2, #0
 800431c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2200      	movs	r2, #0
 8004324:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004328:	2300      	movs	r3, #0
 800432a:	e000      	b.n	800432e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800432c:	2302      	movs	r3, #2
  }
}
 800432e:	4618      	mov	r0, r3
 8004330:	3718      	adds	r7, #24
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}
 8004336:	bf00      	nop
 8004338:	80002400 	.word	0x80002400
 800433c:	fe00e800 	.word	0xfe00e800

08004340 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b088      	sub	sp, #32
 8004344:	af02      	add	r7, sp, #8
 8004346:	60f8      	str	r0, [r7, #12]
 8004348:	4608      	mov	r0, r1
 800434a:	4611      	mov	r1, r2
 800434c:	461a      	mov	r2, r3
 800434e:	4603      	mov	r3, r0
 8004350:	817b      	strh	r3, [r7, #10]
 8004352:	460b      	mov	r3, r1
 8004354:	813b      	strh	r3, [r7, #8]
 8004356:	4613      	mov	r3, r2
 8004358:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004360:	b2db      	uxtb	r3, r3
 8004362:	2b20      	cmp	r3, #32
 8004364:	f040 80f9 	bne.w	800455a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004368:	6a3b      	ldr	r3, [r7, #32]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d002      	beq.n	8004374 <HAL_I2C_Mem_Write+0x34>
 800436e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004370:	2b00      	cmp	r3, #0
 8004372:	d105      	bne.n	8004380 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	f44f 7200 	mov.w	r2, #512	; 0x200
 800437a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800437c:	2301      	movs	r3, #1
 800437e:	e0ed      	b.n	800455c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004386:	2b01      	cmp	r3, #1
 8004388:	d101      	bne.n	800438e <HAL_I2C_Mem_Write+0x4e>
 800438a:	2302      	movs	r3, #2
 800438c:	e0e6      	b.n	800455c <HAL_I2C_Mem_Write+0x21c>
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2201      	movs	r2, #1
 8004392:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004396:	f7fe fdad 	bl	8002ef4 <HAL_GetTick>
 800439a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	9300      	str	r3, [sp, #0]
 80043a0:	2319      	movs	r3, #25
 80043a2:	2201      	movs	r2, #1
 80043a4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80043a8:	68f8      	ldr	r0, [r7, #12]
 80043aa:	f000 f955 	bl	8004658 <I2C_WaitOnFlagUntilTimeout>
 80043ae:	4603      	mov	r3, r0
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d001      	beq.n	80043b8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	e0d1      	b.n	800455c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2221      	movs	r2, #33	; 0x21
 80043bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	2240      	movs	r2, #64	; 0x40
 80043c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2200      	movs	r2, #0
 80043cc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	6a3a      	ldr	r2, [r7, #32]
 80043d2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80043d8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	2200      	movs	r2, #0
 80043de:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80043e0:	88f8      	ldrh	r0, [r7, #6]
 80043e2:	893a      	ldrh	r2, [r7, #8]
 80043e4:	8979      	ldrh	r1, [r7, #10]
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	9301      	str	r3, [sp, #4]
 80043ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043ec:	9300      	str	r3, [sp, #0]
 80043ee:	4603      	mov	r3, r0
 80043f0:	68f8      	ldr	r0, [r7, #12]
 80043f2:	f000 f8b9 	bl	8004568 <I2C_RequestMemoryWrite>
 80043f6:	4603      	mov	r3, r0
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d005      	beq.n	8004408 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2200      	movs	r2, #0
 8004400:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004404:	2301      	movs	r3, #1
 8004406:	e0a9      	b.n	800455c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800440c:	b29b      	uxth	r3, r3
 800440e:	2bff      	cmp	r3, #255	; 0xff
 8004410:	d90e      	bls.n	8004430 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	22ff      	movs	r2, #255	; 0xff
 8004416:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800441c:	b2da      	uxtb	r2, r3
 800441e:	8979      	ldrh	r1, [r7, #10]
 8004420:	2300      	movs	r3, #0
 8004422:	9300      	str	r3, [sp, #0]
 8004424:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004428:	68f8      	ldr	r0, [r7, #12]
 800442a:	f000 fb2b 	bl	8004a84 <I2C_TransferConfig>
 800442e:	e00f      	b.n	8004450 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004434:	b29a      	uxth	r2, r3
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800443e:	b2da      	uxtb	r2, r3
 8004440:	8979      	ldrh	r1, [r7, #10]
 8004442:	2300      	movs	r3, #0
 8004444:	9300      	str	r3, [sp, #0]
 8004446:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800444a:	68f8      	ldr	r0, [r7, #12]
 800444c:	f000 fb1a 	bl	8004a84 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004450:	697a      	ldr	r2, [r7, #20]
 8004452:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004454:	68f8      	ldr	r0, [r7, #12]
 8004456:	f000 f93f 	bl	80046d8 <I2C_WaitOnTXISFlagUntilTimeout>
 800445a:	4603      	mov	r3, r0
 800445c:	2b00      	cmp	r3, #0
 800445e:	d001      	beq.n	8004464 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004460:	2301      	movs	r3, #1
 8004462:	e07b      	b.n	800455c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004468:	781a      	ldrb	r2, [r3, #0]
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004474:	1c5a      	adds	r2, r3, #1
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800447e:	b29b      	uxth	r3, r3
 8004480:	3b01      	subs	r3, #1
 8004482:	b29a      	uxth	r2, r3
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800448c:	3b01      	subs	r3, #1
 800448e:	b29a      	uxth	r2, r3
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004498:	b29b      	uxth	r3, r3
 800449a:	2b00      	cmp	r3, #0
 800449c:	d034      	beq.n	8004508 <HAL_I2C_Mem_Write+0x1c8>
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d130      	bne.n	8004508 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	9300      	str	r3, [sp, #0]
 80044aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044ac:	2200      	movs	r2, #0
 80044ae:	2180      	movs	r1, #128	; 0x80
 80044b0:	68f8      	ldr	r0, [r7, #12]
 80044b2:	f000 f8d1 	bl	8004658 <I2C_WaitOnFlagUntilTimeout>
 80044b6:	4603      	mov	r3, r0
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d001      	beq.n	80044c0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80044bc:	2301      	movs	r3, #1
 80044be:	e04d      	b.n	800455c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044c4:	b29b      	uxth	r3, r3
 80044c6:	2bff      	cmp	r3, #255	; 0xff
 80044c8:	d90e      	bls.n	80044e8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	22ff      	movs	r2, #255	; 0xff
 80044ce:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044d4:	b2da      	uxtb	r2, r3
 80044d6:	8979      	ldrh	r1, [r7, #10]
 80044d8:	2300      	movs	r3, #0
 80044da:	9300      	str	r3, [sp, #0]
 80044dc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80044e0:	68f8      	ldr	r0, [r7, #12]
 80044e2:	f000 facf 	bl	8004a84 <I2C_TransferConfig>
 80044e6:	e00f      	b.n	8004508 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044ec:	b29a      	uxth	r2, r3
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044f6:	b2da      	uxtb	r2, r3
 80044f8:	8979      	ldrh	r1, [r7, #10]
 80044fa:	2300      	movs	r3, #0
 80044fc:	9300      	str	r3, [sp, #0]
 80044fe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004502:	68f8      	ldr	r0, [r7, #12]
 8004504:	f000 fabe 	bl	8004a84 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800450c:	b29b      	uxth	r3, r3
 800450e:	2b00      	cmp	r3, #0
 8004510:	d19e      	bne.n	8004450 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004512:	697a      	ldr	r2, [r7, #20]
 8004514:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004516:	68f8      	ldr	r0, [r7, #12]
 8004518:	f000 f91e 	bl	8004758 <I2C_WaitOnSTOPFlagUntilTimeout>
 800451c:	4603      	mov	r3, r0
 800451e:	2b00      	cmp	r3, #0
 8004520:	d001      	beq.n	8004526 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	e01a      	b.n	800455c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	2220      	movs	r2, #32
 800452c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	6859      	ldr	r1, [r3, #4]
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681a      	ldr	r2, [r3, #0]
 8004538:	4b0a      	ldr	r3, [pc, #40]	; (8004564 <HAL_I2C_Mem_Write+0x224>)
 800453a:	400b      	ands	r3, r1
 800453c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2220      	movs	r2, #32
 8004542:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	2200      	movs	r2, #0
 800454a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2200      	movs	r2, #0
 8004552:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004556:	2300      	movs	r3, #0
 8004558:	e000      	b.n	800455c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800455a:	2302      	movs	r3, #2
  }
}
 800455c:	4618      	mov	r0, r3
 800455e:	3718      	adds	r7, #24
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}
 8004564:	fe00e800 	.word	0xfe00e800

08004568 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b086      	sub	sp, #24
 800456c:	af02      	add	r7, sp, #8
 800456e:	60f8      	str	r0, [r7, #12]
 8004570:	4608      	mov	r0, r1
 8004572:	4611      	mov	r1, r2
 8004574:	461a      	mov	r2, r3
 8004576:	4603      	mov	r3, r0
 8004578:	817b      	strh	r3, [r7, #10]
 800457a:	460b      	mov	r3, r1
 800457c:	813b      	strh	r3, [r7, #8]
 800457e:	4613      	mov	r3, r2
 8004580:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004582:	88fb      	ldrh	r3, [r7, #6]
 8004584:	b2da      	uxtb	r2, r3
 8004586:	8979      	ldrh	r1, [r7, #10]
 8004588:	4b20      	ldr	r3, [pc, #128]	; (800460c <I2C_RequestMemoryWrite+0xa4>)
 800458a:	9300      	str	r3, [sp, #0]
 800458c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004590:	68f8      	ldr	r0, [r7, #12]
 8004592:	f000 fa77 	bl	8004a84 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004596:	69fa      	ldr	r2, [r7, #28]
 8004598:	69b9      	ldr	r1, [r7, #24]
 800459a:	68f8      	ldr	r0, [r7, #12]
 800459c:	f000 f89c 	bl	80046d8 <I2C_WaitOnTXISFlagUntilTimeout>
 80045a0:	4603      	mov	r3, r0
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d001      	beq.n	80045aa <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	e02c      	b.n	8004604 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80045aa:	88fb      	ldrh	r3, [r7, #6]
 80045ac:	2b01      	cmp	r3, #1
 80045ae:	d105      	bne.n	80045bc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80045b0:	893b      	ldrh	r3, [r7, #8]
 80045b2:	b2da      	uxtb	r2, r3
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	629a      	str	r2, [r3, #40]	; 0x28
 80045ba:	e015      	b.n	80045e8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80045bc:	893b      	ldrh	r3, [r7, #8]
 80045be:	0a1b      	lsrs	r3, r3, #8
 80045c0:	b29b      	uxth	r3, r3
 80045c2:	b2da      	uxtb	r2, r3
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80045ca:	69fa      	ldr	r2, [r7, #28]
 80045cc:	69b9      	ldr	r1, [r7, #24]
 80045ce:	68f8      	ldr	r0, [r7, #12]
 80045d0:	f000 f882 	bl	80046d8 <I2C_WaitOnTXISFlagUntilTimeout>
 80045d4:	4603      	mov	r3, r0
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d001      	beq.n	80045de <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	e012      	b.n	8004604 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80045de:	893b      	ldrh	r3, [r7, #8]
 80045e0:	b2da      	uxtb	r2, r3
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80045e8:	69fb      	ldr	r3, [r7, #28]
 80045ea:	9300      	str	r3, [sp, #0]
 80045ec:	69bb      	ldr	r3, [r7, #24]
 80045ee:	2200      	movs	r2, #0
 80045f0:	2180      	movs	r1, #128	; 0x80
 80045f2:	68f8      	ldr	r0, [r7, #12]
 80045f4:	f000 f830 	bl	8004658 <I2C_WaitOnFlagUntilTimeout>
 80045f8:	4603      	mov	r3, r0
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d001      	beq.n	8004602 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80045fe:	2301      	movs	r3, #1
 8004600:	e000      	b.n	8004604 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004602:	2300      	movs	r3, #0
}
 8004604:	4618      	mov	r0, r3
 8004606:	3710      	adds	r7, #16
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}
 800460c:	80002000 	.word	0x80002000

08004610 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004610:	b480      	push	{r7}
 8004612:	b083      	sub	sp, #12
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	699b      	ldr	r3, [r3, #24]
 800461e:	f003 0302 	and.w	r3, r3, #2
 8004622:	2b02      	cmp	r3, #2
 8004624:	d103      	bne.n	800462e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	2200      	movs	r2, #0
 800462c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	699b      	ldr	r3, [r3, #24]
 8004634:	f003 0301 	and.w	r3, r3, #1
 8004638:	2b01      	cmp	r3, #1
 800463a:	d007      	beq.n	800464c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	699a      	ldr	r2, [r3, #24]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f042 0201 	orr.w	r2, r2, #1
 800464a:	619a      	str	r2, [r3, #24]
  }
}
 800464c:	bf00      	nop
 800464e:	370c      	adds	r7, #12
 8004650:	46bd      	mov	sp, r7
 8004652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004656:	4770      	bx	lr

08004658 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b084      	sub	sp, #16
 800465c:	af00      	add	r7, sp, #0
 800465e:	60f8      	str	r0, [r7, #12]
 8004660:	60b9      	str	r1, [r7, #8]
 8004662:	603b      	str	r3, [r7, #0]
 8004664:	4613      	mov	r3, r2
 8004666:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004668:	e022      	b.n	80046b0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004670:	d01e      	beq.n	80046b0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004672:	f7fe fc3f 	bl	8002ef4 <HAL_GetTick>
 8004676:	4602      	mov	r2, r0
 8004678:	69bb      	ldr	r3, [r7, #24]
 800467a:	1ad3      	subs	r3, r2, r3
 800467c:	683a      	ldr	r2, [r7, #0]
 800467e:	429a      	cmp	r2, r3
 8004680:	d302      	bcc.n	8004688 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d113      	bne.n	80046b0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800468c:	f043 0220 	orr.w	r2, r3, #32
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	2220      	movs	r2, #32
 8004698:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2200      	movs	r2, #0
 80046a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2200      	movs	r2, #0
 80046a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80046ac:	2301      	movs	r3, #1
 80046ae:	e00f      	b.n	80046d0 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	699a      	ldr	r2, [r3, #24]
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	4013      	ands	r3, r2
 80046ba:	68ba      	ldr	r2, [r7, #8]
 80046bc:	429a      	cmp	r2, r3
 80046be:	bf0c      	ite	eq
 80046c0:	2301      	moveq	r3, #1
 80046c2:	2300      	movne	r3, #0
 80046c4:	b2db      	uxtb	r3, r3
 80046c6:	461a      	mov	r2, r3
 80046c8:	79fb      	ldrb	r3, [r7, #7]
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d0cd      	beq.n	800466a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80046ce:	2300      	movs	r3, #0
}
 80046d0:	4618      	mov	r0, r3
 80046d2:	3710      	adds	r7, #16
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bd80      	pop	{r7, pc}

080046d8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b084      	sub	sp, #16
 80046dc:	af00      	add	r7, sp, #0
 80046de:	60f8      	str	r0, [r7, #12]
 80046e0:	60b9      	str	r1, [r7, #8]
 80046e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80046e4:	e02c      	b.n	8004740 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80046e6:	687a      	ldr	r2, [r7, #4]
 80046e8:	68b9      	ldr	r1, [r7, #8]
 80046ea:	68f8      	ldr	r0, [r7, #12]
 80046ec:	f000 f8ea 	bl	80048c4 <I2C_IsErrorOccurred>
 80046f0:	4603      	mov	r3, r0
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d001      	beq.n	80046fa <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80046f6:	2301      	movs	r3, #1
 80046f8:	e02a      	b.n	8004750 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004700:	d01e      	beq.n	8004740 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004702:	f7fe fbf7 	bl	8002ef4 <HAL_GetTick>
 8004706:	4602      	mov	r2, r0
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	1ad3      	subs	r3, r2, r3
 800470c:	68ba      	ldr	r2, [r7, #8]
 800470e:	429a      	cmp	r2, r3
 8004710:	d302      	bcc.n	8004718 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d113      	bne.n	8004740 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800471c:	f043 0220 	orr.w	r2, r3, #32
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	2220      	movs	r2, #32
 8004728:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2200      	movs	r2, #0
 8004730:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	2200      	movs	r2, #0
 8004738:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800473c:	2301      	movs	r3, #1
 800473e:	e007      	b.n	8004750 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	699b      	ldr	r3, [r3, #24]
 8004746:	f003 0302 	and.w	r3, r3, #2
 800474a:	2b02      	cmp	r3, #2
 800474c:	d1cb      	bne.n	80046e6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800474e:	2300      	movs	r3, #0
}
 8004750:	4618      	mov	r0, r3
 8004752:	3710      	adds	r7, #16
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}

08004758 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b084      	sub	sp, #16
 800475c:	af00      	add	r7, sp, #0
 800475e:	60f8      	str	r0, [r7, #12]
 8004760:	60b9      	str	r1, [r7, #8]
 8004762:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004764:	e028      	b.n	80047b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004766:	687a      	ldr	r2, [r7, #4]
 8004768:	68b9      	ldr	r1, [r7, #8]
 800476a:	68f8      	ldr	r0, [r7, #12]
 800476c:	f000 f8aa 	bl	80048c4 <I2C_IsErrorOccurred>
 8004770:	4603      	mov	r3, r0
 8004772:	2b00      	cmp	r3, #0
 8004774:	d001      	beq.n	800477a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004776:	2301      	movs	r3, #1
 8004778:	e026      	b.n	80047c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800477a:	f7fe fbbb 	bl	8002ef4 <HAL_GetTick>
 800477e:	4602      	mov	r2, r0
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	1ad3      	subs	r3, r2, r3
 8004784:	68ba      	ldr	r2, [r7, #8]
 8004786:	429a      	cmp	r2, r3
 8004788:	d302      	bcc.n	8004790 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d113      	bne.n	80047b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004794:	f043 0220 	orr.w	r2, r3, #32
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2220      	movs	r2, #32
 80047a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	2200      	movs	r2, #0
 80047a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2200      	movs	r2, #0
 80047b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80047b4:	2301      	movs	r3, #1
 80047b6:	e007      	b.n	80047c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	699b      	ldr	r3, [r3, #24]
 80047be:	f003 0320 	and.w	r3, r3, #32
 80047c2:	2b20      	cmp	r3, #32
 80047c4:	d1cf      	bne.n	8004766 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80047c6:	2300      	movs	r3, #0
}
 80047c8:	4618      	mov	r0, r3
 80047ca:	3710      	adds	r7, #16
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bd80      	pop	{r7, pc}

080047d0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b084      	sub	sp, #16
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	60f8      	str	r0, [r7, #12]
 80047d8:	60b9      	str	r1, [r7, #8]
 80047da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80047dc:	e064      	b.n	80048a8 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80047de:	687a      	ldr	r2, [r7, #4]
 80047e0:	68b9      	ldr	r1, [r7, #8]
 80047e2:	68f8      	ldr	r0, [r7, #12]
 80047e4:	f000 f86e 	bl	80048c4 <I2C_IsErrorOccurred>
 80047e8:	4603      	mov	r3, r0
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d001      	beq.n	80047f2 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80047ee:	2301      	movs	r3, #1
 80047f0:	e062      	b.n	80048b8 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	699b      	ldr	r3, [r3, #24]
 80047f8:	f003 0320 	and.w	r3, r3, #32
 80047fc:	2b20      	cmp	r3, #32
 80047fe:	d138      	bne.n	8004872 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	699b      	ldr	r3, [r3, #24]
 8004806:	f003 0304 	and.w	r3, r3, #4
 800480a:	2b04      	cmp	r3, #4
 800480c:	d105      	bne.n	800481a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004812:	2b00      	cmp	r3, #0
 8004814:	d001      	beq.n	800481a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8004816:	2300      	movs	r3, #0
 8004818:	e04e      	b.n	80048b8 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	699b      	ldr	r3, [r3, #24]
 8004820:	f003 0310 	and.w	r3, r3, #16
 8004824:	2b10      	cmp	r3, #16
 8004826:	d107      	bne.n	8004838 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	2210      	movs	r2, #16
 800482e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	2204      	movs	r2, #4
 8004834:	645a      	str	r2, [r3, #68]	; 0x44
 8004836:	e002      	b.n	800483e <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2200      	movs	r2, #0
 800483c:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	2220      	movs	r2, #32
 8004844:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	6859      	ldr	r1, [r3, #4]
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681a      	ldr	r2, [r3, #0]
 8004850:	4b1b      	ldr	r3, [pc, #108]	; (80048c0 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 8004852:	400b      	ands	r3, r1
 8004854:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	2220      	movs	r2, #32
 800485a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2200      	movs	r2, #0
 8004862:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	2200      	movs	r2, #0
 800486a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	e022      	b.n	80048b8 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004872:	f7fe fb3f 	bl	8002ef4 <HAL_GetTick>
 8004876:	4602      	mov	r2, r0
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	1ad3      	subs	r3, r2, r3
 800487c:	68ba      	ldr	r2, [r7, #8]
 800487e:	429a      	cmp	r2, r3
 8004880:	d302      	bcc.n	8004888 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8004882:	68bb      	ldr	r3, [r7, #8]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d10f      	bne.n	80048a8 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800488c:	f043 0220 	orr.w	r2, r3, #32
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	2220      	movs	r2, #32
 8004898:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	2200      	movs	r2, #0
 80048a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80048a4:	2301      	movs	r3, #1
 80048a6:	e007      	b.n	80048b8 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	699b      	ldr	r3, [r3, #24]
 80048ae:	f003 0304 	and.w	r3, r3, #4
 80048b2:	2b04      	cmp	r3, #4
 80048b4:	d193      	bne.n	80047de <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80048b6:	2300      	movs	r3, #0
}
 80048b8:	4618      	mov	r0, r3
 80048ba:	3710      	adds	r7, #16
 80048bc:	46bd      	mov	sp, r7
 80048be:	bd80      	pop	{r7, pc}
 80048c0:	fe00e800 	.word	0xfe00e800

080048c4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b08a      	sub	sp, #40	; 0x28
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	60f8      	str	r0, [r7, #12]
 80048cc:	60b9      	str	r1, [r7, #8]
 80048ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048d0:	2300      	movs	r3, #0
 80048d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	699b      	ldr	r3, [r3, #24]
 80048dc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80048de:	2300      	movs	r3, #0
 80048e0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80048e6:	69bb      	ldr	r3, [r7, #24]
 80048e8:	f003 0310 	and.w	r3, r3, #16
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d068      	beq.n	80049c2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	2210      	movs	r2, #16
 80048f6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80048f8:	e049      	b.n	800498e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004900:	d045      	beq.n	800498e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004902:	f7fe faf7 	bl	8002ef4 <HAL_GetTick>
 8004906:	4602      	mov	r2, r0
 8004908:	69fb      	ldr	r3, [r7, #28]
 800490a:	1ad3      	subs	r3, r2, r3
 800490c:	68ba      	ldr	r2, [r7, #8]
 800490e:	429a      	cmp	r2, r3
 8004910:	d302      	bcc.n	8004918 <I2C_IsErrorOccurred+0x54>
 8004912:	68bb      	ldr	r3, [r7, #8]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d13a      	bne.n	800498e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004922:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800492a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	699b      	ldr	r3, [r3, #24]
 8004932:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004936:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800493a:	d121      	bne.n	8004980 <I2C_IsErrorOccurred+0xbc>
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004942:	d01d      	beq.n	8004980 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004944:	7cfb      	ldrb	r3, [r7, #19]
 8004946:	2b20      	cmp	r3, #32
 8004948:	d01a      	beq.n	8004980 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	685a      	ldr	r2, [r3, #4]
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004958:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800495a:	f7fe facb 	bl	8002ef4 <HAL_GetTick>
 800495e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004960:	e00e      	b.n	8004980 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004962:	f7fe fac7 	bl	8002ef4 <HAL_GetTick>
 8004966:	4602      	mov	r2, r0
 8004968:	69fb      	ldr	r3, [r7, #28]
 800496a:	1ad3      	subs	r3, r2, r3
 800496c:	2b19      	cmp	r3, #25
 800496e:	d907      	bls.n	8004980 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8004970:	6a3b      	ldr	r3, [r7, #32]
 8004972:	f043 0320 	orr.w	r3, r3, #32
 8004976:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 800497e:	e006      	b.n	800498e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	699b      	ldr	r3, [r3, #24]
 8004986:	f003 0320 	and.w	r3, r3, #32
 800498a:	2b20      	cmp	r3, #32
 800498c:	d1e9      	bne.n	8004962 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	699b      	ldr	r3, [r3, #24]
 8004994:	f003 0320 	and.w	r3, r3, #32
 8004998:	2b20      	cmp	r3, #32
 800499a:	d003      	beq.n	80049a4 <I2C_IsErrorOccurred+0xe0>
 800499c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d0aa      	beq.n	80048fa <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80049a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d103      	bne.n	80049b4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	2220      	movs	r2, #32
 80049b2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80049b4:	6a3b      	ldr	r3, [r7, #32]
 80049b6:	f043 0304 	orr.w	r3, r3, #4
 80049ba:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80049bc:	2301      	movs	r3, #1
 80049be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	699b      	ldr	r3, [r3, #24]
 80049c8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80049ca:	69bb      	ldr	r3, [r7, #24]
 80049cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d00b      	beq.n	80049ec <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80049d4:	6a3b      	ldr	r3, [r7, #32]
 80049d6:	f043 0301 	orr.w	r3, r3, #1
 80049da:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80049e4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80049e6:	2301      	movs	r3, #1
 80049e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80049ec:	69bb      	ldr	r3, [r7, #24]
 80049ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d00b      	beq.n	8004a0e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80049f6:	6a3b      	ldr	r3, [r7, #32]
 80049f8:	f043 0308 	orr.w	r3, r3, #8
 80049fc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004a06:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004a0e:	69bb      	ldr	r3, [r7, #24]
 8004a10:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d00b      	beq.n	8004a30 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004a18:	6a3b      	ldr	r3, [r7, #32]
 8004a1a:	f043 0302 	orr.w	r3, r3, #2
 8004a1e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004a28:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004a30:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d01c      	beq.n	8004a72 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004a38:	68f8      	ldr	r0, [r7, #12]
 8004a3a:	f7ff fde9 	bl	8004610 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	6859      	ldr	r1, [r3, #4]
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681a      	ldr	r2, [r3, #0]
 8004a48:	4b0d      	ldr	r3, [pc, #52]	; (8004a80 <I2C_IsErrorOccurred+0x1bc>)
 8004a4a:	400b      	ands	r3, r1
 8004a4c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004a52:	6a3b      	ldr	r3, [r7, #32]
 8004a54:	431a      	orrs	r2, r3
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2220      	movs	r2, #32
 8004a5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	2200      	movs	r2, #0
 8004a66:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8004a72:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004a76:	4618      	mov	r0, r3
 8004a78:	3728      	adds	r7, #40	; 0x28
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	bd80      	pop	{r7, pc}
 8004a7e:	bf00      	nop
 8004a80:	fe00e800 	.word	0xfe00e800

08004a84 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004a84:	b480      	push	{r7}
 8004a86:	b087      	sub	sp, #28
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	60f8      	str	r0, [r7, #12]
 8004a8c:	607b      	str	r3, [r7, #4]
 8004a8e:	460b      	mov	r3, r1
 8004a90:	817b      	strh	r3, [r7, #10]
 8004a92:	4613      	mov	r3, r2
 8004a94:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004a96:	897b      	ldrh	r3, [r7, #10]
 8004a98:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004a9c:	7a7b      	ldrb	r3, [r7, #9]
 8004a9e:	041b      	lsls	r3, r3, #16
 8004aa0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004aa4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004aaa:	6a3b      	ldr	r3, [r7, #32]
 8004aac:	4313      	orrs	r3, r2
 8004aae:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004ab2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	685a      	ldr	r2, [r3, #4]
 8004aba:	6a3b      	ldr	r3, [r7, #32]
 8004abc:	0d5b      	lsrs	r3, r3, #21
 8004abe:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004ac2:	4b08      	ldr	r3, [pc, #32]	; (8004ae4 <I2C_TransferConfig+0x60>)
 8004ac4:	430b      	orrs	r3, r1
 8004ac6:	43db      	mvns	r3, r3
 8004ac8:	ea02 0103 	and.w	r1, r2, r3
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	697a      	ldr	r2, [r7, #20]
 8004ad2:	430a      	orrs	r2, r1
 8004ad4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004ad6:	bf00      	nop
 8004ad8:	371c      	adds	r7, #28
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr
 8004ae2:	bf00      	nop
 8004ae4:	03ff63ff 	.word	0x03ff63ff

08004ae8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	b083      	sub	sp, #12
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
 8004af0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004af8:	b2db      	uxtb	r3, r3
 8004afa:	2b20      	cmp	r3, #32
 8004afc:	d138      	bne.n	8004b70 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004b04:	2b01      	cmp	r3, #1
 8004b06:	d101      	bne.n	8004b0c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004b08:	2302      	movs	r3, #2
 8004b0a:	e032      	b.n	8004b72 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2201      	movs	r2, #1
 8004b10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2224      	movs	r2, #36	; 0x24
 8004b18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	681a      	ldr	r2, [r3, #0]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f022 0201 	bic.w	r2, r2, #1
 8004b2a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	681a      	ldr	r2, [r3, #0]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004b3a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	6819      	ldr	r1, [r3, #0]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	683a      	ldr	r2, [r7, #0]
 8004b48:	430a      	orrs	r2, r1
 8004b4a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	681a      	ldr	r2, [r3, #0]
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f042 0201 	orr.w	r2, r2, #1
 8004b5a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2220      	movs	r2, #32
 8004b60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2200      	movs	r2, #0
 8004b68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	e000      	b.n	8004b72 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004b70:	2302      	movs	r3, #2
  }
}
 8004b72:	4618      	mov	r0, r3
 8004b74:	370c      	adds	r7, #12
 8004b76:	46bd      	mov	sp, r7
 8004b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7c:	4770      	bx	lr

08004b7e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004b7e:	b480      	push	{r7}
 8004b80:	b085      	sub	sp, #20
 8004b82:	af00      	add	r7, sp, #0
 8004b84:	6078      	str	r0, [r7, #4]
 8004b86:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b8e:	b2db      	uxtb	r3, r3
 8004b90:	2b20      	cmp	r3, #32
 8004b92:	d139      	bne.n	8004c08 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004b9a:	2b01      	cmp	r3, #1
 8004b9c:	d101      	bne.n	8004ba2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004b9e:	2302      	movs	r3, #2
 8004ba0:	e033      	b.n	8004c0a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2201      	movs	r2, #1
 8004ba6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2224      	movs	r2, #36	; 0x24
 8004bae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	681a      	ldr	r2, [r3, #0]
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f022 0201 	bic.w	r2, r2, #1
 8004bc0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004bd0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	021b      	lsls	r3, r3, #8
 8004bd6:	68fa      	ldr	r2, [r7, #12]
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	68fa      	ldr	r2, [r7, #12]
 8004be2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	681a      	ldr	r2, [r3, #0]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f042 0201 	orr.w	r2, r2, #1
 8004bf2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2220      	movs	r2, #32
 8004bf8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004c04:	2300      	movs	r3, #0
 8004c06:	e000      	b.n	8004c0a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004c08:	2302      	movs	r3, #2
  }
}
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	3714      	adds	r7, #20
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c14:	4770      	bx	lr
	...

08004c18 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c1c:	4b05      	ldr	r3, [pc, #20]	; (8004c34 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a04      	ldr	r2, [pc, #16]	; (8004c34 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004c22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c26:	6013      	str	r3, [r2, #0]
}
 8004c28:	bf00      	nop
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c30:	4770      	bx	lr
 8004c32:	bf00      	nop
 8004c34:	40007000 	.word	0x40007000

08004c38 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b082      	sub	sp, #8
 8004c3c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004c42:	4b23      	ldr	r3, [pc, #140]	; (8004cd0 <HAL_PWREx_EnableOverDrive+0x98>)
 8004c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c46:	4a22      	ldr	r2, [pc, #136]	; (8004cd0 <HAL_PWREx_EnableOverDrive+0x98>)
 8004c48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c4c:	6413      	str	r3, [r2, #64]	; 0x40
 8004c4e:	4b20      	ldr	r3, [pc, #128]	; (8004cd0 <HAL_PWREx_EnableOverDrive+0x98>)
 8004c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c56:	603b      	str	r3, [r7, #0]
 8004c58:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004c5a:	4b1e      	ldr	r3, [pc, #120]	; (8004cd4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	4a1d      	ldr	r2, [pc, #116]	; (8004cd4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004c60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c64:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004c66:	f7fe f945 	bl	8002ef4 <HAL_GetTick>
 8004c6a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004c6c:	e009      	b.n	8004c82 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004c6e:	f7fe f941 	bl	8002ef4 <HAL_GetTick>
 8004c72:	4602      	mov	r2, r0
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	1ad3      	subs	r3, r2, r3
 8004c78:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004c7c:	d901      	bls.n	8004c82 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004c7e:	2303      	movs	r3, #3
 8004c80:	e022      	b.n	8004cc8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004c82:	4b14      	ldr	r3, [pc, #80]	; (8004cd4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004c8a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c8e:	d1ee      	bne.n	8004c6e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004c90:	4b10      	ldr	r3, [pc, #64]	; (8004cd4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a0f      	ldr	r2, [pc, #60]	; (8004cd4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004c96:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004c9a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004c9c:	f7fe f92a 	bl	8002ef4 <HAL_GetTick>
 8004ca0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004ca2:	e009      	b.n	8004cb8 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004ca4:	f7fe f926 	bl	8002ef4 <HAL_GetTick>
 8004ca8:	4602      	mov	r2, r0
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	1ad3      	subs	r3, r2, r3
 8004cae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004cb2:	d901      	bls.n	8004cb8 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004cb4:	2303      	movs	r3, #3
 8004cb6:	e007      	b.n	8004cc8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004cb8:	4b06      	ldr	r3, [pc, #24]	; (8004cd4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cc0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004cc4:	d1ee      	bne.n	8004ca4 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004cc6:	2300      	movs	r3, #0
}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	3708      	adds	r7, #8
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bd80      	pop	{r7, pc}
 8004cd0:	40023800 	.word	0x40023800
 8004cd4:	40007000 	.word	0x40007000

08004cd8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b086      	sub	sp, #24
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d101      	bne.n	8004cee <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004cea:	2301      	movs	r3, #1
 8004cec:	e291      	b.n	8005212 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f003 0301 	and.w	r3, r3, #1
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	f000 8087 	beq.w	8004e0a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004cfc:	4b96      	ldr	r3, [pc, #600]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	f003 030c 	and.w	r3, r3, #12
 8004d04:	2b04      	cmp	r3, #4
 8004d06:	d00c      	beq.n	8004d22 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004d08:	4b93      	ldr	r3, [pc, #588]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004d0a:	689b      	ldr	r3, [r3, #8]
 8004d0c:	f003 030c 	and.w	r3, r3, #12
 8004d10:	2b08      	cmp	r3, #8
 8004d12:	d112      	bne.n	8004d3a <HAL_RCC_OscConfig+0x62>
 8004d14:	4b90      	ldr	r3, [pc, #576]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d1c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004d20:	d10b      	bne.n	8004d3a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d22:	4b8d      	ldr	r3, [pc, #564]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d06c      	beq.n	8004e08 <HAL_RCC_OscConfig+0x130>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d168      	bne.n	8004e08 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004d36:	2301      	movs	r3, #1
 8004d38:	e26b      	b.n	8005212 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	685b      	ldr	r3, [r3, #4]
 8004d3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d42:	d106      	bne.n	8004d52 <HAL_RCC_OscConfig+0x7a>
 8004d44:	4b84      	ldr	r3, [pc, #528]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4a83      	ldr	r2, [pc, #524]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004d4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d4e:	6013      	str	r3, [r2, #0]
 8004d50:	e02e      	b.n	8004db0 <HAL_RCC_OscConfig+0xd8>
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d10c      	bne.n	8004d74 <HAL_RCC_OscConfig+0x9c>
 8004d5a:	4b7f      	ldr	r3, [pc, #508]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	4a7e      	ldr	r2, [pc, #504]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004d60:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d64:	6013      	str	r3, [r2, #0]
 8004d66:	4b7c      	ldr	r3, [pc, #496]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4a7b      	ldr	r2, [pc, #492]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004d6c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d70:	6013      	str	r3, [r2, #0]
 8004d72:	e01d      	b.n	8004db0 <HAL_RCC_OscConfig+0xd8>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004d7c:	d10c      	bne.n	8004d98 <HAL_RCC_OscConfig+0xc0>
 8004d7e:	4b76      	ldr	r3, [pc, #472]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4a75      	ldr	r2, [pc, #468]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004d84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004d88:	6013      	str	r3, [r2, #0]
 8004d8a:	4b73      	ldr	r3, [pc, #460]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4a72      	ldr	r2, [pc, #456]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004d90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d94:	6013      	str	r3, [r2, #0]
 8004d96:	e00b      	b.n	8004db0 <HAL_RCC_OscConfig+0xd8>
 8004d98:	4b6f      	ldr	r3, [pc, #444]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	4a6e      	ldr	r2, [pc, #440]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004d9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004da2:	6013      	str	r3, [r2, #0]
 8004da4:	4b6c      	ldr	r3, [pc, #432]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4a6b      	ldr	r2, [pc, #428]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004daa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004dae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	685b      	ldr	r3, [r3, #4]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d013      	beq.n	8004de0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004db8:	f7fe f89c 	bl	8002ef4 <HAL_GetTick>
 8004dbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dbe:	e008      	b.n	8004dd2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004dc0:	f7fe f898 	bl	8002ef4 <HAL_GetTick>
 8004dc4:	4602      	mov	r2, r0
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	1ad3      	subs	r3, r2, r3
 8004dca:	2b64      	cmp	r3, #100	; 0x64
 8004dcc:	d901      	bls.n	8004dd2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004dce:	2303      	movs	r3, #3
 8004dd0:	e21f      	b.n	8005212 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dd2:	4b61      	ldr	r3, [pc, #388]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d0f0      	beq.n	8004dc0 <HAL_RCC_OscConfig+0xe8>
 8004dde:	e014      	b.n	8004e0a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004de0:	f7fe f888 	bl	8002ef4 <HAL_GetTick>
 8004de4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004de6:	e008      	b.n	8004dfa <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004de8:	f7fe f884 	bl	8002ef4 <HAL_GetTick>
 8004dec:	4602      	mov	r2, r0
 8004dee:	693b      	ldr	r3, [r7, #16]
 8004df0:	1ad3      	subs	r3, r2, r3
 8004df2:	2b64      	cmp	r3, #100	; 0x64
 8004df4:	d901      	bls.n	8004dfa <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004df6:	2303      	movs	r3, #3
 8004df8:	e20b      	b.n	8005212 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004dfa:	4b57      	ldr	r3, [pc, #348]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d1f0      	bne.n	8004de8 <HAL_RCC_OscConfig+0x110>
 8004e06:	e000      	b.n	8004e0a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f003 0302 	and.w	r3, r3, #2
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d069      	beq.n	8004eea <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004e16:	4b50      	ldr	r3, [pc, #320]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004e18:	689b      	ldr	r3, [r3, #8]
 8004e1a:	f003 030c 	and.w	r3, r3, #12
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d00b      	beq.n	8004e3a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004e22:	4b4d      	ldr	r3, [pc, #308]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004e24:	689b      	ldr	r3, [r3, #8]
 8004e26:	f003 030c 	and.w	r3, r3, #12
 8004e2a:	2b08      	cmp	r3, #8
 8004e2c:	d11c      	bne.n	8004e68 <HAL_RCC_OscConfig+0x190>
 8004e2e:	4b4a      	ldr	r3, [pc, #296]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d116      	bne.n	8004e68 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e3a:	4b47      	ldr	r3, [pc, #284]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f003 0302 	and.w	r3, r3, #2
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d005      	beq.n	8004e52 <HAL_RCC_OscConfig+0x17a>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	68db      	ldr	r3, [r3, #12]
 8004e4a:	2b01      	cmp	r3, #1
 8004e4c:	d001      	beq.n	8004e52 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	e1df      	b.n	8005212 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e52:	4b41      	ldr	r3, [pc, #260]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	691b      	ldr	r3, [r3, #16]
 8004e5e:	00db      	lsls	r3, r3, #3
 8004e60:	493d      	ldr	r1, [pc, #244]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004e62:	4313      	orrs	r3, r2
 8004e64:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e66:	e040      	b.n	8004eea <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	68db      	ldr	r3, [r3, #12]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d023      	beq.n	8004eb8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e70:	4b39      	ldr	r3, [pc, #228]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a38      	ldr	r2, [pc, #224]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004e76:	f043 0301 	orr.w	r3, r3, #1
 8004e7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e7c:	f7fe f83a 	bl	8002ef4 <HAL_GetTick>
 8004e80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e82:	e008      	b.n	8004e96 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e84:	f7fe f836 	bl	8002ef4 <HAL_GetTick>
 8004e88:	4602      	mov	r2, r0
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	1ad3      	subs	r3, r2, r3
 8004e8e:	2b02      	cmp	r3, #2
 8004e90:	d901      	bls.n	8004e96 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004e92:	2303      	movs	r3, #3
 8004e94:	e1bd      	b.n	8005212 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e96:	4b30      	ldr	r3, [pc, #192]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f003 0302 	and.w	r3, r3, #2
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d0f0      	beq.n	8004e84 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ea2:	4b2d      	ldr	r3, [pc, #180]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	691b      	ldr	r3, [r3, #16]
 8004eae:	00db      	lsls	r3, r3, #3
 8004eb0:	4929      	ldr	r1, [pc, #164]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	600b      	str	r3, [r1, #0]
 8004eb6:	e018      	b.n	8004eea <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004eb8:	4b27      	ldr	r3, [pc, #156]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a26      	ldr	r2, [pc, #152]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004ebe:	f023 0301 	bic.w	r3, r3, #1
 8004ec2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ec4:	f7fe f816 	bl	8002ef4 <HAL_GetTick>
 8004ec8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004eca:	e008      	b.n	8004ede <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ecc:	f7fe f812 	bl	8002ef4 <HAL_GetTick>
 8004ed0:	4602      	mov	r2, r0
 8004ed2:	693b      	ldr	r3, [r7, #16]
 8004ed4:	1ad3      	subs	r3, r2, r3
 8004ed6:	2b02      	cmp	r3, #2
 8004ed8:	d901      	bls.n	8004ede <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004eda:	2303      	movs	r3, #3
 8004edc:	e199      	b.n	8005212 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ede:	4b1e      	ldr	r3, [pc, #120]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f003 0302 	and.w	r3, r3, #2
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d1f0      	bne.n	8004ecc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f003 0308 	and.w	r3, r3, #8
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d038      	beq.n	8004f68 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	695b      	ldr	r3, [r3, #20]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d019      	beq.n	8004f32 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004efe:	4b16      	ldr	r3, [pc, #88]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004f00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f02:	4a15      	ldr	r2, [pc, #84]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004f04:	f043 0301 	orr.w	r3, r3, #1
 8004f08:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f0a:	f7fd fff3 	bl	8002ef4 <HAL_GetTick>
 8004f0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f10:	e008      	b.n	8004f24 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f12:	f7fd ffef 	bl	8002ef4 <HAL_GetTick>
 8004f16:	4602      	mov	r2, r0
 8004f18:	693b      	ldr	r3, [r7, #16]
 8004f1a:	1ad3      	subs	r3, r2, r3
 8004f1c:	2b02      	cmp	r3, #2
 8004f1e:	d901      	bls.n	8004f24 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004f20:	2303      	movs	r3, #3
 8004f22:	e176      	b.n	8005212 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f24:	4b0c      	ldr	r3, [pc, #48]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004f26:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f28:	f003 0302 	and.w	r3, r3, #2
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d0f0      	beq.n	8004f12 <HAL_RCC_OscConfig+0x23a>
 8004f30:	e01a      	b.n	8004f68 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f32:	4b09      	ldr	r3, [pc, #36]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004f34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f36:	4a08      	ldr	r2, [pc, #32]	; (8004f58 <HAL_RCC_OscConfig+0x280>)
 8004f38:	f023 0301 	bic.w	r3, r3, #1
 8004f3c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f3e:	f7fd ffd9 	bl	8002ef4 <HAL_GetTick>
 8004f42:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f44:	e00a      	b.n	8004f5c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f46:	f7fd ffd5 	bl	8002ef4 <HAL_GetTick>
 8004f4a:	4602      	mov	r2, r0
 8004f4c:	693b      	ldr	r3, [r7, #16]
 8004f4e:	1ad3      	subs	r3, r2, r3
 8004f50:	2b02      	cmp	r3, #2
 8004f52:	d903      	bls.n	8004f5c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004f54:	2303      	movs	r3, #3
 8004f56:	e15c      	b.n	8005212 <HAL_RCC_OscConfig+0x53a>
 8004f58:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f5c:	4b91      	ldr	r3, [pc, #580]	; (80051a4 <HAL_RCC_OscConfig+0x4cc>)
 8004f5e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f60:	f003 0302 	and.w	r3, r3, #2
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d1ee      	bne.n	8004f46 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f003 0304 	and.w	r3, r3, #4
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	f000 80a4 	beq.w	80050be <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f76:	4b8b      	ldr	r3, [pc, #556]	; (80051a4 <HAL_RCC_OscConfig+0x4cc>)
 8004f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d10d      	bne.n	8004f9e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f82:	4b88      	ldr	r3, [pc, #544]	; (80051a4 <HAL_RCC_OscConfig+0x4cc>)
 8004f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f86:	4a87      	ldr	r2, [pc, #540]	; (80051a4 <HAL_RCC_OscConfig+0x4cc>)
 8004f88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f8c:	6413      	str	r3, [r2, #64]	; 0x40
 8004f8e:	4b85      	ldr	r3, [pc, #532]	; (80051a4 <HAL_RCC_OscConfig+0x4cc>)
 8004f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f96:	60bb      	str	r3, [r7, #8]
 8004f98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004f9e:	4b82      	ldr	r3, [pc, #520]	; (80051a8 <HAL_RCC_OscConfig+0x4d0>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d118      	bne.n	8004fdc <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004faa:	4b7f      	ldr	r3, [pc, #508]	; (80051a8 <HAL_RCC_OscConfig+0x4d0>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a7e      	ldr	r2, [pc, #504]	; (80051a8 <HAL_RCC_OscConfig+0x4d0>)
 8004fb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004fb4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004fb6:	f7fd ff9d 	bl	8002ef4 <HAL_GetTick>
 8004fba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004fbc:	e008      	b.n	8004fd0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004fbe:	f7fd ff99 	bl	8002ef4 <HAL_GetTick>
 8004fc2:	4602      	mov	r2, r0
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	1ad3      	subs	r3, r2, r3
 8004fc8:	2b64      	cmp	r3, #100	; 0x64
 8004fca:	d901      	bls.n	8004fd0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004fcc:	2303      	movs	r3, #3
 8004fce:	e120      	b.n	8005212 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004fd0:	4b75      	ldr	r3, [pc, #468]	; (80051a8 <HAL_RCC_OscConfig+0x4d0>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d0f0      	beq.n	8004fbe <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	2b01      	cmp	r3, #1
 8004fe2:	d106      	bne.n	8004ff2 <HAL_RCC_OscConfig+0x31a>
 8004fe4:	4b6f      	ldr	r3, [pc, #444]	; (80051a4 <HAL_RCC_OscConfig+0x4cc>)
 8004fe6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fe8:	4a6e      	ldr	r2, [pc, #440]	; (80051a4 <HAL_RCC_OscConfig+0x4cc>)
 8004fea:	f043 0301 	orr.w	r3, r3, #1
 8004fee:	6713      	str	r3, [r2, #112]	; 0x70
 8004ff0:	e02d      	b.n	800504e <HAL_RCC_OscConfig+0x376>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d10c      	bne.n	8005014 <HAL_RCC_OscConfig+0x33c>
 8004ffa:	4b6a      	ldr	r3, [pc, #424]	; (80051a4 <HAL_RCC_OscConfig+0x4cc>)
 8004ffc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ffe:	4a69      	ldr	r2, [pc, #420]	; (80051a4 <HAL_RCC_OscConfig+0x4cc>)
 8005000:	f023 0301 	bic.w	r3, r3, #1
 8005004:	6713      	str	r3, [r2, #112]	; 0x70
 8005006:	4b67      	ldr	r3, [pc, #412]	; (80051a4 <HAL_RCC_OscConfig+0x4cc>)
 8005008:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800500a:	4a66      	ldr	r2, [pc, #408]	; (80051a4 <HAL_RCC_OscConfig+0x4cc>)
 800500c:	f023 0304 	bic.w	r3, r3, #4
 8005010:	6713      	str	r3, [r2, #112]	; 0x70
 8005012:	e01c      	b.n	800504e <HAL_RCC_OscConfig+0x376>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	2b05      	cmp	r3, #5
 800501a:	d10c      	bne.n	8005036 <HAL_RCC_OscConfig+0x35e>
 800501c:	4b61      	ldr	r3, [pc, #388]	; (80051a4 <HAL_RCC_OscConfig+0x4cc>)
 800501e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005020:	4a60      	ldr	r2, [pc, #384]	; (80051a4 <HAL_RCC_OscConfig+0x4cc>)
 8005022:	f043 0304 	orr.w	r3, r3, #4
 8005026:	6713      	str	r3, [r2, #112]	; 0x70
 8005028:	4b5e      	ldr	r3, [pc, #376]	; (80051a4 <HAL_RCC_OscConfig+0x4cc>)
 800502a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800502c:	4a5d      	ldr	r2, [pc, #372]	; (80051a4 <HAL_RCC_OscConfig+0x4cc>)
 800502e:	f043 0301 	orr.w	r3, r3, #1
 8005032:	6713      	str	r3, [r2, #112]	; 0x70
 8005034:	e00b      	b.n	800504e <HAL_RCC_OscConfig+0x376>
 8005036:	4b5b      	ldr	r3, [pc, #364]	; (80051a4 <HAL_RCC_OscConfig+0x4cc>)
 8005038:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800503a:	4a5a      	ldr	r2, [pc, #360]	; (80051a4 <HAL_RCC_OscConfig+0x4cc>)
 800503c:	f023 0301 	bic.w	r3, r3, #1
 8005040:	6713      	str	r3, [r2, #112]	; 0x70
 8005042:	4b58      	ldr	r3, [pc, #352]	; (80051a4 <HAL_RCC_OscConfig+0x4cc>)
 8005044:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005046:	4a57      	ldr	r2, [pc, #348]	; (80051a4 <HAL_RCC_OscConfig+0x4cc>)
 8005048:	f023 0304 	bic.w	r3, r3, #4
 800504c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	689b      	ldr	r3, [r3, #8]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d015      	beq.n	8005082 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005056:	f7fd ff4d 	bl	8002ef4 <HAL_GetTick>
 800505a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800505c:	e00a      	b.n	8005074 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800505e:	f7fd ff49 	bl	8002ef4 <HAL_GetTick>
 8005062:	4602      	mov	r2, r0
 8005064:	693b      	ldr	r3, [r7, #16]
 8005066:	1ad3      	subs	r3, r2, r3
 8005068:	f241 3288 	movw	r2, #5000	; 0x1388
 800506c:	4293      	cmp	r3, r2
 800506e:	d901      	bls.n	8005074 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005070:	2303      	movs	r3, #3
 8005072:	e0ce      	b.n	8005212 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005074:	4b4b      	ldr	r3, [pc, #300]	; (80051a4 <HAL_RCC_OscConfig+0x4cc>)
 8005076:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005078:	f003 0302 	and.w	r3, r3, #2
 800507c:	2b00      	cmp	r3, #0
 800507e:	d0ee      	beq.n	800505e <HAL_RCC_OscConfig+0x386>
 8005080:	e014      	b.n	80050ac <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005082:	f7fd ff37 	bl	8002ef4 <HAL_GetTick>
 8005086:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005088:	e00a      	b.n	80050a0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800508a:	f7fd ff33 	bl	8002ef4 <HAL_GetTick>
 800508e:	4602      	mov	r2, r0
 8005090:	693b      	ldr	r3, [r7, #16]
 8005092:	1ad3      	subs	r3, r2, r3
 8005094:	f241 3288 	movw	r2, #5000	; 0x1388
 8005098:	4293      	cmp	r3, r2
 800509a:	d901      	bls.n	80050a0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800509c:	2303      	movs	r3, #3
 800509e:	e0b8      	b.n	8005212 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050a0:	4b40      	ldr	r3, [pc, #256]	; (80051a4 <HAL_RCC_OscConfig+0x4cc>)
 80050a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050a4:	f003 0302 	and.w	r3, r3, #2
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d1ee      	bne.n	800508a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80050ac:	7dfb      	ldrb	r3, [r7, #23]
 80050ae:	2b01      	cmp	r3, #1
 80050b0:	d105      	bne.n	80050be <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050b2:	4b3c      	ldr	r3, [pc, #240]	; (80051a4 <HAL_RCC_OscConfig+0x4cc>)
 80050b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050b6:	4a3b      	ldr	r2, [pc, #236]	; (80051a4 <HAL_RCC_OscConfig+0x4cc>)
 80050b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80050bc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	699b      	ldr	r3, [r3, #24]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	f000 80a4 	beq.w	8005210 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80050c8:	4b36      	ldr	r3, [pc, #216]	; (80051a4 <HAL_RCC_OscConfig+0x4cc>)
 80050ca:	689b      	ldr	r3, [r3, #8]
 80050cc:	f003 030c 	and.w	r3, r3, #12
 80050d0:	2b08      	cmp	r3, #8
 80050d2:	d06b      	beq.n	80051ac <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	699b      	ldr	r3, [r3, #24]
 80050d8:	2b02      	cmp	r3, #2
 80050da:	d149      	bne.n	8005170 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050dc:	4b31      	ldr	r3, [pc, #196]	; (80051a4 <HAL_RCC_OscConfig+0x4cc>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	4a30      	ldr	r2, [pc, #192]	; (80051a4 <HAL_RCC_OscConfig+0x4cc>)
 80050e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80050e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050e8:	f7fd ff04 	bl	8002ef4 <HAL_GetTick>
 80050ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050ee:	e008      	b.n	8005102 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050f0:	f7fd ff00 	bl	8002ef4 <HAL_GetTick>
 80050f4:	4602      	mov	r2, r0
 80050f6:	693b      	ldr	r3, [r7, #16]
 80050f8:	1ad3      	subs	r3, r2, r3
 80050fa:	2b02      	cmp	r3, #2
 80050fc:	d901      	bls.n	8005102 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80050fe:	2303      	movs	r3, #3
 8005100:	e087      	b.n	8005212 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005102:	4b28      	ldr	r3, [pc, #160]	; (80051a4 <HAL_RCC_OscConfig+0x4cc>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800510a:	2b00      	cmp	r3, #0
 800510c:	d1f0      	bne.n	80050f0 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	69da      	ldr	r2, [r3, #28]
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6a1b      	ldr	r3, [r3, #32]
 8005116:	431a      	orrs	r2, r3
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800511c:	019b      	lsls	r3, r3, #6
 800511e:	431a      	orrs	r2, r3
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005124:	085b      	lsrs	r3, r3, #1
 8005126:	3b01      	subs	r3, #1
 8005128:	041b      	lsls	r3, r3, #16
 800512a:	431a      	orrs	r2, r3
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005130:	061b      	lsls	r3, r3, #24
 8005132:	4313      	orrs	r3, r2
 8005134:	4a1b      	ldr	r2, [pc, #108]	; (80051a4 <HAL_RCC_OscConfig+0x4cc>)
 8005136:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800513a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800513c:	4b19      	ldr	r3, [pc, #100]	; (80051a4 <HAL_RCC_OscConfig+0x4cc>)
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	4a18      	ldr	r2, [pc, #96]	; (80051a4 <HAL_RCC_OscConfig+0x4cc>)
 8005142:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005146:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005148:	f7fd fed4 	bl	8002ef4 <HAL_GetTick>
 800514c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800514e:	e008      	b.n	8005162 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005150:	f7fd fed0 	bl	8002ef4 <HAL_GetTick>
 8005154:	4602      	mov	r2, r0
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	1ad3      	subs	r3, r2, r3
 800515a:	2b02      	cmp	r3, #2
 800515c:	d901      	bls.n	8005162 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800515e:	2303      	movs	r3, #3
 8005160:	e057      	b.n	8005212 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005162:	4b10      	ldr	r3, [pc, #64]	; (80051a4 <HAL_RCC_OscConfig+0x4cc>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800516a:	2b00      	cmp	r3, #0
 800516c:	d0f0      	beq.n	8005150 <HAL_RCC_OscConfig+0x478>
 800516e:	e04f      	b.n	8005210 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005170:	4b0c      	ldr	r3, [pc, #48]	; (80051a4 <HAL_RCC_OscConfig+0x4cc>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4a0b      	ldr	r2, [pc, #44]	; (80051a4 <HAL_RCC_OscConfig+0x4cc>)
 8005176:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800517a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800517c:	f7fd feba 	bl	8002ef4 <HAL_GetTick>
 8005180:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005182:	e008      	b.n	8005196 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005184:	f7fd feb6 	bl	8002ef4 <HAL_GetTick>
 8005188:	4602      	mov	r2, r0
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	1ad3      	subs	r3, r2, r3
 800518e:	2b02      	cmp	r3, #2
 8005190:	d901      	bls.n	8005196 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8005192:	2303      	movs	r3, #3
 8005194:	e03d      	b.n	8005212 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005196:	4b03      	ldr	r3, [pc, #12]	; (80051a4 <HAL_RCC_OscConfig+0x4cc>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d1f0      	bne.n	8005184 <HAL_RCC_OscConfig+0x4ac>
 80051a2:	e035      	b.n	8005210 <HAL_RCC_OscConfig+0x538>
 80051a4:	40023800 	.word	0x40023800
 80051a8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80051ac:	4b1b      	ldr	r3, [pc, #108]	; (800521c <HAL_RCC_OscConfig+0x544>)
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	699b      	ldr	r3, [r3, #24]
 80051b6:	2b01      	cmp	r3, #1
 80051b8:	d028      	beq.n	800520c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80051c4:	429a      	cmp	r2, r3
 80051c6:	d121      	bne.n	800520c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051d2:	429a      	cmp	r2, r3
 80051d4:	d11a      	bne.n	800520c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80051d6:	68fa      	ldr	r2, [r7, #12]
 80051d8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80051dc:	4013      	ands	r3, r2
 80051de:	687a      	ldr	r2, [r7, #4]
 80051e0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80051e2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d111      	bne.n	800520c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051f2:	085b      	lsrs	r3, r3, #1
 80051f4:	3b01      	subs	r3, #1
 80051f6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80051f8:	429a      	cmp	r2, r3
 80051fa:	d107      	bne.n	800520c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005206:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005208:	429a      	cmp	r2, r3
 800520a:	d001      	beq.n	8005210 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800520c:	2301      	movs	r3, #1
 800520e:	e000      	b.n	8005212 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8005210:	2300      	movs	r3, #0
}
 8005212:	4618      	mov	r0, r3
 8005214:	3718      	adds	r7, #24
 8005216:	46bd      	mov	sp, r7
 8005218:	bd80      	pop	{r7, pc}
 800521a:	bf00      	nop
 800521c:	40023800 	.word	0x40023800

08005220 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b084      	sub	sp, #16
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
 8005228:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800522a:	2300      	movs	r3, #0
 800522c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d101      	bne.n	8005238 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005234:	2301      	movs	r3, #1
 8005236:	e0d0      	b.n	80053da <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005238:	4b6a      	ldr	r3, [pc, #424]	; (80053e4 <HAL_RCC_ClockConfig+0x1c4>)
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f003 030f 	and.w	r3, r3, #15
 8005240:	683a      	ldr	r2, [r7, #0]
 8005242:	429a      	cmp	r2, r3
 8005244:	d910      	bls.n	8005268 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005246:	4b67      	ldr	r3, [pc, #412]	; (80053e4 <HAL_RCC_ClockConfig+0x1c4>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f023 020f 	bic.w	r2, r3, #15
 800524e:	4965      	ldr	r1, [pc, #404]	; (80053e4 <HAL_RCC_ClockConfig+0x1c4>)
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	4313      	orrs	r3, r2
 8005254:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005256:	4b63      	ldr	r3, [pc, #396]	; (80053e4 <HAL_RCC_ClockConfig+0x1c4>)
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f003 030f 	and.w	r3, r3, #15
 800525e:	683a      	ldr	r2, [r7, #0]
 8005260:	429a      	cmp	r2, r3
 8005262:	d001      	beq.n	8005268 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005264:	2301      	movs	r3, #1
 8005266:	e0b8      	b.n	80053da <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f003 0302 	and.w	r3, r3, #2
 8005270:	2b00      	cmp	r3, #0
 8005272:	d020      	beq.n	80052b6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f003 0304 	and.w	r3, r3, #4
 800527c:	2b00      	cmp	r3, #0
 800527e:	d005      	beq.n	800528c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005280:	4b59      	ldr	r3, [pc, #356]	; (80053e8 <HAL_RCC_ClockConfig+0x1c8>)
 8005282:	689b      	ldr	r3, [r3, #8]
 8005284:	4a58      	ldr	r2, [pc, #352]	; (80053e8 <HAL_RCC_ClockConfig+0x1c8>)
 8005286:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800528a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f003 0308 	and.w	r3, r3, #8
 8005294:	2b00      	cmp	r3, #0
 8005296:	d005      	beq.n	80052a4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005298:	4b53      	ldr	r3, [pc, #332]	; (80053e8 <HAL_RCC_ClockConfig+0x1c8>)
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	4a52      	ldr	r2, [pc, #328]	; (80053e8 <HAL_RCC_ClockConfig+0x1c8>)
 800529e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80052a2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052a4:	4b50      	ldr	r3, [pc, #320]	; (80053e8 <HAL_RCC_ClockConfig+0x1c8>)
 80052a6:	689b      	ldr	r3, [r3, #8]
 80052a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	689b      	ldr	r3, [r3, #8]
 80052b0:	494d      	ldr	r1, [pc, #308]	; (80053e8 <HAL_RCC_ClockConfig+0x1c8>)
 80052b2:	4313      	orrs	r3, r2
 80052b4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f003 0301 	and.w	r3, r3, #1
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d040      	beq.n	8005344 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	2b01      	cmp	r3, #1
 80052c8:	d107      	bne.n	80052da <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052ca:	4b47      	ldr	r3, [pc, #284]	; (80053e8 <HAL_RCC_ClockConfig+0x1c8>)
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d115      	bne.n	8005302 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80052d6:	2301      	movs	r3, #1
 80052d8:	e07f      	b.n	80053da <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	685b      	ldr	r3, [r3, #4]
 80052de:	2b02      	cmp	r3, #2
 80052e0:	d107      	bne.n	80052f2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80052e2:	4b41      	ldr	r3, [pc, #260]	; (80053e8 <HAL_RCC_ClockConfig+0x1c8>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d109      	bne.n	8005302 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80052ee:	2301      	movs	r3, #1
 80052f0:	e073      	b.n	80053da <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052f2:	4b3d      	ldr	r3, [pc, #244]	; (80053e8 <HAL_RCC_ClockConfig+0x1c8>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f003 0302 	and.w	r3, r3, #2
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d101      	bne.n	8005302 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80052fe:	2301      	movs	r3, #1
 8005300:	e06b      	b.n	80053da <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005302:	4b39      	ldr	r3, [pc, #228]	; (80053e8 <HAL_RCC_ClockConfig+0x1c8>)
 8005304:	689b      	ldr	r3, [r3, #8]
 8005306:	f023 0203 	bic.w	r2, r3, #3
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	4936      	ldr	r1, [pc, #216]	; (80053e8 <HAL_RCC_ClockConfig+0x1c8>)
 8005310:	4313      	orrs	r3, r2
 8005312:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005314:	f7fd fdee 	bl	8002ef4 <HAL_GetTick>
 8005318:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800531a:	e00a      	b.n	8005332 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800531c:	f7fd fdea 	bl	8002ef4 <HAL_GetTick>
 8005320:	4602      	mov	r2, r0
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	1ad3      	subs	r3, r2, r3
 8005326:	f241 3288 	movw	r2, #5000	; 0x1388
 800532a:	4293      	cmp	r3, r2
 800532c:	d901      	bls.n	8005332 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800532e:	2303      	movs	r3, #3
 8005330:	e053      	b.n	80053da <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005332:	4b2d      	ldr	r3, [pc, #180]	; (80053e8 <HAL_RCC_ClockConfig+0x1c8>)
 8005334:	689b      	ldr	r3, [r3, #8]
 8005336:	f003 020c 	and.w	r2, r3, #12
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	009b      	lsls	r3, r3, #2
 8005340:	429a      	cmp	r2, r3
 8005342:	d1eb      	bne.n	800531c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005344:	4b27      	ldr	r3, [pc, #156]	; (80053e4 <HAL_RCC_ClockConfig+0x1c4>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f003 030f 	and.w	r3, r3, #15
 800534c:	683a      	ldr	r2, [r7, #0]
 800534e:	429a      	cmp	r2, r3
 8005350:	d210      	bcs.n	8005374 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005352:	4b24      	ldr	r3, [pc, #144]	; (80053e4 <HAL_RCC_ClockConfig+0x1c4>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f023 020f 	bic.w	r2, r3, #15
 800535a:	4922      	ldr	r1, [pc, #136]	; (80053e4 <HAL_RCC_ClockConfig+0x1c4>)
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	4313      	orrs	r3, r2
 8005360:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005362:	4b20      	ldr	r3, [pc, #128]	; (80053e4 <HAL_RCC_ClockConfig+0x1c4>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f003 030f 	and.w	r3, r3, #15
 800536a:	683a      	ldr	r2, [r7, #0]
 800536c:	429a      	cmp	r2, r3
 800536e:	d001      	beq.n	8005374 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005370:	2301      	movs	r3, #1
 8005372:	e032      	b.n	80053da <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f003 0304 	and.w	r3, r3, #4
 800537c:	2b00      	cmp	r3, #0
 800537e:	d008      	beq.n	8005392 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005380:	4b19      	ldr	r3, [pc, #100]	; (80053e8 <HAL_RCC_ClockConfig+0x1c8>)
 8005382:	689b      	ldr	r3, [r3, #8]
 8005384:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	68db      	ldr	r3, [r3, #12]
 800538c:	4916      	ldr	r1, [pc, #88]	; (80053e8 <HAL_RCC_ClockConfig+0x1c8>)
 800538e:	4313      	orrs	r3, r2
 8005390:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f003 0308 	and.w	r3, r3, #8
 800539a:	2b00      	cmp	r3, #0
 800539c:	d009      	beq.n	80053b2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800539e:	4b12      	ldr	r3, [pc, #72]	; (80053e8 <HAL_RCC_ClockConfig+0x1c8>)
 80053a0:	689b      	ldr	r3, [r3, #8]
 80053a2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	691b      	ldr	r3, [r3, #16]
 80053aa:	00db      	lsls	r3, r3, #3
 80053ac:	490e      	ldr	r1, [pc, #56]	; (80053e8 <HAL_RCC_ClockConfig+0x1c8>)
 80053ae:	4313      	orrs	r3, r2
 80053b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80053b2:	f000 f821 	bl	80053f8 <HAL_RCC_GetSysClockFreq>
 80053b6:	4602      	mov	r2, r0
 80053b8:	4b0b      	ldr	r3, [pc, #44]	; (80053e8 <HAL_RCC_ClockConfig+0x1c8>)
 80053ba:	689b      	ldr	r3, [r3, #8]
 80053bc:	091b      	lsrs	r3, r3, #4
 80053be:	f003 030f 	and.w	r3, r3, #15
 80053c2:	490a      	ldr	r1, [pc, #40]	; (80053ec <HAL_RCC_ClockConfig+0x1cc>)
 80053c4:	5ccb      	ldrb	r3, [r1, r3]
 80053c6:	fa22 f303 	lsr.w	r3, r2, r3
 80053ca:	4a09      	ldr	r2, [pc, #36]	; (80053f0 <HAL_RCC_ClockConfig+0x1d0>)
 80053cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80053ce:	4b09      	ldr	r3, [pc, #36]	; (80053f4 <HAL_RCC_ClockConfig+0x1d4>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4618      	mov	r0, r3
 80053d4:	f7fd fd4a 	bl	8002e6c <HAL_InitTick>

  return HAL_OK;
 80053d8:	2300      	movs	r3, #0
}
 80053da:	4618      	mov	r0, r3
 80053dc:	3710      	adds	r7, #16
 80053de:	46bd      	mov	sp, r7
 80053e0:	bd80      	pop	{r7, pc}
 80053e2:	bf00      	nop
 80053e4:	40023c00 	.word	0x40023c00
 80053e8:	40023800 	.word	0x40023800
 80053ec:	0800b8a4 	.word	0x0800b8a4
 80053f0:	2000000c 	.word	0x2000000c
 80053f4:	20000010 	.word	0x20000010

080053f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80053f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80053fc:	b094      	sub	sp, #80	; 0x50
 80053fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005400:	2300      	movs	r3, #0
 8005402:	647b      	str	r3, [r7, #68]	; 0x44
 8005404:	2300      	movs	r3, #0
 8005406:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005408:	2300      	movs	r3, #0
 800540a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 800540c:	2300      	movs	r3, #0
 800540e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005410:	4b79      	ldr	r3, [pc, #484]	; (80055f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005412:	689b      	ldr	r3, [r3, #8]
 8005414:	f003 030c 	and.w	r3, r3, #12
 8005418:	2b08      	cmp	r3, #8
 800541a:	d00d      	beq.n	8005438 <HAL_RCC_GetSysClockFreq+0x40>
 800541c:	2b08      	cmp	r3, #8
 800541e:	f200 80e1 	bhi.w	80055e4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005422:	2b00      	cmp	r3, #0
 8005424:	d002      	beq.n	800542c <HAL_RCC_GetSysClockFreq+0x34>
 8005426:	2b04      	cmp	r3, #4
 8005428:	d003      	beq.n	8005432 <HAL_RCC_GetSysClockFreq+0x3a>
 800542a:	e0db      	b.n	80055e4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800542c:	4b73      	ldr	r3, [pc, #460]	; (80055fc <HAL_RCC_GetSysClockFreq+0x204>)
 800542e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005430:	e0db      	b.n	80055ea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005432:	4b73      	ldr	r3, [pc, #460]	; (8005600 <HAL_RCC_GetSysClockFreq+0x208>)
 8005434:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005436:	e0d8      	b.n	80055ea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005438:	4b6f      	ldr	r3, [pc, #444]	; (80055f8 <HAL_RCC_GetSysClockFreq+0x200>)
 800543a:	685b      	ldr	r3, [r3, #4]
 800543c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005440:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005442:	4b6d      	ldr	r3, [pc, #436]	; (80055f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005444:	685b      	ldr	r3, [r3, #4]
 8005446:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800544a:	2b00      	cmp	r3, #0
 800544c:	d063      	beq.n	8005516 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800544e:	4b6a      	ldr	r3, [pc, #424]	; (80055f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	099b      	lsrs	r3, r3, #6
 8005454:	2200      	movs	r2, #0
 8005456:	63bb      	str	r3, [r7, #56]	; 0x38
 8005458:	63fa      	str	r2, [r7, #60]	; 0x3c
 800545a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800545c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005460:	633b      	str	r3, [r7, #48]	; 0x30
 8005462:	2300      	movs	r3, #0
 8005464:	637b      	str	r3, [r7, #52]	; 0x34
 8005466:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800546a:	4622      	mov	r2, r4
 800546c:	462b      	mov	r3, r5
 800546e:	f04f 0000 	mov.w	r0, #0
 8005472:	f04f 0100 	mov.w	r1, #0
 8005476:	0159      	lsls	r1, r3, #5
 8005478:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800547c:	0150      	lsls	r0, r2, #5
 800547e:	4602      	mov	r2, r0
 8005480:	460b      	mov	r3, r1
 8005482:	4621      	mov	r1, r4
 8005484:	1a51      	subs	r1, r2, r1
 8005486:	6139      	str	r1, [r7, #16]
 8005488:	4629      	mov	r1, r5
 800548a:	eb63 0301 	sbc.w	r3, r3, r1
 800548e:	617b      	str	r3, [r7, #20]
 8005490:	f04f 0200 	mov.w	r2, #0
 8005494:	f04f 0300 	mov.w	r3, #0
 8005498:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800549c:	4659      	mov	r1, fp
 800549e:	018b      	lsls	r3, r1, #6
 80054a0:	4651      	mov	r1, sl
 80054a2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80054a6:	4651      	mov	r1, sl
 80054a8:	018a      	lsls	r2, r1, #6
 80054aa:	4651      	mov	r1, sl
 80054ac:	ebb2 0801 	subs.w	r8, r2, r1
 80054b0:	4659      	mov	r1, fp
 80054b2:	eb63 0901 	sbc.w	r9, r3, r1
 80054b6:	f04f 0200 	mov.w	r2, #0
 80054ba:	f04f 0300 	mov.w	r3, #0
 80054be:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80054c2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80054c6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80054ca:	4690      	mov	r8, r2
 80054cc:	4699      	mov	r9, r3
 80054ce:	4623      	mov	r3, r4
 80054d0:	eb18 0303 	adds.w	r3, r8, r3
 80054d4:	60bb      	str	r3, [r7, #8]
 80054d6:	462b      	mov	r3, r5
 80054d8:	eb49 0303 	adc.w	r3, r9, r3
 80054dc:	60fb      	str	r3, [r7, #12]
 80054de:	f04f 0200 	mov.w	r2, #0
 80054e2:	f04f 0300 	mov.w	r3, #0
 80054e6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80054ea:	4629      	mov	r1, r5
 80054ec:	024b      	lsls	r3, r1, #9
 80054ee:	4621      	mov	r1, r4
 80054f0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80054f4:	4621      	mov	r1, r4
 80054f6:	024a      	lsls	r2, r1, #9
 80054f8:	4610      	mov	r0, r2
 80054fa:	4619      	mov	r1, r3
 80054fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80054fe:	2200      	movs	r2, #0
 8005500:	62bb      	str	r3, [r7, #40]	; 0x28
 8005502:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005504:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005508:	f7fb fbc8 	bl	8000c9c <__aeabi_uldivmod>
 800550c:	4602      	mov	r2, r0
 800550e:	460b      	mov	r3, r1
 8005510:	4613      	mov	r3, r2
 8005512:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005514:	e058      	b.n	80055c8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005516:	4b38      	ldr	r3, [pc, #224]	; (80055f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8005518:	685b      	ldr	r3, [r3, #4]
 800551a:	099b      	lsrs	r3, r3, #6
 800551c:	2200      	movs	r2, #0
 800551e:	4618      	mov	r0, r3
 8005520:	4611      	mov	r1, r2
 8005522:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005526:	623b      	str	r3, [r7, #32]
 8005528:	2300      	movs	r3, #0
 800552a:	627b      	str	r3, [r7, #36]	; 0x24
 800552c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005530:	4642      	mov	r2, r8
 8005532:	464b      	mov	r3, r9
 8005534:	f04f 0000 	mov.w	r0, #0
 8005538:	f04f 0100 	mov.w	r1, #0
 800553c:	0159      	lsls	r1, r3, #5
 800553e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005542:	0150      	lsls	r0, r2, #5
 8005544:	4602      	mov	r2, r0
 8005546:	460b      	mov	r3, r1
 8005548:	4641      	mov	r1, r8
 800554a:	ebb2 0a01 	subs.w	sl, r2, r1
 800554e:	4649      	mov	r1, r9
 8005550:	eb63 0b01 	sbc.w	fp, r3, r1
 8005554:	f04f 0200 	mov.w	r2, #0
 8005558:	f04f 0300 	mov.w	r3, #0
 800555c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005560:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005564:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005568:	ebb2 040a 	subs.w	r4, r2, sl
 800556c:	eb63 050b 	sbc.w	r5, r3, fp
 8005570:	f04f 0200 	mov.w	r2, #0
 8005574:	f04f 0300 	mov.w	r3, #0
 8005578:	00eb      	lsls	r3, r5, #3
 800557a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800557e:	00e2      	lsls	r2, r4, #3
 8005580:	4614      	mov	r4, r2
 8005582:	461d      	mov	r5, r3
 8005584:	4643      	mov	r3, r8
 8005586:	18e3      	adds	r3, r4, r3
 8005588:	603b      	str	r3, [r7, #0]
 800558a:	464b      	mov	r3, r9
 800558c:	eb45 0303 	adc.w	r3, r5, r3
 8005590:	607b      	str	r3, [r7, #4]
 8005592:	f04f 0200 	mov.w	r2, #0
 8005596:	f04f 0300 	mov.w	r3, #0
 800559a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800559e:	4629      	mov	r1, r5
 80055a0:	028b      	lsls	r3, r1, #10
 80055a2:	4621      	mov	r1, r4
 80055a4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80055a8:	4621      	mov	r1, r4
 80055aa:	028a      	lsls	r2, r1, #10
 80055ac:	4610      	mov	r0, r2
 80055ae:	4619      	mov	r1, r3
 80055b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80055b2:	2200      	movs	r2, #0
 80055b4:	61bb      	str	r3, [r7, #24]
 80055b6:	61fa      	str	r2, [r7, #28]
 80055b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80055bc:	f7fb fb6e 	bl	8000c9c <__aeabi_uldivmod>
 80055c0:	4602      	mov	r2, r0
 80055c2:	460b      	mov	r3, r1
 80055c4:	4613      	mov	r3, r2
 80055c6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80055c8:	4b0b      	ldr	r3, [pc, #44]	; (80055f8 <HAL_RCC_GetSysClockFreq+0x200>)
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	0c1b      	lsrs	r3, r3, #16
 80055ce:	f003 0303 	and.w	r3, r3, #3
 80055d2:	3301      	adds	r3, #1
 80055d4:	005b      	lsls	r3, r3, #1
 80055d6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 80055d8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80055da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80055dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80055e0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80055e2:	e002      	b.n	80055ea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80055e4:	4b05      	ldr	r3, [pc, #20]	; (80055fc <HAL_RCC_GetSysClockFreq+0x204>)
 80055e6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80055e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80055ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80055ec:	4618      	mov	r0, r3
 80055ee:	3750      	adds	r7, #80	; 0x50
 80055f0:	46bd      	mov	sp, r7
 80055f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80055f6:	bf00      	nop
 80055f8:	40023800 	.word	0x40023800
 80055fc:	00f42400 	.word	0x00f42400
 8005600:	007a1200 	.word	0x007a1200

08005604 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005604:	b480      	push	{r7}
 8005606:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005608:	4b03      	ldr	r3, [pc, #12]	; (8005618 <HAL_RCC_GetHCLKFreq+0x14>)
 800560a:	681b      	ldr	r3, [r3, #0]
}
 800560c:	4618      	mov	r0, r3
 800560e:	46bd      	mov	sp, r7
 8005610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005614:	4770      	bx	lr
 8005616:	bf00      	nop
 8005618:	2000000c 	.word	0x2000000c

0800561c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005620:	f7ff fff0 	bl	8005604 <HAL_RCC_GetHCLKFreq>
 8005624:	4602      	mov	r2, r0
 8005626:	4b05      	ldr	r3, [pc, #20]	; (800563c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005628:	689b      	ldr	r3, [r3, #8]
 800562a:	0a9b      	lsrs	r3, r3, #10
 800562c:	f003 0307 	and.w	r3, r3, #7
 8005630:	4903      	ldr	r1, [pc, #12]	; (8005640 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005632:	5ccb      	ldrb	r3, [r1, r3]
 8005634:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005638:	4618      	mov	r0, r3
 800563a:	bd80      	pop	{r7, pc}
 800563c:	40023800 	.word	0x40023800
 8005640:	0800b8b4 	.word	0x0800b8b4

08005644 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005648:	f7ff ffdc 	bl	8005604 <HAL_RCC_GetHCLKFreq>
 800564c:	4602      	mov	r2, r0
 800564e:	4b05      	ldr	r3, [pc, #20]	; (8005664 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005650:	689b      	ldr	r3, [r3, #8]
 8005652:	0b5b      	lsrs	r3, r3, #13
 8005654:	f003 0307 	and.w	r3, r3, #7
 8005658:	4903      	ldr	r1, [pc, #12]	; (8005668 <HAL_RCC_GetPCLK2Freq+0x24>)
 800565a:	5ccb      	ldrb	r3, [r1, r3]
 800565c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005660:	4618      	mov	r0, r3
 8005662:	bd80      	pop	{r7, pc}
 8005664:	40023800 	.word	0x40023800
 8005668:	0800b8b4 	.word	0x0800b8b4

0800566c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800566c:	b580      	push	{r7, lr}
 800566e:	b088      	sub	sp, #32
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005674:	2300      	movs	r3, #0
 8005676:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005678:	2300      	movs	r3, #0
 800567a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800567c:	2300      	movs	r3, #0
 800567e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005680:	2300      	movs	r3, #0
 8005682:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005684:	2300      	movs	r3, #0
 8005686:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f003 0301 	and.w	r3, r3, #1
 8005690:	2b00      	cmp	r3, #0
 8005692:	d012      	beq.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005694:	4b69      	ldr	r3, [pc, #420]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005696:	689b      	ldr	r3, [r3, #8]
 8005698:	4a68      	ldr	r2, [pc, #416]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800569a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800569e:	6093      	str	r3, [r2, #8]
 80056a0:	4b66      	ldr	r3, [pc, #408]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056a2:	689a      	ldr	r2, [r3, #8]
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056a8:	4964      	ldr	r1, [pc, #400]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056aa:	4313      	orrs	r3, r2
 80056ac:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d101      	bne.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80056b6:	2301      	movs	r3, #1
 80056b8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d017      	beq.n	80056f6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80056c6:	4b5d      	ldr	r3, [pc, #372]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80056cc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056d4:	4959      	ldr	r1, [pc, #356]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80056d6:	4313      	orrs	r3, r2
 80056d8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056e0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80056e4:	d101      	bne.n	80056ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80056e6:	2301      	movs	r3, #1
 80056e8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d101      	bne.n	80056f6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80056f2:	2301      	movs	r3, #1
 80056f4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d017      	beq.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005702:	4b4e      	ldr	r3, [pc, #312]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005704:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005708:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005710:	494a      	ldr	r1, [pc, #296]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005712:	4313      	orrs	r3, r2
 8005714:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800571c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005720:	d101      	bne.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8005722:	2301      	movs	r3, #1
 8005724:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800572a:	2b00      	cmp	r3, #0
 800572c:	d101      	bne.n	8005732 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800572e:	2301      	movs	r3, #1
 8005730:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800573a:	2b00      	cmp	r3, #0
 800573c:	d001      	beq.n	8005742 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800573e:	2301      	movs	r3, #1
 8005740:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f003 0320 	and.w	r3, r3, #32
 800574a:	2b00      	cmp	r3, #0
 800574c:	f000 808b 	beq.w	8005866 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005750:	4b3a      	ldr	r3, [pc, #232]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005754:	4a39      	ldr	r2, [pc, #228]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005756:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800575a:	6413      	str	r3, [r2, #64]	; 0x40
 800575c:	4b37      	ldr	r3, [pc, #220]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800575e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005760:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005764:	60bb      	str	r3, [r7, #8]
 8005766:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005768:	4b35      	ldr	r3, [pc, #212]	; (8005840 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4a34      	ldr	r2, [pc, #208]	; (8005840 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800576e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005772:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005774:	f7fd fbbe 	bl	8002ef4 <HAL_GetTick>
 8005778:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800577a:	e008      	b.n	800578e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800577c:	f7fd fbba 	bl	8002ef4 <HAL_GetTick>
 8005780:	4602      	mov	r2, r0
 8005782:	697b      	ldr	r3, [r7, #20]
 8005784:	1ad3      	subs	r3, r2, r3
 8005786:	2b64      	cmp	r3, #100	; 0x64
 8005788:	d901      	bls.n	800578e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800578a:	2303      	movs	r3, #3
 800578c:	e357      	b.n	8005e3e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800578e:	4b2c      	ldr	r3, [pc, #176]	; (8005840 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005796:	2b00      	cmp	r3, #0
 8005798:	d0f0      	beq.n	800577c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800579a:	4b28      	ldr	r3, [pc, #160]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800579c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800579e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057a2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80057a4:	693b      	ldr	r3, [r7, #16]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d035      	beq.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057b2:	693a      	ldr	r2, [r7, #16]
 80057b4:	429a      	cmp	r2, r3
 80057b6:	d02e      	beq.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80057b8:	4b20      	ldr	r3, [pc, #128]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80057c0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80057c2:	4b1e      	ldr	r3, [pc, #120]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057c6:	4a1d      	ldr	r2, [pc, #116]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80057cc:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80057ce:	4b1b      	ldr	r3, [pc, #108]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057d2:	4a1a      	ldr	r2, [pc, #104]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80057d8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80057da:	4a18      	ldr	r2, [pc, #96]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057dc:	693b      	ldr	r3, [r7, #16]
 80057de:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80057e0:	4b16      	ldr	r3, [pc, #88]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80057e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057e4:	f003 0301 	and.w	r3, r3, #1
 80057e8:	2b01      	cmp	r3, #1
 80057ea:	d114      	bne.n	8005816 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057ec:	f7fd fb82 	bl	8002ef4 <HAL_GetTick>
 80057f0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057f2:	e00a      	b.n	800580a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80057f4:	f7fd fb7e 	bl	8002ef4 <HAL_GetTick>
 80057f8:	4602      	mov	r2, r0
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	1ad3      	subs	r3, r2, r3
 80057fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8005802:	4293      	cmp	r3, r2
 8005804:	d901      	bls.n	800580a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8005806:	2303      	movs	r3, #3
 8005808:	e319      	b.n	8005e3e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800580a:	4b0c      	ldr	r3, [pc, #48]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800580c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800580e:	f003 0302 	and.w	r3, r3, #2
 8005812:	2b00      	cmp	r3, #0
 8005814:	d0ee      	beq.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800581a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800581e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005822:	d111      	bne.n	8005848 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005824:	4b05      	ldr	r3, [pc, #20]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005826:	689b      	ldr	r3, [r3, #8]
 8005828:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005830:	4b04      	ldr	r3, [pc, #16]	; (8005844 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005832:	400b      	ands	r3, r1
 8005834:	4901      	ldr	r1, [pc, #4]	; (800583c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005836:	4313      	orrs	r3, r2
 8005838:	608b      	str	r3, [r1, #8]
 800583a:	e00b      	b.n	8005854 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800583c:	40023800 	.word	0x40023800
 8005840:	40007000 	.word	0x40007000
 8005844:	0ffffcff 	.word	0x0ffffcff
 8005848:	4baa      	ldr	r3, [pc, #680]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800584a:	689b      	ldr	r3, [r3, #8]
 800584c:	4aa9      	ldr	r2, [pc, #676]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800584e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005852:	6093      	str	r3, [r2, #8]
 8005854:	4ba7      	ldr	r3, [pc, #668]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005856:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800585c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005860:	49a4      	ldr	r1, [pc, #656]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005862:	4313      	orrs	r3, r2
 8005864:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f003 0310 	and.w	r3, r3, #16
 800586e:	2b00      	cmp	r3, #0
 8005870:	d010      	beq.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005872:	4ba0      	ldr	r3, [pc, #640]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005874:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005878:	4a9e      	ldr	r2, [pc, #632]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800587a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800587e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005882:	4b9c      	ldr	r3, [pc, #624]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005884:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800588c:	4999      	ldr	r1, [pc, #612]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800588e:	4313      	orrs	r3, r2
 8005890:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800589c:	2b00      	cmp	r3, #0
 800589e:	d00a      	beq.n	80058b6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80058a0:	4b94      	ldr	r3, [pc, #592]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80058a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058a6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80058ae:	4991      	ldr	r1, [pc, #580]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80058b0:	4313      	orrs	r3, r2
 80058b2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d00a      	beq.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80058c2:	4b8c      	ldr	r3, [pc, #560]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80058c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058c8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80058d0:	4988      	ldr	r1, [pc, #544]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80058d2:	4313      	orrs	r3, r2
 80058d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d00a      	beq.n	80058fa <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80058e4:	4b83      	ldr	r3, [pc, #524]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80058e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058ea:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80058f2:	4980      	ldr	r1, [pc, #512]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80058f4:	4313      	orrs	r3, r2
 80058f6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005902:	2b00      	cmp	r3, #0
 8005904:	d00a      	beq.n	800591c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005906:	4b7b      	ldr	r3, [pc, #492]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005908:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800590c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005914:	4977      	ldr	r1, [pc, #476]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005916:	4313      	orrs	r3, r2
 8005918:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005924:	2b00      	cmp	r3, #0
 8005926:	d00a      	beq.n	800593e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005928:	4b72      	ldr	r3, [pc, #456]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800592a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800592e:	f023 0203 	bic.w	r2, r3, #3
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005936:	496f      	ldr	r1, [pc, #444]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005938:	4313      	orrs	r3, r2
 800593a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005946:	2b00      	cmp	r3, #0
 8005948:	d00a      	beq.n	8005960 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800594a:	4b6a      	ldr	r3, [pc, #424]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800594c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005950:	f023 020c 	bic.w	r2, r3, #12
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005958:	4966      	ldr	r1, [pc, #408]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800595a:	4313      	orrs	r3, r2
 800595c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005968:	2b00      	cmp	r3, #0
 800596a:	d00a      	beq.n	8005982 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800596c:	4b61      	ldr	r3, [pc, #388]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800596e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005972:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800597a:	495e      	ldr	r1, [pc, #376]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800597c:	4313      	orrs	r3, r2
 800597e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800598a:	2b00      	cmp	r3, #0
 800598c:	d00a      	beq.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800598e:	4b59      	ldr	r3, [pc, #356]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005990:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005994:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800599c:	4955      	ldr	r1, [pc, #340]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800599e:	4313      	orrs	r3, r2
 80059a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d00a      	beq.n	80059c6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80059b0:	4b50      	ldr	r3, [pc, #320]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80059b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059b6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059be:	494d      	ldr	r1, [pc, #308]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80059c0:	4313      	orrs	r3, r2
 80059c2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d00a      	beq.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80059d2:	4b48      	ldr	r3, [pc, #288]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80059d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059d8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059e0:	4944      	ldr	r1, [pc, #272]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80059e2:	4313      	orrs	r3, r2
 80059e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d00a      	beq.n	8005a0a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80059f4:	4b3f      	ldr	r3, [pc, #252]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80059f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059fa:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a02:	493c      	ldr	r1, [pc, #240]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005a04:	4313      	orrs	r3, r2
 8005a06:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d00a      	beq.n	8005a2c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005a16:	4b37      	ldr	r3, [pc, #220]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005a18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a1c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a24:	4933      	ldr	r1, [pc, #204]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005a26:	4313      	orrs	r3, r2
 8005a28:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d00a      	beq.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005a38:	4b2e      	ldr	r3, [pc, #184]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005a3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a3e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005a46:	492b      	ldr	r1, [pc, #172]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d011      	beq.n	8005a7e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005a5a:	4b26      	ldr	r3, [pc, #152]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005a5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a60:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005a68:	4922      	ldr	r1, [pc, #136]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005a74:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005a78:	d101      	bne.n	8005a7e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005a7a:	2301      	movs	r3, #1
 8005a7c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f003 0308 	and.w	r3, r3, #8
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d001      	beq.n	8005a8e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d00a      	beq.n	8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005a9a:	4b16      	ldr	r3, [pc, #88]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005a9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005aa0:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005aa8:	4912      	ldr	r1, [pc, #72]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005aaa:	4313      	orrs	r3, r2
 8005aac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d00b      	beq.n	8005ad4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005abc:	4b0d      	ldr	r3, [pc, #52]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005abe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ac2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005acc:	4909      	ldr	r1, [pc, #36]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005ace:	4313      	orrs	r3, r2
 8005ad0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005ad4:	69fb      	ldr	r3, [r7, #28]
 8005ad6:	2b01      	cmp	r3, #1
 8005ad8:	d006      	beq.n	8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	f000 80d9 	beq.w	8005c9a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005ae8:	4b02      	ldr	r3, [pc, #8]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4a01      	ldr	r2, [pc, #4]	; (8005af4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005aee:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005af2:	e001      	b.n	8005af8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8005af4:	40023800 	.word	0x40023800
 8005af8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005afa:	f7fd f9fb 	bl	8002ef4 <HAL_GetTick>
 8005afe:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005b00:	e008      	b.n	8005b14 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005b02:	f7fd f9f7 	bl	8002ef4 <HAL_GetTick>
 8005b06:	4602      	mov	r2, r0
 8005b08:	697b      	ldr	r3, [r7, #20]
 8005b0a:	1ad3      	subs	r3, r2, r3
 8005b0c:	2b64      	cmp	r3, #100	; 0x64
 8005b0e:	d901      	bls.n	8005b14 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005b10:	2303      	movs	r3, #3
 8005b12:	e194      	b.n	8005e3e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005b14:	4b6c      	ldr	r3, [pc, #432]	; (8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d1f0      	bne.n	8005b02 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f003 0301 	and.w	r3, r3, #1
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d021      	beq.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d11d      	bne.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005b34:	4b64      	ldr	r3, [pc, #400]	; (8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005b36:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b3a:	0c1b      	lsrs	r3, r3, #16
 8005b3c:	f003 0303 	and.w	r3, r3, #3
 8005b40:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005b42:	4b61      	ldr	r3, [pc, #388]	; (8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005b44:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b48:	0e1b      	lsrs	r3, r3, #24
 8005b4a:	f003 030f 	and.w	r3, r3, #15
 8005b4e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	685b      	ldr	r3, [r3, #4]
 8005b54:	019a      	lsls	r2, r3, #6
 8005b56:	693b      	ldr	r3, [r7, #16]
 8005b58:	041b      	lsls	r3, r3, #16
 8005b5a:	431a      	orrs	r2, r3
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	061b      	lsls	r3, r3, #24
 8005b60:	431a      	orrs	r2, r3
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	689b      	ldr	r3, [r3, #8]
 8005b66:	071b      	lsls	r3, r3, #28
 8005b68:	4957      	ldr	r1, [pc, #348]	; (8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005b6a:	4313      	orrs	r3, r2
 8005b6c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d004      	beq.n	8005b86 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b80:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005b84:	d00a      	beq.n	8005b9c <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d02e      	beq.n	8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b96:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005b9a:	d129      	bne.n	8005bf0 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005b9c:	4b4a      	ldr	r3, [pc, #296]	; (8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005b9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005ba2:	0c1b      	lsrs	r3, r3, #16
 8005ba4:	f003 0303 	and.w	r3, r3, #3
 8005ba8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005baa:	4b47      	ldr	r3, [pc, #284]	; (8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005bac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005bb0:	0f1b      	lsrs	r3, r3, #28
 8005bb2:	f003 0307 	and.w	r3, r3, #7
 8005bb6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	685b      	ldr	r3, [r3, #4]
 8005bbc:	019a      	lsls	r2, r3, #6
 8005bbe:	693b      	ldr	r3, [r7, #16]
 8005bc0:	041b      	lsls	r3, r3, #16
 8005bc2:	431a      	orrs	r2, r3
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	68db      	ldr	r3, [r3, #12]
 8005bc8:	061b      	lsls	r3, r3, #24
 8005bca:	431a      	orrs	r2, r3
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	071b      	lsls	r3, r3, #28
 8005bd0:	493d      	ldr	r1, [pc, #244]	; (8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005bd8:	4b3b      	ldr	r3, [pc, #236]	; (8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005bda:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005bde:	f023 021f 	bic.w	r2, r3, #31
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005be6:	3b01      	subs	r3, #1
 8005be8:	4937      	ldr	r1, [pc, #220]	; (8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005bea:	4313      	orrs	r3, r2
 8005bec:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d01d      	beq.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005bfc:	4b32      	ldr	r3, [pc, #200]	; (8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005bfe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c02:	0e1b      	lsrs	r3, r3, #24
 8005c04:	f003 030f 	and.w	r3, r3, #15
 8005c08:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005c0a:	4b2f      	ldr	r3, [pc, #188]	; (8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005c0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005c10:	0f1b      	lsrs	r3, r3, #28
 8005c12:	f003 0307 	and.w	r3, r3, #7
 8005c16:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	685b      	ldr	r3, [r3, #4]
 8005c1c:	019a      	lsls	r2, r3, #6
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	691b      	ldr	r3, [r3, #16]
 8005c22:	041b      	lsls	r3, r3, #16
 8005c24:	431a      	orrs	r2, r3
 8005c26:	693b      	ldr	r3, [r7, #16]
 8005c28:	061b      	lsls	r3, r3, #24
 8005c2a:	431a      	orrs	r2, r3
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	071b      	lsls	r3, r3, #28
 8005c30:	4925      	ldr	r1, [pc, #148]	; (8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005c32:	4313      	orrs	r3, r2
 8005c34:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d011      	beq.n	8005c68 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	685b      	ldr	r3, [r3, #4]
 8005c48:	019a      	lsls	r2, r3, #6
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	691b      	ldr	r3, [r3, #16]
 8005c4e:	041b      	lsls	r3, r3, #16
 8005c50:	431a      	orrs	r2, r3
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	68db      	ldr	r3, [r3, #12]
 8005c56:	061b      	lsls	r3, r3, #24
 8005c58:	431a      	orrs	r2, r3
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	689b      	ldr	r3, [r3, #8]
 8005c5e:	071b      	lsls	r3, r3, #28
 8005c60:	4919      	ldr	r1, [pc, #100]	; (8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005c62:	4313      	orrs	r3, r2
 8005c64:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005c68:	4b17      	ldr	r3, [pc, #92]	; (8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	4a16      	ldr	r2, [pc, #88]	; (8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005c6e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005c72:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c74:	f7fd f93e 	bl	8002ef4 <HAL_GetTick>
 8005c78:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005c7a:	e008      	b.n	8005c8e <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005c7c:	f7fd f93a 	bl	8002ef4 <HAL_GetTick>
 8005c80:	4602      	mov	r2, r0
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	1ad3      	subs	r3, r2, r3
 8005c86:	2b64      	cmp	r3, #100	; 0x64
 8005c88:	d901      	bls.n	8005c8e <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005c8a:	2303      	movs	r3, #3
 8005c8c:	e0d7      	b.n	8005e3e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005c8e:	4b0e      	ldr	r3, [pc, #56]	; (8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d0f0      	beq.n	8005c7c <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005c9a:	69bb      	ldr	r3, [r7, #24]
 8005c9c:	2b01      	cmp	r3, #1
 8005c9e:	f040 80cd 	bne.w	8005e3c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005ca2:	4b09      	ldr	r3, [pc, #36]	; (8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	4a08      	ldr	r2, [pc, #32]	; (8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005ca8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005cac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005cae:	f7fd f921 	bl	8002ef4 <HAL_GetTick>
 8005cb2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005cb4:	e00a      	b.n	8005ccc <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005cb6:	f7fd f91d 	bl	8002ef4 <HAL_GetTick>
 8005cba:	4602      	mov	r2, r0
 8005cbc:	697b      	ldr	r3, [r7, #20]
 8005cbe:	1ad3      	subs	r3, r2, r3
 8005cc0:	2b64      	cmp	r3, #100	; 0x64
 8005cc2:	d903      	bls.n	8005ccc <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005cc4:	2303      	movs	r3, #3
 8005cc6:	e0ba      	b.n	8005e3e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8005cc8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005ccc:	4b5e      	ldr	r3, [pc, #376]	; (8005e48 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005cd4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005cd8:	d0ed      	beq.n	8005cb6 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d003      	beq.n	8005cee <HAL_RCCEx_PeriphCLKConfig+0x682>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d009      	beq.n	8005d02 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d02e      	beq.n	8005d58 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d12a      	bne.n	8005d58 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005d02:	4b51      	ldr	r3, [pc, #324]	; (8005e48 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005d04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d08:	0c1b      	lsrs	r3, r3, #16
 8005d0a:	f003 0303 	and.w	r3, r3, #3
 8005d0e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005d10:	4b4d      	ldr	r3, [pc, #308]	; (8005e48 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005d12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d16:	0f1b      	lsrs	r3, r3, #28
 8005d18:	f003 0307 	and.w	r3, r3, #7
 8005d1c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	695b      	ldr	r3, [r3, #20]
 8005d22:	019a      	lsls	r2, r3, #6
 8005d24:	693b      	ldr	r3, [r7, #16]
 8005d26:	041b      	lsls	r3, r3, #16
 8005d28:	431a      	orrs	r2, r3
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	699b      	ldr	r3, [r3, #24]
 8005d2e:	061b      	lsls	r3, r3, #24
 8005d30:	431a      	orrs	r2, r3
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	071b      	lsls	r3, r3, #28
 8005d36:	4944      	ldr	r1, [pc, #272]	; (8005e48 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005d38:	4313      	orrs	r3, r2
 8005d3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005d3e:	4b42      	ldr	r3, [pc, #264]	; (8005e48 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005d40:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005d44:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d4c:	3b01      	subs	r3, #1
 8005d4e:	021b      	lsls	r3, r3, #8
 8005d50:	493d      	ldr	r1, [pc, #244]	; (8005e48 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005d52:	4313      	orrs	r3, r2
 8005d54:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d022      	beq.n	8005daa <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005d68:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005d6c:	d11d      	bne.n	8005daa <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005d6e:	4b36      	ldr	r3, [pc, #216]	; (8005e48 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005d70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d74:	0e1b      	lsrs	r3, r3, #24
 8005d76:	f003 030f 	and.w	r3, r3, #15
 8005d7a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005d7c:	4b32      	ldr	r3, [pc, #200]	; (8005e48 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d82:	0f1b      	lsrs	r3, r3, #28
 8005d84:	f003 0307 	and.w	r3, r3, #7
 8005d88:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	695b      	ldr	r3, [r3, #20]
 8005d8e:	019a      	lsls	r2, r3, #6
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6a1b      	ldr	r3, [r3, #32]
 8005d94:	041b      	lsls	r3, r3, #16
 8005d96:	431a      	orrs	r2, r3
 8005d98:	693b      	ldr	r3, [r7, #16]
 8005d9a:	061b      	lsls	r3, r3, #24
 8005d9c:	431a      	orrs	r2, r3
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	071b      	lsls	r3, r3, #28
 8005da2:	4929      	ldr	r1, [pc, #164]	; (8005e48 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005da4:	4313      	orrs	r3, r2
 8005da6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f003 0308 	and.w	r3, r3, #8
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d028      	beq.n	8005e08 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005db6:	4b24      	ldr	r3, [pc, #144]	; (8005e48 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005db8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dbc:	0e1b      	lsrs	r3, r3, #24
 8005dbe:	f003 030f 	and.w	r3, r3, #15
 8005dc2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005dc4:	4b20      	ldr	r3, [pc, #128]	; (8005e48 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005dc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dca:	0c1b      	lsrs	r3, r3, #16
 8005dcc:	f003 0303 	and.w	r3, r3, #3
 8005dd0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	695b      	ldr	r3, [r3, #20]
 8005dd6:	019a      	lsls	r2, r3, #6
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	041b      	lsls	r3, r3, #16
 8005ddc:	431a      	orrs	r2, r3
 8005dde:	693b      	ldr	r3, [r7, #16]
 8005de0:	061b      	lsls	r3, r3, #24
 8005de2:	431a      	orrs	r2, r3
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	69db      	ldr	r3, [r3, #28]
 8005de8:	071b      	lsls	r3, r3, #28
 8005dea:	4917      	ldr	r1, [pc, #92]	; (8005e48 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005dec:	4313      	orrs	r3, r2
 8005dee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005df2:	4b15      	ldr	r3, [pc, #84]	; (8005e48 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005df4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005df8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e00:	4911      	ldr	r1, [pc, #68]	; (8005e48 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005e02:	4313      	orrs	r3, r2
 8005e04:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005e08:	4b0f      	ldr	r3, [pc, #60]	; (8005e48 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	4a0e      	ldr	r2, [pc, #56]	; (8005e48 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005e0e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e12:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e14:	f7fd f86e 	bl	8002ef4 <HAL_GetTick>
 8005e18:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005e1a:	e008      	b.n	8005e2e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005e1c:	f7fd f86a 	bl	8002ef4 <HAL_GetTick>
 8005e20:	4602      	mov	r2, r0
 8005e22:	697b      	ldr	r3, [r7, #20]
 8005e24:	1ad3      	subs	r3, r2, r3
 8005e26:	2b64      	cmp	r3, #100	; 0x64
 8005e28:	d901      	bls.n	8005e2e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005e2a:	2303      	movs	r3, #3
 8005e2c:	e007      	b.n	8005e3e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005e2e:	4b06      	ldr	r3, [pc, #24]	; (8005e48 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005e36:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005e3a:	d1ef      	bne.n	8005e1c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8005e3c:	2300      	movs	r3, #0
}
 8005e3e:	4618      	mov	r0, r3
 8005e40:	3720      	adds	r7, #32
 8005e42:	46bd      	mov	sp, r7
 8005e44:	bd80      	pop	{r7, pc}
 8005e46:	bf00      	nop
 8005e48:	40023800 	.word	0x40023800

08005e4c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b082      	sub	sp, #8
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d101      	bne.n	8005e5e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	e049      	b.n	8005ef2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e64:	b2db      	uxtb	r3, r3
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d106      	bne.n	8005e78 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005e72:	6878      	ldr	r0, [r7, #4]
 8005e74:	f7fc fe60 	bl	8002b38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2202      	movs	r2, #2
 8005e7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681a      	ldr	r2, [r3, #0]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	3304      	adds	r3, #4
 8005e88:	4619      	mov	r1, r3
 8005e8a:	4610      	mov	r0, r2
 8005e8c:	f000 fd26 	bl	80068dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2201      	movs	r2, #1
 8005e94:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2201      	movs	r2, #1
 8005e9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2201      	movs	r2, #1
 8005ea4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2201      	movs	r2, #1
 8005eac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2201      	movs	r2, #1
 8005ebc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2201      	movs	r2, #1
 8005ecc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2201      	movs	r2, #1
 8005edc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2201      	movs	r2, #1
 8005eec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005ef0:	2300      	movs	r3, #0
}
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	3708      	adds	r7, #8
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}
	...

08005efc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005efc:	b480      	push	{r7}
 8005efe:	b085      	sub	sp, #20
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f0a:	b2db      	uxtb	r3, r3
 8005f0c:	2b01      	cmp	r3, #1
 8005f0e:	d001      	beq.n	8005f14 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005f10:	2301      	movs	r3, #1
 8005f12:	e054      	b.n	8005fbe <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2202      	movs	r2, #2
 8005f18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	68da      	ldr	r2, [r3, #12]
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f042 0201 	orr.w	r2, r2, #1
 8005f2a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4a26      	ldr	r2, [pc, #152]	; (8005fcc <HAL_TIM_Base_Start_IT+0xd0>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d022      	beq.n	8005f7c <HAL_TIM_Base_Start_IT+0x80>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f3e:	d01d      	beq.n	8005f7c <HAL_TIM_Base_Start_IT+0x80>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4a22      	ldr	r2, [pc, #136]	; (8005fd0 <HAL_TIM_Base_Start_IT+0xd4>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d018      	beq.n	8005f7c <HAL_TIM_Base_Start_IT+0x80>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4a21      	ldr	r2, [pc, #132]	; (8005fd4 <HAL_TIM_Base_Start_IT+0xd8>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d013      	beq.n	8005f7c <HAL_TIM_Base_Start_IT+0x80>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	4a1f      	ldr	r2, [pc, #124]	; (8005fd8 <HAL_TIM_Base_Start_IT+0xdc>)
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	d00e      	beq.n	8005f7c <HAL_TIM_Base_Start_IT+0x80>
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	4a1e      	ldr	r2, [pc, #120]	; (8005fdc <HAL_TIM_Base_Start_IT+0xe0>)
 8005f64:	4293      	cmp	r3, r2
 8005f66:	d009      	beq.n	8005f7c <HAL_TIM_Base_Start_IT+0x80>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	4a1c      	ldr	r2, [pc, #112]	; (8005fe0 <HAL_TIM_Base_Start_IT+0xe4>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d004      	beq.n	8005f7c <HAL_TIM_Base_Start_IT+0x80>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4a1b      	ldr	r2, [pc, #108]	; (8005fe4 <HAL_TIM_Base_Start_IT+0xe8>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d115      	bne.n	8005fa8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	689a      	ldr	r2, [r3, #8]
 8005f82:	4b19      	ldr	r3, [pc, #100]	; (8005fe8 <HAL_TIM_Base_Start_IT+0xec>)
 8005f84:	4013      	ands	r3, r2
 8005f86:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	2b06      	cmp	r3, #6
 8005f8c:	d015      	beq.n	8005fba <HAL_TIM_Base_Start_IT+0xbe>
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f94:	d011      	beq.n	8005fba <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	681a      	ldr	r2, [r3, #0]
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f042 0201 	orr.w	r2, r2, #1
 8005fa4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fa6:	e008      	b.n	8005fba <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	681a      	ldr	r2, [r3, #0]
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f042 0201 	orr.w	r2, r2, #1
 8005fb6:	601a      	str	r2, [r3, #0]
 8005fb8:	e000      	b.n	8005fbc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fba:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005fbc:	2300      	movs	r3, #0
}
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	3714      	adds	r7, #20
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc8:	4770      	bx	lr
 8005fca:	bf00      	nop
 8005fcc:	40010000 	.word	0x40010000
 8005fd0:	40000400 	.word	0x40000400
 8005fd4:	40000800 	.word	0x40000800
 8005fd8:	40000c00 	.word	0x40000c00
 8005fdc:	40010400 	.word	0x40010400
 8005fe0:	40014000 	.word	0x40014000
 8005fe4:	40001800 	.word	0x40001800
 8005fe8:	00010007 	.word	0x00010007

08005fec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b082      	sub	sp, #8
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d101      	bne.n	8005ffe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	e049      	b.n	8006092 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006004:	b2db      	uxtb	r3, r3
 8006006:	2b00      	cmp	r3, #0
 8006008:	d106      	bne.n	8006018 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2200      	movs	r2, #0
 800600e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f7fc fd70 	bl	8002af8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2202      	movs	r2, #2
 800601c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681a      	ldr	r2, [r3, #0]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	3304      	adds	r3, #4
 8006028:	4619      	mov	r1, r3
 800602a:	4610      	mov	r0, r2
 800602c:	f000 fc56 	bl	80068dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2201      	movs	r2, #1
 8006034:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2201      	movs	r2, #1
 800603c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2201      	movs	r2, #1
 8006044:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2201      	movs	r2, #1
 800604c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2201      	movs	r2, #1
 8006054:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2201      	movs	r2, #1
 800605c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2201      	movs	r2, #1
 8006064:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2201      	movs	r2, #1
 800606c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	2201      	movs	r2, #1
 8006074:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2201      	movs	r2, #1
 800607c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2201      	movs	r2, #1
 8006084:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	2201      	movs	r2, #1
 800608c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006090:	2300      	movs	r3, #0
}
 8006092:	4618      	mov	r0, r3
 8006094:	3708      	adds	r7, #8
 8006096:	46bd      	mov	sp, r7
 8006098:	bd80      	pop	{r7, pc}
	...

0800609c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800609c:	b580      	push	{r7, lr}
 800609e:	b084      	sub	sp, #16
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
 80060a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80060a6:	683b      	ldr	r3, [r7, #0]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d109      	bne.n	80060c0 <HAL_TIM_PWM_Start+0x24>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80060b2:	b2db      	uxtb	r3, r3
 80060b4:	2b01      	cmp	r3, #1
 80060b6:	bf14      	ite	ne
 80060b8:	2301      	movne	r3, #1
 80060ba:	2300      	moveq	r3, #0
 80060bc:	b2db      	uxtb	r3, r3
 80060be:	e03c      	b.n	800613a <HAL_TIM_PWM_Start+0x9e>
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	2b04      	cmp	r3, #4
 80060c4:	d109      	bne.n	80060da <HAL_TIM_PWM_Start+0x3e>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80060cc:	b2db      	uxtb	r3, r3
 80060ce:	2b01      	cmp	r3, #1
 80060d0:	bf14      	ite	ne
 80060d2:	2301      	movne	r3, #1
 80060d4:	2300      	moveq	r3, #0
 80060d6:	b2db      	uxtb	r3, r3
 80060d8:	e02f      	b.n	800613a <HAL_TIM_PWM_Start+0x9e>
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	2b08      	cmp	r3, #8
 80060de:	d109      	bne.n	80060f4 <HAL_TIM_PWM_Start+0x58>
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80060e6:	b2db      	uxtb	r3, r3
 80060e8:	2b01      	cmp	r3, #1
 80060ea:	bf14      	ite	ne
 80060ec:	2301      	movne	r3, #1
 80060ee:	2300      	moveq	r3, #0
 80060f0:	b2db      	uxtb	r3, r3
 80060f2:	e022      	b.n	800613a <HAL_TIM_PWM_Start+0x9e>
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	2b0c      	cmp	r3, #12
 80060f8:	d109      	bne.n	800610e <HAL_TIM_PWM_Start+0x72>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006100:	b2db      	uxtb	r3, r3
 8006102:	2b01      	cmp	r3, #1
 8006104:	bf14      	ite	ne
 8006106:	2301      	movne	r3, #1
 8006108:	2300      	moveq	r3, #0
 800610a:	b2db      	uxtb	r3, r3
 800610c:	e015      	b.n	800613a <HAL_TIM_PWM_Start+0x9e>
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	2b10      	cmp	r3, #16
 8006112:	d109      	bne.n	8006128 <HAL_TIM_PWM_Start+0x8c>
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800611a:	b2db      	uxtb	r3, r3
 800611c:	2b01      	cmp	r3, #1
 800611e:	bf14      	ite	ne
 8006120:	2301      	movne	r3, #1
 8006122:	2300      	moveq	r3, #0
 8006124:	b2db      	uxtb	r3, r3
 8006126:	e008      	b.n	800613a <HAL_TIM_PWM_Start+0x9e>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800612e:	b2db      	uxtb	r3, r3
 8006130:	2b01      	cmp	r3, #1
 8006132:	bf14      	ite	ne
 8006134:	2301      	movne	r3, #1
 8006136:	2300      	moveq	r3, #0
 8006138:	b2db      	uxtb	r3, r3
 800613a:	2b00      	cmp	r3, #0
 800613c:	d001      	beq.n	8006142 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800613e:	2301      	movs	r3, #1
 8006140:	e092      	b.n	8006268 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d104      	bne.n	8006152 <HAL_TIM_PWM_Start+0xb6>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2202      	movs	r2, #2
 800614c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006150:	e023      	b.n	800619a <HAL_TIM_PWM_Start+0xfe>
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	2b04      	cmp	r3, #4
 8006156:	d104      	bne.n	8006162 <HAL_TIM_PWM_Start+0xc6>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2202      	movs	r2, #2
 800615c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006160:	e01b      	b.n	800619a <HAL_TIM_PWM_Start+0xfe>
 8006162:	683b      	ldr	r3, [r7, #0]
 8006164:	2b08      	cmp	r3, #8
 8006166:	d104      	bne.n	8006172 <HAL_TIM_PWM_Start+0xd6>
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2202      	movs	r2, #2
 800616c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006170:	e013      	b.n	800619a <HAL_TIM_PWM_Start+0xfe>
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	2b0c      	cmp	r3, #12
 8006176:	d104      	bne.n	8006182 <HAL_TIM_PWM_Start+0xe6>
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2202      	movs	r2, #2
 800617c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006180:	e00b      	b.n	800619a <HAL_TIM_PWM_Start+0xfe>
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	2b10      	cmp	r3, #16
 8006186:	d104      	bne.n	8006192 <HAL_TIM_PWM_Start+0xf6>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2202      	movs	r2, #2
 800618c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006190:	e003      	b.n	800619a <HAL_TIM_PWM_Start+0xfe>
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2202      	movs	r2, #2
 8006196:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	2201      	movs	r2, #1
 80061a0:	6839      	ldr	r1, [r7, #0]
 80061a2:	4618      	mov	r0, r3
 80061a4:	f000 ff32 	bl	800700c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	4a30      	ldr	r2, [pc, #192]	; (8006270 <HAL_TIM_PWM_Start+0x1d4>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d004      	beq.n	80061bc <HAL_TIM_PWM_Start+0x120>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	4a2f      	ldr	r2, [pc, #188]	; (8006274 <HAL_TIM_PWM_Start+0x1d8>)
 80061b8:	4293      	cmp	r3, r2
 80061ba:	d101      	bne.n	80061c0 <HAL_TIM_PWM_Start+0x124>
 80061bc:	2301      	movs	r3, #1
 80061be:	e000      	b.n	80061c2 <HAL_TIM_PWM_Start+0x126>
 80061c0:	2300      	movs	r3, #0
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d007      	beq.n	80061d6 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80061d4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	4a25      	ldr	r2, [pc, #148]	; (8006270 <HAL_TIM_PWM_Start+0x1d4>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d022      	beq.n	8006226 <HAL_TIM_PWM_Start+0x18a>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061e8:	d01d      	beq.n	8006226 <HAL_TIM_PWM_Start+0x18a>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	4a22      	ldr	r2, [pc, #136]	; (8006278 <HAL_TIM_PWM_Start+0x1dc>)
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d018      	beq.n	8006226 <HAL_TIM_PWM_Start+0x18a>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	4a20      	ldr	r2, [pc, #128]	; (800627c <HAL_TIM_PWM_Start+0x1e0>)
 80061fa:	4293      	cmp	r3, r2
 80061fc:	d013      	beq.n	8006226 <HAL_TIM_PWM_Start+0x18a>
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	4a1f      	ldr	r2, [pc, #124]	; (8006280 <HAL_TIM_PWM_Start+0x1e4>)
 8006204:	4293      	cmp	r3, r2
 8006206:	d00e      	beq.n	8006226 <HAL_TIM_PWM_Start+0x18a>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	4a19      	ldr	r2, [pc, #100]	; (8006274 <HAL_TIM_PWM_Start+0x1d8>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d009      	beq.n	8006226 <HAL_TIM_PWM_Start+0x18a>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	4a1b      	ldr	r2, [pc, #108]	; (8006284 <HAL_TIM_PWM_Start+0x1e8>)
 8006218:	4293      	cmp	r3, r2
 800621a:	d004      	beq.n	8006226 <HAL_TIM_PWM_Start+0x18a>
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	4a19      	ldr	r2, [pc, #100]	; (8006288 <HAL_TIM_PWM_Start+0x1ec>)
 8006222:	4293      	cmp	r3, r2
 8006224:	d115      	bne.n	8006252 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	689a      	ldr	r2, [r3, #8]
 800622c:	4b17      	ldr	r3, [pc, #92]	; (800628c <HAL_TIM_PWM_Start+0x1f0>)
 800622e:	4013      	ands	r3, r2
 8006230:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	2b06      	cmp	r3, #6
 8006236:	d015      	beq.n	8006264 <HAL_TIM_PWM_Start+0x1c8>
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800623e:	d011      	beq.n	8006264 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	681a      	ldr	r2, [r3, #0]
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f042 0201 	orr.w	r2, r2, #1
 800624e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006250:	e008      	b.n	8006264 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	681a      	ldr	r2, [r3, #0]
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f042 0201 	orr.w	r2, r2, #1
 8006260:	601a      	str	r2, [r3, #0]
 8006262:	e000      	b.n	8006266 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006264:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006266:	2300      	movs	r3, #0
}
 8006268:	4618      	mov	r0, r3
 800626a:	3710      	adds	r7, #16
 800626c:	46bd      	mov	sp, r7
 800626e:	bd80      	pop	{r7, pc}
 8006270:	40010000 	.word	0x40010000
 8006274:	40010400 	.word	0x40010400
 8006278:	40000400 	.word	0x40000400
 800627c:	40000800 	.word	0x40000800
 8006280:	40000c00 	.word	0x40000c00
 8006284:	40014000 	.word	0x40014000
 8006288:	40001800 	.word	0x40001800
 800628c:	00010007 	.word	0x00010007

08006290 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006290:	b580      	push	{r7, lr}
 8006292:	b082      	sub	sp, #8
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	691b      	ldr	r3, [r3, #16]
 800629e:	f003 0302 	and.w	r3, r3, #2
 80062a2:	2b02      	cmp	r3, #2
 80062a4:	d122      	bne.n	80062ec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	68db      	ldr	r3, [r3, #12]
 80062ac:	f003 0302 	and.w	r3, r3, #2
 80062b0:	2b02      	cmp	r3, #2
 80062b2:	d11b      	bne.n	80062ec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f06f 0202 	mvn.w	r2, #2
 80062bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	2201      	movs	r2, #1
 80062c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	699b      	ldr	r3, [r3, #24]
 80062ca:	f003 0303 	and.w	r3, r3, #3
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d003      	beq.n	80062da <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80062d2:	6878      	ldr	r0, [r7, #4]
 80062d4:	f000 fae4 	bl	80068a0 <HAL_TIM_IC_CaptureCallback>
 80062d8:	e005      	b.n	80062e6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80062da:	6878      	ldr	r0, [r7, #4]
 80062dc:	f000 fad6 	bl	800688c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062e0:	6878      	ldr	r0, [r7, #4]
 80062e2:	f000 fae7 	bl	80068b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2200      	movs	r2, #0
 80062ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	691b      	ldr	r3, [r3, #16]
 80062f2:	f003 0304 	and.w	r3, r3, #4
 80062f6:	2b04      	cmp	r3, #4
 80062f8:	d122      	bne.n	8006340 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	68db      	ldr	r3, [r3, #12]
 8006300:	f003 0304 	and.w	r3, r3, #4
 8006304:	2b04      	cmp	r3, #4
 8006306:	d11b      	bne.n	8006340 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f06f 0204 	mvn.w	r2, #4
 8006310:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2202      	movs	r2, #2
 8006316:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	699b      	ldr	r3, [r3, #24]
 800631e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006322:	2b00      	cmp	r3, #0
 8006324:	d003      	beq.n	800632e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006326:	6878      	ldr	r0, [r7, #4]
 8006328:	f000 faba 	bl	80068a0 <HAL_TIM_IC_CaptureCallback>
 800632c:	e005      	b.n	800633a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800632e:	6878      	ldr	r0, [r7, #4]
 8006330:	f000 faac 	bl	800688c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006334:	6878      	ldr	r0, [r7, #4]
 8006336:	f000 fabd 	bl	80068b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2200      	movs	r2, #0
 800633e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	691b      	ldr	r3, [r3, #16]
 8006346:	f003 0308 	and.w	r3, r3, #8
 800634a:	2b08      	cmp	r3, #8
 800634c:	d122      	bne.n	8006394 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	68db      	ldr	r3, [r3, #12]
 8006354:	f003 0308 	and.w	r3, r3, #8
 8006358:	2b08      	cmp	r3, #8
 800635a:	d11b      	bne.n	8006394 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f06f 0208 	mvn.w	r2, #8
 8006364:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2204      	movs	r2, #4
 800636a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	69db      	ldr	r3, [r3, #28]
 8006372:	f003 0303 	and.w	r3, r3, #3
 8006376:	2b00      	cmp	r3, #0
 8006378:	d003      	beq.n	8006382 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800637a:	6878      	ldr	r0, [r7, #4]
 800637c:	f000 fa90 	bl	80068a0 <HAL_TIM_IC_CaptureCallback>
 8006380:	e005      	b.n	800638e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006382:	6878      	ldr	r0, [r7, #4]
 8006384:	f000 fa82 	bl	800688c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006388:	6878      	ldr	r0, [r7, #4]
 800638a:	f000 fa93 	bl	80068b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2200      	movs	r2, #0
 8006392:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	691b      	ldr	r3, [r3, #16]
 800639a:	f003 0310 	and.w	r3, r3, #16
 800639e:	2b10      	cmp	r3, #16
 80063a0:	d122      	bne.n	80063e8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	68db      	ldr	r3, [r3, #12]
 80063a8:	f003 0310 	and.w	r3, r3, #16
 80063ac:	2b10      	cmp	r3, #16
 80063ae:	d11b      	bne.n	80063e8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f06f 0210 	mvn.w	r2, #16
 80063b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2208      	movs	r2, #8
 80063be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	69db      	ldr	r3, [r3, #28]
 80063c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d003      	beq.n	80063d6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063ce:	6878      	ldr	r0, [r7, #4]
 80063d0:	f000 fa66 	bl	80068a0 <HAL_TIM_IC_CaptureCallback>
 80063d4:	e005      	b.n	80063e2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063d6:	6878      	ldr	r0, [r7, #4]
 80063d8:	f000 fa58 	bl	800688c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063dc:	6878      	ldr	r0, [r7, #4]
 80063de:	f000 fa69 	bl	80068b4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2200      	movs	r2, #0
 80063e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	691b      	ldr	r3, [r3, #16]
 80063ee:	f003 0301 	and.w	r3, r3, #1
 80063f2:	2b01      	cmp	r3, #1
 80063f4:	d10e      	bne.n	8006414 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	68db      	ldr	r3, [r3, #12]
 80063fc:	f003 0301 	and.w	r3, r3, #1
 8006400:	2b01      	cmp	r3, #1
 8006402:	d107      	bne.n	8006414 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f06f 0201 	mvn.w	r2, #1
 800640c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800640e:	6878      	ldr	r0, [r7, #4]
 8006410:	f7fb fe1a 	bl	8002048 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	691b      	ldr	r3, [r3, #16]
 800641a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800641e:	2b80      	cmp	r3, #128	; 0x80
 8006420:	d10e      	bne.n	8006440 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	68db      	ldr	r3, [r3, #12]
 8006428:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800642c:	2b80      	cmp	r3, #128	; 0x80
 800642e:	d107      	bne.n	8006440 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006438:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800643a:	6878      	ldr	r0, [r7, #4]
 800643c:	f000 ff22 	bl	8007284 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	691b      	ldr	r3, [r3, #16]
 8006446:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800644a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800644e:	d10e      	bne.n	800646e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	68db      	ldr	r3, [r3, #12]
 8006456:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800645a:	2b80      	cmp	r3, #128	; 0x80
 800645c:	d107      	bne.n	800646e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006466:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006468:	6878      	ldr	r0, [r7, #4]
 800646a:	f000 ff15 	bl	8007298 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	691b      	ldr	r3, [r3, #16]
 8006474:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006478:	2b40      	cmp	r3, #64	; 0x40
 800647a:	d10e      	bne.n	800649a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	68db      	ldr	r3, [r3, #12]
 8006482:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006486:	2b40      	cmp	r3, #64	; 0x40
 8006488:	d107      	bne.n	800649a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006492:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006494:	6878      	ldr	r0, [r7, #4]
 8006496:	f000 fa17 	bl	80068c8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	691b      	ldr	r3, [r3, #16]
 80064a0:	f003 0320 	and.w	r3, r3, #32
 80064a4:	2b20      	cmp	r3, #32
 80064a6:	d10e      	bne.n	80064c6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	68db      	ldr	r3, [r3, #12]
 80064ae:	f003 0320 	and.w	r3, r3, #32
 80064b2:	2b20      	cmp	r3, #32
 80064b4:	d107      	bne.n	80064c6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f06f 0220 	mvn.w	r2, #32
 80064be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80064c0:	6878      	ldr	r0, [r7, #4]
 80064c2:	f000 fed5 	bl	8007270 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80064c6:	bf00      	nop
 80064c8:	3708      	adds	r7, #8
 80064ca:	46bd      	mov	sp, r7
 80064cc:	bd80      	pop	{r7, pc}
	...

080064d0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b086      	sub	sp, #24
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	60f8      	str	r0, [r7, #12]
 80064d8:	60b9      	str	r1, [r7, #8]
 80064da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80064dc:	2300      	movs	r3, #0
 80064de:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064e6:	2b01      	cmp	r3, #1
 80064e8:	d101      	bne.n	80064ee <HAL_TIM_PWM_ConfigChannel+0x1e>
 80064ea:	2302      	movs	r3, #2
 80064ec:	e0ff      	b.n	80066ee <HAL_TIM_PWM_ConfigChannel+0x21e>
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	2201      	movs	r2, #1
 80064f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2b14      	cmp	r3, #20
 80064fa:	f200 80f0 	bhi.w	80066de <HAL_TIM_PWM_ConfigChannel+0x20e>
 80064fe:	a201      	add	r2, pc, #4	; (adr r2, 8006504 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006500:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006504:	08006559 	.word	0x08006559
 8006508:	080066df 	.word	0x080066df
 800650c:	080066df 	.word	0x080066df
 8006510:	080066df 	.word	0x080066df
 8006514:	08006599 	.word	0x08006599
 8006518:	080066df 	.word	0x080066df
 800651c:	080066df 	.word	0x080066df
 8006520:	080066df 	.word	0x080066df
 8006524:	080065db 	.word	0x080065db
 8006528:	080066df 	.word	0x080066df
 800652c:	080066df 	.word	0x080066df
 8006530:	080066df 	.word	0x080066df
 8006534:	0800661b 	.word	0x0800661b
 8006538:	080066df 	.word	0x080066df
 800653c:	080066df 	.word	0x080066df
 8006540:	080066df 	.word	0x080066df
 8006544:	0800665d 	.word	0x0800665d
 8006548:	080066df 	.word	0x080066df
 800654c:	080066df 	.word	0x080066df
 8006550:	080066df 	.word	0x080066df
 8006554:	0800669d 	.word	0x0800669d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	68b9      	ldr	r1, [r7, #8]
 800655e:	4618      	mov	r0, r3
 8006560:	f000 fa5c 	bl	8006a1c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	699a      	ldr	r2, [r3, #24]
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f042 0208 	orr.w	r2, r2, #8
 8006572:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	699a      	ldr	r2, [r3, #24]
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f022 0204 	bic.w	r2, r2, #4
 8006582:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	6999      	ldr	r1, [r3, #24]
 800658a:	68bb      	ldr	r3, [r7, #8]
 800658c:	691a      	ldr	r2, [r3, #16]
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	430a      	orrs	r2, r1
 8006594:	619a      	str	r2, [r3, #24]
      break;
 8006596:	e0a5      	b.n	80066e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	68b9      	ldr	r1, [r7, #8]
 800659e:	4618      	mov	r0, r3
 80065a0:	f000 faae 	bl	8006b00 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	699a      	ldr	r2, [r3, #24]
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80065b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	699a      	ldr	r2, [r3, #24]
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80065c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	6999      	ldr	r1, [r3, #24]
 80065ca:	68bb      	ldr	r3, [r7, #8]
 80065cc:	691b      	ldr	r3, [r3, #16]
 80065ce:	021a      	lsls	r2, r3, #8
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	430a      	orrs	r2, r1
 80065d6:	619a      	str	r2, [r3, #24]
      break;
 80065d8:	e084      	b.n	80066e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	68b9      	ldr	r1, [r7, #8]
 80065e0:	4618      	mov	r0, r3
 80065e2:	f000 fb05 	bl	8006bf0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	69da      	ldr	r2, [r3, #28]
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f042 0208 	orr.w	r2, r2, #8
 80065f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	69da      	ldr	r2, [r3, #28]
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f022 0204 	bic.w	r2, r2, #4
 8006604:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	69d9      	ldr	r1, [r3, #28]
 800660c:	68bb      	ldr	r3, [r7, #8]
 800660e:	691a      	ldr	r2, [r3, #16]
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	430a      	orrs	r2, r1
 8006616:	61da      	str	r2, [r3, #28]
      break;
 8006618:	e064      	b.n	80066e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	68b9      	ldr	r1, [r7, #8]
 8006620:	4618      	mov	r0, r3
 8006622:	f000 fb5b 	bl	8006cdc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	69da      	ldr	r2, [r3, #28]
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006634:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	69da      	ldr	r2, [r3, #28]
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006644:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	69d9      	ldr	r1, [r3, #28]
 800664c:	68bb      	ldr	r3, [r7, #8]
 800664e:	691b      	ldr	r3, [r3, #16]
 8006650:	021a      	lsls	r2, r3, #8
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	430a      	orrs	r2, r1
 8006658:	61da      	str	r2, [r3, #28]
      break;
 800665a:	e043      	b.n	80066e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	68b9      	ldr	r1, [r7, #8]
 8006662:	4618      	mov	r0, r3
 8006664:	f000 fb92 	bl	8006d8c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f042 0208 	orr.w	r2, r2, #8
 8006676:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f022 0204 	bic.w	r2, r2, #4
 8006686:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800668e:	68bb      	ldr	r3, [r7, #8]
 8006690:	691a      	ldr	r2, [r3, #16]
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	430a      	orrs	r2, r1
 8006698:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800669a:	e023      	b.n	80066e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	68b9      	ldr	r1, [r7, #8]
 80066a2:	4618      	mov	r0, r3
 80066a4:	f000 fbc4 	bl	8006e30 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80066b6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80066c6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80066ce:	68bb      	ldr	r3, [r7, #8]
 80066d0:	691b      	ldr	r3, [r3, #16]
 80066d2:	021a      	lsls	r2, r3, #8
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	430a      	orrs	r2, r1
 80066da:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80066dc:	e002      	b.n	80066e4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80066de:	2301      	movs	r3, #1
 80066e0:	75fb      	strb	r3, [r7, #23]
      break;
 80066e2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	2200      	movs	r2, #0
 80066e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80066ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80066ee:	4618      	mov	r0, r3
 80066f0:	3718      	adds	r7, #24
 80066f2:	46bd      	mov	sp, r7
 80066f4:	bd80      	pop	{r7, pc}
 80066f6:	bf00      	nop

080066f8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b084      	sub	sp, #16
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
 8006700:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006702:	2300      	movs	r3, #0
 8006704:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800670c:	2b01      	cmp	r3, #1
 800670e:	d101      	bne.n	8006714 <HAL_TIM_ConfigClockSource+0x1c>
 8006710:	2302      	movs	r3, #2
 8006712:	e0b4      	b.n	800687e <HAL_TIM_ConfigClockSource+0x186>
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2201      	movs	r2, #1
 8006718:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	2202      	movs	r2, #2
 8006720:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	689b      	ldr	r3, [r3, #8]
 800672a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800672c:	68ba      	ldr	r2, [r7, #8]
 800672e:	4b56      	ldr	r3, [pc, #344]	; (8006888 <HAL_TIM_ConfigClockSource+0x190>)
 8006730:	4013      	ands	r3, r2
 8006732:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800673a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	68ba      	ldr	r2, [r7, #8]
 8006742:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800674c:	d03e      	beq.n	80067cc <HAL_TIM_ConfigClockSource+0xd4>
 800674e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006752:	f200 8087 	bhi.w	8006864 <HAL_TIM_ConfigClockSource+0x16c>
 8006756:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800675a:	f000 8086 	beq.w	800686a <HAL_TIM_ConfigClockSource+0x172>
 800675e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006762:	d87f      	bhi.n	8006864 <HAL_TIM_ConfigClockSource+0x16c>
 8006764:	2b70      	cmp	r3, #112	; 0x70
 8006766:	d01a      	beq.n	800679e <HAL_TIM_ConfigClockSource+0xa6>
 8006768:	2b70      	cmp	r3, #112	; 0x70
 800676a:	d87b      	bhi.n	8006864 <HAL_TIM_ConfigClockSource+0x16c>
 800676c:	2b60      	cmp	r3, #96	; 0x60
 800676e:	d050      	beq.n	8006812 <HAL_TIM_ConfigClockSource+0x11a>
 8006770:	2b60      	cmp	r3, #96	; 0x60
 8006772:	d877      	bhi.n	8006864 <HAL_TIM_ConfigClockSource+0x16c>
 8006774:	2b50      	cmp	r3, #80	; 0x50
 8006776:	d03c      	beq.n	80067f2 <HAL_TIM_ConfigClockSource+0xfa>
 8006778:	2b50      	cmp	r3, #80	; 0x50
 800677a:	d873      	bhi.n	8006864 <HAL_TIM_ConfigClockSource+0x16c>
 800677c:	2b40      	cmp	r3, #64	; 0x40
 800677e:	d058      	beq.n	8006832 <HAL_TIM_ConfigClockSource+0x13a>
 8006780:	2b40      	cmp	r3, #64	; 0x40
 8006782:	d86f      	bhi.n	8006864 <HAL_TIM_ConfigClockSource+0x16c>
 8006784:	2b30      	cmp	r3, #48	; 0x30
 8006786:	d064      	beq.n	8006852 <HAL_TIM_ConfigClockSource+0x15a>
 8006788:	2b30      	cmp	r3, #48	; 0x30
 800678a:	d86b      	bhi.n	8006864 <HAL_TIM_ConfigClockSource+0x16c>
 800678c:	2b20      	cmp	r3, #32
 800678e:	d060      	beq.n	8006852 <HAL_TIM_ConfigClockSource+0x15a>
 8006790:	2b20      	cmp	r3, #32
 8006792:	d867      	bhi.n	8006864 <HAL_TIM_ConfigClockSource+0x16c>
 8006794:	2b00      	cmp	r3, #0
 8006796:	d05c      	beq.n	8006852 <HAL_TIM_ConfigClockSource+0x15a>
 8006798:	2b10      	cmp	r3, #16
 800679a:	d05a      	beq.n	8006852 <HAL_TIM_ConfigClockSource+0x15a>
 800679c:	e062      	b.n	8006864 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6818      	ldr	r0, [r3, #0]
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	6899      	ldr	r1, [r3, #8]
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	685a      	ldr	r2, [r3, #4]
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	68db      	ldr	r3, [r3, #12]
 80067ae:	f000 fc0d 	bl	8006fcc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	689b      	ldr	r3, [r3, #8]
 80067b8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80067ba:	68bb      	ldr	r3, [r7, #8]
 80067bc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80067c0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	68ba      	ldr	r2, [r7, #8]
 80067c8:	609a      	str	r2, [r3, #8]
      break;
 80067ca:	e04f      	b.n	800686c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	6818      	ldr	r0, [r3, #0]
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	6899      	ldr	r1, [r3, #8]
 80067d4:	683b      	ldr	r3, [r7, #0]
 80067d6:	685a      	ldr	r2, [r3, #4]
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	68db      	ldr	r3, [r3, #12]
 80067dc:	f000 fbf6 	bl	8006fcc <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	689a      	ldr	r2, [r3, #8]
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80067ee:	609a      	str	r2, [r3, #8]
      break;
 80067f0:	e03c      	b.n	800686c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6818      	ldr	r0, [r3, #0]
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	6859      	ldr	r1, [r3, #4]
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	68db      	ldr	r3, [r3, #12]
 80067fe:	461a      	mov	r2, r3
 8006800:	f000 fb6a 	bl	8006ed8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	2150      	movs	r1, #80	; 0x50
 800680a:	4618      	mov	r0, r3
 800680c:	f000 fbc3 	bl	8006f96 <TIM_ITRx_SetConfig>
      break;
 8006810:	e02c      	b.n	800686c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6818      	ldr	r0, [r3, #0]
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	6859      	ldr	r1, [r3, #4]
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	68db      	ldr	r3, [r3, #12]
 800681e:	461a      	mov	r2, r3
 8006820:	f000 fb89 	bl	8006f36 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	2160      	movs	r1, #96	; 0x60
 800682a:	4618      	mov	r0, r3
 800682c:	f000 fbb3 	bl	8006f96 <TIM_ITRx_SetConfig>
      break;
 8006830:	e01c      	b.n	800686c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6818      	ldr	r0, [r3, #0]
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	6859      	ldr	r1, [r3, #4]
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	68db      	ldr	r3, [r3, #12]
 800683e:	461a      	mov	r2, r3
 8006840:	f000 fb4a 	bl	8006ed8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	2140      	movs	r1, #64	; 0x40
 800684a:	4618      	mov	r0, r3
 800684c:	f000 fba3 	bl	8006f96 <TIM_ITRx_SetConfig>
      break;
 8006850:	e00c      	b.n	800686c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681a      	ldr	r2, [r3, #0]
 8006856:	683b      	ldr	r3, [r7, #0]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	4619      	mov	r1, r3
 800685c:	4610      	mov	r0, r2
 800685e:	f000 fb9a 	bl	8006f96 <TIM_ITRx_SetConfig>
      break;
 8006862:	e003      	b.n	800686c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006864:	2301      	movs	r3, #1
 8006866:	73fb      	strb	r3, [r7, #15]
      break;
 8006868:	e000      	b.n	800686c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800686a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2201      	movs	r2, #1
 8006870:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2200      	movs	r2, #0
 8006878:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800687c:	7bfb      	ldrb	r3, [r7, #15]
}
 800687e:	4618      	mov	r0, r3
 8006880:	3710      	adds	r7, #16
 8006882:	46bd      	mov	sp, r7
 8006884:	bd80      	pop	{r7, pc}
 8006886:	bf00      	nop
 8006888:	fffeff88 	.word	0xfffeff88

0800688c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800688c:	b480      	push	{r7}
 800688e:	b083      	sub	sp, #12
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006894:	bf00      	nop
 8006896:	370c      	adds	r7, #12
 8006898:	46bd      	mov	sp, r7
 800689a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689e:	4770      	bx	lr

080068a0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80068a0:	b480      	push	{r7}
 80068a2:	b083      	sub	sp, #12
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80068a8:	bf00      	nop
 80068aa:	370c      	adds	r7, #12
 80068ac:	46bd      	mov	sp, r7
 80068ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b2:	4770      	bx	lr

080068b4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80068b4:	b480      	push	{r7}
 80068b6:	b083      	sub	sp, #12
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80068bc:	bf00      	nop
 80068be:	370c      	adds	r7, #12
 80068c0:	46bd      	mov	sp, r7
 80068c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c6:	4770      	bx	lr

080068c8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80068c8:	b480      	push	{r7}
 80068ca:	b083      	sub	sp, #12
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80068d0:	bf00      	nop
 80068d2:	370c      	adds	r7, #12
 80068d4:	46bd      	mov	sp, r7
 80068d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068da:	4770      	bx	lr

080068dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80068dc:	b480      	push	{r7}
 80068de:	b085      	sub	sp, #20
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
 80068e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	4a40      	ldr	r2, [pc, #256]	; (80069f0 <TIM_Base_SetConfig+0x114>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d013      	beq.n	800691c <TIM_Base_SetConfig+0x40>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068fa:	d00f      	beq.n	800691c <TIM_Base_SetConfig+0x40>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	4a3d      	ldr	r2, [pc, #244]	; (80069f4 <TIM_Base_SetConfig+0x118>)
 8006900:	4293      	cmp	r3, r2
 8006902:	d00b      	beq.n	800691c <TIM_Base_SetConfig+0x40>
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	4a3c      	ldr	r2, [pc, #240]	; (80069f8 <TIM_Base_SetConfig+0x11c>)
 8006908:	4293      	cmp	r3, r2
 800690a:	d007      	beq.n	800691c <TIM_Base_SetConfig+0x40>
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	4a3b      	ldr	r2, [pc, #236]	; (80069fc <TIM_Base_SetConfig+0x120>)
 8006910:	4293      	cmp	r3, r2
 8006912:	d003      	beq.n	800691c <TIM_Base_SetConfig+0x40>
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	4a3a      	ldr	r2, [pc, #232]	; (8006a00 <TIM_Base_SetConfig+0x124>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d108      	bne.n	800692e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006922:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	685b      	ldr	r3, [r3, #4]
 8006928:	68fa      	ldr	r2, [r7, #12]
 800692a:	4313      	orrs	r3, r2
 800692c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	4a2f      	ldr	r2, [pc, #188]	; (80069f0 <TIM_Base_SetConfig+0x114>)
 8006932:	4293      	cmp	r3, r2
 8006934:	d02b      	beq.n	800698e <TIM_Base_SetConfig+0xb2>
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800693c:	d027      	beq.n	800698e <TIM_Base_SetConfig+0xb2>
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	4a2c      	ldr	r2, [pc, #176]	; (80069f4 <TIM_Base_SetConfig+0x118>)
 8006942:	4293      	cmp	r3, r2
 8006944:	d023      	beq.n	800698e <TIM_Base_SetConfig+0xb2>
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	4a2b      	ldr	r2, [pc, #172]	; (80069f8 <TIM_Base_SetConfig+0x11c>)
 800694a:	4293      	cmp	r3, r2
 800694c:	d01f      	beq.n	800698e <TIM_Base_SetConfig+0xb2>
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	4a2a      	ldr	r2, [pc, #168]	; (80069fc <TIM_Base_SetConfig+0x120>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d01b      	beq.n	800698e <TIM_Base_SetConfig+0xb2>
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	4a29      	ldr	r2, [pc, #164]	; (8006a00 <TIM_Base_SetConfig+0x124>)
 800695a:	4293      	cmp	r3, r2
 800695c:	d017      	beq.n	800698e <TIM_Base_SetConfig+0xb2>
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	4a28      	ldr	r2, [pc, #160]	; (8006a04 <TIM_Base_SetConfig+0x128>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d013      	beq.n	800698e <TIM_Base_SetConfig+0xb2>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	4a27      	ldr	r2, [pc, #156]	; (8006a08 <TIM_Base_SetConfig+0x12c>)
 800696a:	4293      	cmp	r3, r2
 800696c:	d00f      	beq.n	800698e <TIM_Base_SetConfig+0xb2>
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	4a26      	ldr	r2, [pc, #152]	; (8006a0c <TIM_Base_SetConfig+0x130>)
 8006972:	4293      	cmp	r3, r2
 8006974:	d00b      	beq.n	800698e <TIM_Base_SetConfig+0xb2>
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	4a25      	ldr	r2, [pc, #148]	; (8006a10 <TIM_Base_SetConfig+0x134>)
 800697a:	4293      	cmp	r3, r2
 800697c:	d007      	beq.n	800698e <TIM_Base_SetConfig+0xb2>
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	4a24      	ldr	r2, [pc, #144]	; (8006a14 <TIM_Base_SetConfig+0x138>)
 8006982:	4293      	cmp	r3, r2
 8006984:	d003      	beq.n	800698e <TIM_Base_SetConfig+0xb2>
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	4a23      	ldr	r2, [pc, #140]	; (8006a18 <TIM_Base_SetConfig+0x13c>)
 800698a:	4293      	cmp	r3, r2
 800698c:	d108      	bne.n	80069a0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006994:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	68db      	ldr	r3, [r3, #12]
 800699a:	68fa      	ldr	r2, [r7, #12]
 800699c:	4313      	orrs	r3, r2
 800699e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	695b      	ldr	r3, [r3, #20]
 80069aa:	4313      	orrs	r3, r2
 80069ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	68fa      	ldr	r2, [r7, #12]
 80069b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	689a      	ldr	r2, [r3, #8]
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80069bc:	683b      	ldr	r3, [r7, #0]
 80069be:	681a      	ldr	r2, [r3, #0]
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	4a0a      	ldr	r2, [pc, #40]	; (80069f0 <TIM_Base_SetConfig+0x114>)
 80069c8:	4293      	cmp	r3, r2
 80069ca:	d003      	beq.n	80069d4 <TIM_Base_SetConfig+0xf8>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	4a0c      	ldr	r2, [pc, #48]	; (8006a00 <TIM_Base_SetConfig+0x124>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d103      	bne.n	80069dc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	691a      	ldr	r2, [r3, #16]
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2201      	movs	r2, #1
 80069e0:	615a      	str	r2, [r3, #20]
}
 80069e2:	bf00      	nop
 80069e4:	3714      	adds	r7, #20
 80069e6:	46bd      	mov	sp, r7
 80069e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ec:	4770      	bx	lr
 80069ee:	bf00      	nop
 80069f0:	40010000 	.word	0x40010000
 80069f4:	40000400 	.word	0x40000400
 80069f8:	40000800 	.word	0x40000800
 80069fc:	40000c00 	.word	0x40000c00
 8006a00:	40010400 	.word	0x40010400
 8006a04:	40014000 	.word	0x40014000
 8006a08:	40014400 	.word	0x40014400
 8006a0c:	40014800 	.word	0x40014800
 8006a10:	40001800 	.word	0x40001800
 8006a14:	40001c00 	.word	0x40001c00
 8006a18:	40002000 	.word	0x40002000

08006a1c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a1c:	b480      	push	{r7}
 8006a1e:	b087      	sub	sp, #28
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
 8006a24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6a1b      	ldr	r3, [r3, #32]
 8006a2a:	f023 0201 	bic.w	r2, r3, #1
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6a1b      	ldr	r3, [r3, #32]
 8006a36:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	685b      	ldr	r3, [r3, #4]
 8006a3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	699b      	ldr	r3, [r3, #24]
 8006a42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006a44:	68fa      	ldr	r2, [r7, #12]
 8006a46:	4b2b      	ldr	r3, [pc, #172]	; (8006af4 <TIM_OC1_SetConfig+0xd8>)
 8006a48:	4013      	ands	r3, r2
 8006a4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	f023 0303 	bic.w	r3, r3, #3
 8006a52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	68fa      	ldr	r2, [r7, #12]
 8006a5a:	4313      	orrs	r3, r2
 8006a5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006a5e:	697b      	ldr	r3, [r7, #20]
 8006a60:	f023 0302 	bic.w	r3, r3, #2
 8006a64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	689b      	ldr	r3, [r3, #8]
 8006a6a:	697a      	ldr	r2, [r7, #20]
 8006a6c:	4313      	orrs	r3, r2
 8006a6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	4a21      	ldr	r2, [pc, #132]	; (8006af8 <TIM_OC1_SetConfig+0xdc>)
 8006a74:	4293      	cmp	r3, r2
 8006a76:	d003      	beq.n	8006a80 <TIM_OC1_SetConfig+0x64>
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	4a20      	ldr	r2, [pc, #128]	; (8006afc <TIM_OC1_SetConfig+0xe0>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d10c      	bne.n	8006a9a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006a80:	697b      	ldr	r3, [r7, #20]
 8006a82:	f023 0308 	bic.w	r3, r3, #8
 8006a86:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	68db      	ldr	r3, [r3, #12]
 8006a8c:	697a      	ldr	r2, [r7, #20]
 8006a8e:	4313      	orrs	r3, r2
 8006a90:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	f023 0304 	bic.w	r3, r3, #4
 8006a98:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	4a16      	ldr	r2, [pc, #88]	; (8006af8 <TIM_OC1_SetConfig+0xdc>)
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d003      	beq.n	8006aaa <TIM_OC1_SetConfig+0x8e>
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	4a15      	ldr	r2, [pc, #84]	; (8006afc <TIM_OC1_SetConfig+0xe0>)
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d111      	bne.n	8006ace <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006aaa:	693b      	ldr	r3, [r7, #16]
 8006aac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006ab0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006ab2:	693b      	ldr	r3, [r7, #16]
 8006ab4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006ab8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	695b      	ldr	r3, [r3, #20]
 8006abe:	693a      	ldr	r2, [r7, #16]
 8006ac0:	4313      	orrs	r3, r2
 8006ac2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	699b      	ldr	r3, [r3, #24]
 8006ac8:	693a      	ldr	r2, [r7, #16]
 8006aca:	4313      	orrs	r3, r2
 8006acc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	693a      	ldr	r2, [r7, #16]
 8006ad2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	68fa      	ldr	r2, [r7, #12]
 8006ad8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	685a      	ldr	r2, [r3, #4]
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	697a      	ldr	r2, [r7, #20]
 8006ae6:	621a      	str	r2, [r3, #32]
}
 8006ae8:	bf00      	nop
 8006aea:	371c      	adds	r7, #28
 8006aec:	46bd      	mov	sp, r7
 8006aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af2:	4770      	bx	lr
 8006af4:	fffeff8f 	.word	0xfffeff8f
 8006af8:	40010000 	.word	0x40010000
 8006afc:	40010400 	.word	0x40010400

08006b00 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b00:	b480      	push	{r7}
 8006b02:	b087      	sub	sp, #28
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
 8006b08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6a1b      	ldr	r3, [r3, #32]
 8006b0e:	f023 0210 	bic.w	r2, r3, #16
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6a1b      	ldr	r3, [r3, #32]
 8006b1a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	685b      	ldr	r3, [r3, #4]
 8006b20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	699b      	ldr	r3, [r3, #24]
 8006b26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006b28:	68fa      	ldr	r2, [r7, #12]
 8006b2a:	4b2e      	ldr	r3, [pc, #184]	; (8006be4 <TIM_OC2_SetConfig+0xe4>)
 8006b2c:	4013      	ands	r3, r2
 8006b2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	021b      	lsls	r3, r3, #8
 8006b3e:	68fa      	ldr	r2, [r7, #12]
 8006b40:	4313      	orrs	r3, r2
 8006b42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006b44:	697b      	ldr	r3, [r7, #20]
 8006b46:	f023 0320 	bic.w	r3, r3, #32
 8006b4a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	689b      	ldr	r3, [r3, #8]
 8006b50:	011b      	lsls	r3, r3, #4
 8006b52:	697a      	ldr	r2, [r7, #20]
 8006b54:	4313      	orrs	r3, r2
 8006b56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	4a23      	ldr	r2, [pc, #140]	; (8006be8 <TIM_OC2_SetConfig+0xe8>)
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	d003      	beq.n	8006b68 <TIM_OC2_SetConfig+0x68>
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	4a22      	ldr	r2, [pc, #136]	; (8006bec <TIM_OC2_SetConfig+0xec>)
 8006b64:	4293      	cmp	r3, r2
 8006b66:	d10d      	bne.n	8006b84 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006b68:	697b      	ldr	r3, [r7, #20]
 8006b6a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006b6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	68db      	ldr	r3, [r3, #12]
 8006b74:	011b      	lsls	r3, r3, #4
 8006b76:	697a      	ldr	r2, [r7, #20]
 8006b78:	4313      	orrs	r3, r2
 8006b7a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006b7c:	697b      	ldr	r3, [r7, #20]
 8006b7e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b82:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	4a18      	ldr	r2, [pc, #96]	; (8006be8 <TIM_OC2_SetConfig+0xe8>)
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d003      	beq.n	8006b94 <TIM_OC2_SetConfig+0x94>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	4a17      	ldr	r2, [pc, #92]	; (8006bec <TIM_OC2_SetConfig+0xec>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d113      	bne.n	8006bbc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006b94:	693b      	ldr	r3, [r7, #16]
 8006b96:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006b9a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006b9c:	693b      	ldr	r3, [r7, #16]
 8006b9e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006ba2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	695b      	ldr	r3, [r3, #20]
 8006ba8:	009b      	lsls	r3, r3, #2
 8006baa:	693a      	ldr	r2, [r7, #16]
 8006bac:	4313      	orrs	r3, r2
 8006bae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	699b      	ldr	r3, [r3, #24]
 8006bb4:	009b      	lsls	r3, r3, #2
 8006bb6:	693a      	ldr	r2, [r7, #16]
 8006bb8:	4313      	orrs	r3, r2
 8006bba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	693a      	ldr	r2, [r7, #16]
 8006bc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	68fa      	ldr	r2, [r7, #12]
 8006bc6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	685a      	ldr	r2, [r3, #4]
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	697a      	ldr	r2, [r7, #20]
 8006bd4:	621a      	str	r2, [r3, #32]
}
 8006bd6:	bf00      	nop
 8006bd8:	371c      	adds	r7, #28
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be0:	4770      	bx	lr
 8006be2:	bf00      	nop
 8006be4:	feff8fff 	.word	0xfeff8fff
 8006be8:	40010000 	.word	0x40010000
 8006bec:	40010400 	.word	0x40010400

08006bf0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006bf0:	b480      	push	{r7}
 8006bf2:	b087      	sub	sp, #28
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
 8006bf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6a1b      	ldr	r3, [r3, #32]
 8006bfe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	6a1b      	ldr	r3, [r3, #32]
 8006c0a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	685b      	ldr	r3, [r3, #4]
 8006c10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	69db      	ldr	r3, [r3, #28]
 8006c16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006c18:	68fa      	ldr	r2, [r7, #12]
 8006c1a:	4b2d      	ldr	r3, [pc, #180]	; (8006cd0 <TIM_OC3_SetConfig+0xe0>)
 8006c1c:	4013      	ands	r3, r2
 8006c1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	f023 0303 	bic.w	r3, r3, #3
 8006c26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	68fa      	ldr	r2, [r7, #12]
 8006c2e:	4313      	orrs	r3, r2
 8006c30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006c32:	697b      	ldr	r3, [r7, #20]
 8006c34:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006c38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	689b      	ldr	r3, [r3, #8]
 8006c3e:	021b      	lsls	r3, r3, #8
 8006c40:	697a      	ldr	r2, [r7, #20]
 8006c42:	4313      	orrs	r3, r2
 8006c44:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	4a22      	ldr	r2, [pc, #136]	; (8006cd4 <TIM_OC3_SetConfig+0xe4>)
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d003      	beq.n	8006c56 <TIM_OC3_SetConfig+0x66>
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	4a21      	ldr	r2, [pc, #132]	; (8006cd8 <TIM_OC3_SetConfig+0xe8>)
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d10d      	bne.n	8006c72 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006c56:	697b      	ldr	r3, [r7, #20]
 8006c58:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006c5c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	68db      	ldr	r3, [r3, #12]
 8006c62:	021b      	lsls	r3, r3, #8
 8006c64:	697a      	ldr	r2, [r7, #20]
 8006c66:	4313      	orrs	r3, r2
 8006c68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006c6a:	697b      	ldr	r3, [r7, #20]
 8006c6c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006c70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	4a17      	ldr	r2, [pc, #92]	; (8006cd4 <TIM_OC3_SetConfig+0xe4>)
 8006c76:	4293      	cmp	r3, r2
 8006c78:	d003      	beq.n	8006c82 <TIM_OC3_SetConfig+0x92>
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	4a16      	ldr	r2, [pc, #88]	; (8006cd8 <TIM_OC3_SetConfig+0xe8>)
 8006c7e:	4293      	cmp	r3, r2
 8006c80:	d113      	bne.n	8006caa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006c82:	693b      	ldr	r3, [r7, #16]
 8006c84:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006c88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006c8a:	693b      	ldr	r3, [r7, #16]
 8006c8c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006c90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	695b      	ldr	r3, [r3, #20]
 8006c96:	011b      	lsls	r3, r3, #4
 8006c98:	693a      	ldr	r2, [r7, #16]
 8006c9a:	4313      	orrs	r3, r2
 8006c9c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	699b      	ldr	r3, [r3, #24]
 8006ca2:	011b      	lsls	r3, r3, #4
 8006ca4:	693a      	ldr	r2, [r7, #16]
 8006ca6:	4313      	orrs	r3, r2
 8006ca8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	693a      	ldr	r2, [r7, #16]
 8006cae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	68fa      	ldr	r2, [r7, #12]
 8006cb4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	685a      	ldr	r2, [r3, #4]
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	697a      	ldr	r2, [r7, #20]
 8006cc2:	621a      	str	r2, [r3, #32]
}
 8006cc4:	bf00      	nop
 8006cc6:	371c      	adds	r7, #28
 8006cc8:	46bd      	mov	sp, r7
 8006cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cce:	4770      	bx	lr
 8006cd0:	fffeff8f 	.word	0xfffeff8f
 8006cd4:	40010000 	.word	0x40010000
 8006cd8:	40010400 	.word	0x40010400

08006cdc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006cdc:	b480      	push	{r7}
 8006cde:	b087      	sub	sp, #28
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
 8006ce4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6a1b      	ldr	r3, [r3, #32]
 8006cea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6a1b      	ldr	r3, [r3, #32]
 8006cf6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	685b      	ldr	r3, [r3, #4]
 8006cfc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	69db      	ldr	r3, [r3, #28]
 8006d02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006d04:	68fa      	ldr	r2, [r7, #12]
 8006d06:	4b1e      	ldr	r3, [pc, #120]	; (8006d80 <TIM_OC4_SetConfig+0xa4>)
 8006d08:	4013      	ands	r3, r2
 8006d0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d14:	683b      	ldr	r3, [r7, #0]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	021b      	lsls	r3, r3, #8
 8006d1a:	68fa      	ldr	r2, [r7, #12]
 8006d1c:	4313      	orrs	r3, r2
 8006d1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006d20:	693b      	ldr	r3, [r7, #16]
 8006d22:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006d26:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	689b      	ldr	r3, [r3, #8]
 8006d2c:	031b      	lsls	r3, r3, #12
 8006d2e:	693a      	ldr	r2, [r7, #16]
 8006d30:	4313      	orrs	r3, r2
 8006d32:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	4a13      	ldr	r2, [pc, #76]	; (8006d84 <TIM_OC4_SetConfig+0xa8>)
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d003      	beq.n	8006d44 <TIM_OC4_SetConfig+0x68>
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	4a12      	ldr	r2, [pc, #72]	; (8006d88 <TIM_OC4_SetConfig+0xac>)
 8006d40:	4293      	cmp	r3, r2
 8006d42:	d109      	bne.n	8006d58 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006d44:	697b      	ldr	r3, [r7, #20]
 8006d46:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006d4a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	695b      	ldr	r3, [r3, #20]
 8006d50:	019b      	lsls	r3, r3, #6
 8006d52:	697a      	ldr	r2, [r7, #20]
 8006d54:	4313      	orrs	r3, r2
 8006d56:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	697a      	ldr	r2, [r7, #20]
 8006d5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	68fa      	ldr	r2, [r7, #12]
 8006d62:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006d64:	683b      	ldr	r3, [r7, #0]
 8006d66:	685a      	ldr	r2, [r3, #4]
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	693a      	ldr	r2, [r7, #16]
 8006d70:	621a      	str	r2, [r3, #32]
}
 8006d72:	bf00      	nop
 8006d74:	371c      	adds	r7, #28
 8006d76:	46bd      	mov	sp, r7
 8006d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7c:	4770      	bx	lr
 8006d7e:	bf00      	nop
 8006d80:	feff8fff 	.word	0xfeff8fff
 8006d84:	40010000 	.word	0x40010000
 8006d88:	40010400 	.word	0x40010400

08006d8c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	b087      	sub	sp, #28
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
 8006d94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	6a1b      	ldr	r3, [r3, #32]
 8006d9a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6a1b      	ldr	r3, [r3, #32]
 8006da6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	685b      	ldr	r3, [r3, #4]
 8006dac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006db2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006db4:	68fa      	ldr	r2, [r7, #12]
 8006db6:	4b1b      	ldr	r3, [pc, #108]	; (8006e24 <TIM_OC5_SetConfig+0x98>)
 8006db8:	4013      	ands	r3, r2
 8006dba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	68fa      	ldr	r2, [r7, #12]
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006dc6:	693b      	ldr	r3, [r7, #16]
 8006dc8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006dcc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006dce:	683b      	ldr	r3, [r7, #0]
 8006dd0:	689b      	ldr	r3, [r3, #8]
 8006dd2:	041b      	lsls	r3, r3, #16
 8006dd4:	693a      	ldr	r2, [r7, #16]
 8006dd6:	4313      	orrs	r3, r2
 8006dd8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	4a12      	ldr	r2, [pc, #72]	; (8006e28 <TIM_OC5_SetConfig+0x9c>)
 8006dde:	4293      	cmp	r3, r2
 8006de0:	d003      	beq.n	8006dea <TIM_OC5_SetConfig+0x5e>
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	4a11      	ldr	r2, [pc, #68]	; (8006e2c <TIM_OC5_SetConfig+0xa0>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	d109      	bne.n	8006dfe <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006dea:	697b      	ldr	r3, [r7, #20]
 8006dec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006df0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	695b      	ldr	r3, [r3, #20]
 8006df6:	021b      	lsls	r3, r3, #8
 8006df8:	697a      	ldr	r2, [r7, #20]
 8006dfa:	4313      	orrs	r3, r2
 8006dfc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	697a      	ldr	r2, [r7, #20]
 8006e02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	68fa      	ldr	r2, [r7, #12]
 8006e08:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	685a      	ldr	r2, [r3, #4]
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	693a      	ldr	r2, [r7, #16]
 8006e16:	621a      	str	r2, [r3, #32]
}
 8006e18:	bf00      	nop
 8006e1a:	371c      	adds	r7, #28
 8006e1c:	46bd      	mov	sp, r7
 8006e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e22:	4770      	bx	lr
 8006e24:	fffeff8f 	.word	0xfffeff8f
 8006e28:	40010000 	.word	0x40010000
 8006e2c:	40010400 	.word	0x40010400

08006e30 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006e30:	b480      	push	{r7}
 8006e32:	b087      	sub	sp, #28
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]
 8006e38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6a1b      	ldr	r3, [r3, #32]
 8006e3e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6a1b      	ldr	r3, [r3, #32]
 8006e4a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	685b      	ldr	r3, [r3, #4]
 8006e50:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006e58:	68fa      	ldr	r2, [r7, #12]
 8006e5a:	4b1c      	ldr	r3, [pc, #112]	; (8006ecc <TIM_OC6_SetConfig+0x9c>)
 8006e5c:	4013      	ands	r3, r2
 8006e5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	021b      	lsls	r3, r3, #8
 8006e66:	68fa      	ldr	r2, [r7, #12]
 8006e68:	4313      	orrs	r3, r2
 8006e6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006e6c:	693b      	ldr	r3, [r7, #16]
 8006e6e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006e72:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006e74:	683b      	ldr	r3, [r7, #0]
 8006e76:	689b      	ldr	r3, [r3, #8]
 8006e78:	051b      	lsls	r3, r3, #20
 8006e7a:	693a      	ldr	r2, [r7, #16]
 8006e7c:	4313      	orrs	r3, r2
 8006e7e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	4a13      	ldr	r2, [pc, #76]	; (8006ed0 <TIM_OC6_SetConfig+0xa0>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d003      	beq.n	8006e90 <TIM_OC6_SetConfig+0x60>
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	4a12      	ldr	r2, [pc, #72]	; (8006ed4 <TIM_OC6_SetConfig+0xa4>)
 8006e8c:	4293      	cmp	r3, r2
 8006e8e:	d109      	bne.n	8006ea4 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006e90:	697b      	ldr	r3, [r7, #20]
 8006e92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006e96:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	695b      	ldr	r3, [r3, #20]
 8006e9c:	029b      	lsls	r3, r3, #10
 8006e9e:	697a      	ldr	r2, [r7, #20]
 8006ea0:	4313      	orrs	r3, r2
 8006ea2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	697a      	ldr	r2, [r7, #20]
 8006ea8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	68fa      	ldr	r2, [r7, #12]
 8006eae:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	685a      	ldr	r2, [r3, #4]
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	693a      	ldr	r2, [r7, #16]
 8006ebc:	621a      	str	r2, [r3, #32]
}
 8006ebe:	bf00      	nop
 8006ec0:	371c      	adds	r7, #28
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec8:	4770      	bx	lr
 8006eca:	bf00      	nop
 8006ecc:	feff8fff 	.word	0xfeff8fff
 8006ed0:	40010000 	.word	0x40010000
 8006ed4:	40010400 	.word	0x40010400

08006ed8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006ed8:	b480      	push	{r7}
 8006eda:	b087      	sub	sp, #28
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	60f8      	str	r0, [r7, #12]
 8006ee0:	60b9      	str	r1, [r7, #8]
 8006ee2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	6a1b      	ldr	r3, [r3, #32]
 8006ee8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	6a1b      	ldr	r3, [r3, #32]
 8006eee:	f023 0201 	bic.w	r2, r3, #1
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	699b      	ldr	r3, [r3, #24]
 8006efa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006efc:	693b      	ldr	r3, [r7, #16]
 8006efe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006f02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	011b      	lsls	r3, r3, #4
 8006f08:	693a      	ldr	r2, [r7, #16]
 8006f0a:	4313      	orrs	r3, r2
 8006f0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006f0e:	697b      	ldr	r3, [r7, #20]
 8006f10:	f023 030a 	bic.w	r3, r3, #10
 8006f14:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006f16:	697a      	ldr	r2, [r7, #20]
 8006f18:	68bb      	ldr	r3, [r7, #8]
 8006f1a:	4313      	orrs	r3, r2
 8006f1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	693a      	ldr	r2, [r7, #16]
 8006f22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	697a      	ldr	r2, [r7, #20]
 8006f28:	621a      	str	r2, [r3, #32]
}
 8006f2a:	bf00      	nop
 8006f2c:	371c      	adds	r7, #28
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f34:	4770      	bx	lr

08006f36 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f36:	b480      	push	{r7}
 8006f38:	b087      	sub	sp, #28
 8006f3a:	af00      	add	r7, sp, #0
 8006f3c:	60f8      	str	r0, [r7, #12]
 8006f3e:	60b9      	str	r1, [r7, #8]
 8006f40:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	6a1b      	ldr	r3, [r3, #32]
 8006f46:	f023 0210 	bic.w	r2, r3, #16
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	699b      	ldr	r3, [r3, #24]
 8006f52:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	6a1b      	ldr	r3, [r3, #32]
 8006f58:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006f5a:	697b      	ldr	r3, [r7, #20]
 8006f5c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006f60:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	031b      	lsls	r3, r3, #12
 8006f66:	697a      	ldr	r2, [r7, #20]
 8006f68:	4313      	orrs	r3, r2
 8006f6a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006f6c:	693b      	ldr	r3, [r7, #16]
 8006f6e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006f72:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006f74:	68bb      	ldr	r3, [r7, #8]
 8006f76:	011b      	lsls	r3, r3, #4
 8006f78:	693a      	ldr	r2, [r7, #16]
 8006f7a:	4313      	orrs	r3, r2
 8006f7c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	697a      	ldr	r2, [r7, #20]
 8006f82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	693a      	ldr	r2, [r7, #16]
 8006f88:	621a      	str	r2, [r3, #32]
}
 8006f8a:	bf00      	nop
 8006f8c:	371c      	adds	r7, #28
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f94:	4770      	bx	lr

08006f96 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006f96:	b480      	push	{r7}
 8006f98:	b085      	sub	sp, #20
 8006f9a:	af00      	add	r7, sp, #0
 8006f9c:	6078      	str	r0, [r7, #4]
 8006f9e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	689b      	ldr	r3, [r3, #8]
 8006fa4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006fae:	683a      	ldr	r2, [r7, #0]
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	4313      	orrs	r3, r2
 8006fb4:	f043 0307 	orr.w	r3, r3, #7
 8006fb8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	68fa      	ldr	r2, [r7, #12]
 8006fbe:	609a      	str	r2, [r3, #8]
}
 8006fc0:	bf00      	nop
 8006fc2:	3714      	adds	r7, #20
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fca:	4770      	bx	lr

08006fcc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006fcc:	b480      	push	{r7}
 8006fce:	b087      	sub	sp, #28
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	60f8      	str	r0, [r7, #12]
 8006fd4:	60b9      	str	r1, [r7, #8]
 8006fd6:	607a      	str	r2, [r7, #4]
 8006fd8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	689b      	ldr	r3, [r3, #8]
 8006fde:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006fe0:	697b      	ldr	r3, [r7, #20]
 8006fe2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006fe6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006fe8:	683b      	ldr	r3, [r7, #0]
 8006fea:	021a      	lsls	r2, r3, #8
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	431a      	orrs	r2, r3
 8006ff0:	68bb      	ldr	r3, [r7, #8]
 8006ff2:	4313      	orrs	r3, r2
 8006ff4:	697a      	ldr	r2, [r7, #20]
 8006ff6:	4313      	orrs	r3, r2
 8006ff8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	697a      	ldr	r2, [r7, #20]
 8006ffe:	609a      	str	r2, [r3, #8]
}
 8007000:	bf00      	nop
 8007002:	371c      	adds	r7, #28
 8007004:	46bd      	mov	sp, r7
 8007006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700a:	4770      	bx	lr

0800700c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800700c:	b480      	push	{r7}
 800700e:	b087      	sub	sp, #28
 8007010:	af00      	add	r7, sp, #0
 8007012:	60f8      	str	r0, [r7, #12]
 8007014:	60b9      	str	r1, [r7, #8]
 8007016:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007018:	68bb      	ldr	r3, [r7, #8]
 800701a:	f003 031f 	and.w	r3, r3, #31
 800701e:	2201      	movs	r2, #1
 8007020:	fa02 f303 	lsl.w	r3, r2, r3
 8007024:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	6a1a      	ldr	r2, [r3, #32]
 800702a:	697b      	ldr	r3, [r7, #20]
 800702c:	43db      	mvns	r3, r3
 800702e:	401a      	ands	r2, r3
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	6a1a      	ldr	r2, [r3, #32]
 8007038:	68bb      	ldr	r3, [r7, #8]
 800703a:	f003 031f 	and.w	r3, r3, #31
 800703e:	6879      	ldr	r1, [r7, #4]
 8007040:	fa01 f303 	lsl.w	r3, r1, r3
 8007044:	431a      	orrs	r2, r3
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	621a      	str	r2, [r3, #32]
}
 800704a:	bf00      	nop
 800704c:	371c      	adds	r7, #28
 800704e:	46bd      	mov	sp, r7
 8007050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007054:	4770      	bx	lr
	...

08007058 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007058:	b480      	push	{r7}
 800705a:	b085      	sub	sp, #20
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
 8007060:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007068:	2b01      	cmp	r3, #1
 800706a:	d101      	bne.n	8007070 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800706c:	2302      	movs	r3, #2
 800706e:	e06d      	b.n	800714c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2201      	movs	r2, #1
 8007074:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2202      	movs	r2, #2
 800707c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	685b      	ldr	r3, [r3, #4]
 8007086:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	689b      	ldr	r3, [r3, #8]
 800708e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	4a30      	ldr	r2, [pc, #192]	; (8007158 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d004      	beq.n	80070a4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	4a2f      	ldr	r2, [pc, #188]	; (800715c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80070a0:	4293      	cmp	r3, r2
 80070a2:	d108      	bne.n	80070b6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80070aa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	685b      	ldr	r3, [r3, #4]
 80070b0:	68fa      	ldr	r2, [r7, #12]
 80070b2:	4313      	orrs	r3, r2
 80070b4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070bc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	68fa      	ldr	r2, [r7, #12]
 80070c4:	4313      	orrs	r3, r2
 80070c6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	68fa      	ldr	r2, [r7, #12]
 80070ce:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	4a20      	ldr	r2, [pc, #128]	; (8007158 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80070d6:	4293      	cmp	r3, r2
 80070d8:	d022      	beq.n	8007120 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070e2:	d01d      	beq.n	8007120 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	4a1d      	ldr	r2, [pc, #116]	; (8007160 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80070ea:	4293      	cmp	r3, r2
 80070ec:	d018      	beq.n	8007120 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	4a1c      	ldr	r2, [pc, #112]	; (8007164 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80070f4:	4293      	cmp	r3, r2
 80070f6:	d013      	beq.n	8007120 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	4a1a      	ldr	r2, [pc, #104]	; (8007168 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80070fe:	4293      	cmp	r3, r2
 8007100:	d00e      	beq.n	8007120 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	4a15      	ldr	r2, [pc, #84]	; (800715c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007108:	4293      	cmp	r3, r2
 800710a:	d009      	beq.n	8007120 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	4a16      	ldr	r2, [pc, #88]	; (800716c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007112:	4293      	cmp	r3, r2
 8007114:	d004      	beq.n	8007120 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	4a15      	ldr	r2, [pc, #84]	; (8007170 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800711c:	4293      	cmp	r3, r2
 800711e:	d10c      	bne.n	800713a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007120:	68bb      	ldr	r3, [r7, #8]
 8007122:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007126:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	689b      	ldr	r3, [r3, #8]
 800712c:	68ba      	ldr	r2, [r7, #8]
 800712e:	4313      	orrs	r3, r2
 8007130:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	68ba      	ldr	r2, [r7, #8]
 8007138:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2201      	movs	r2, #1
 800713e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2200      	movs	r2, #0
 8007146:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800714a:	2300      	movs	r3, #0
}
 800714c:	4618      	mov	r0, r3
 800714e:	3714      	adds	r7, #20
 8007150:	46bd      	mov	sp, r7
 8007152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007156:	4770      	bx	lr
 8007158:	40010000 	.word	0x40010000
 800715c:	40010400 	.word	0x40010400
 8007160:	40000400 	.word	0x40000400
 8007164:	40000800 	.word	0x40000800
 8007168:	40000c00 	.word	0x40000c00
 800716c:	40014000 	.word	0x40014000
 8007170:	40001800 	.word	0x40001800

08007174 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007174:	b480      	push	{r7}
 8007176:	b085      	sub	sp, #20
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
 800717c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800717e:	2300      	movs	r3, #0
 8007180:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007188:	2b01      	cmp	r3, #1
 800718a:	d101      	bne.n	8007190 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800718c:	2302      	movs	r3, #2
 800718e:	e065      	b.n	800725c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2201      	movs	r2, #1
 8007194:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800719e:	683b      	ldr	r3, [r7, #0]
 80071a0:	68db      	ldr	r3, [r3, #12]
 80071a2:	4313      	orrs	r3, r2
 80071a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80071ac:	683b      	ldr	r3, [r7, #0]
 80071ae:	689b      	ldr	r3, [r3, #8]
 80071b0:	4313      	orrs	r3, r2
 80071b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	685b      	ldr	r3, [r3, #4]
 80071be:	4313      	orrs	r3, r2
 80071c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80071c8:	683b      	ldr	r3, [r7, #0]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	4313      	orrs	r3, r2
 80071ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80071d6:	683b      	ldr	r3, [r7, #0]
 80071d8:	691b      	ldr	r3, [r3, #16]
 80071da:	4313      	orrs	r3, r2
 80071dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	695b      	ldr	r3, [r3, #20]
 80071e8:	4313      	orrs	r3, r2
 80071ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80071f2:	683b      	ldr	r3, [r7, #0]
 80071f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071f6:	4313      	orrs	r3, r2
 80071f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	699b      	ldr	r3, [r3, #24]
 8007204:	041b      	lsls	r3, r3, #16
 8007206:	4313      	orrs	r3, r2
 8007208:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	4a16      	ldr	r2, [pc, #88]	; (8007268 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8007210:	4293      	cmp	r3, r2
 8007212:	d004      	beq.n	800721e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	4a14      	ldr	r2, [pc, #80]	; (800726c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800721a:	4293      	cmp	r3, r2
 800721c:	d115      	bne.n	800724a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007228:	051b      	lsls	r3, r3, #20
 800722a:	4313      	orrs	r3, r2
 800722c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8007234:	683b      	ldr	r3, [r7, #0]
 8007236:	69db      	ldr	r3, [r3, #28]
 8007238:	4313      	orrs	r3, r2
 800723a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	6a1b      	ldr	r3, [r3, #32]
 8007246:	4313      	orrs	r3, r2
 8007248:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	68fa      	ldr	r2, [r7, #12]
 8007250:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	2200      	movs	r2, #0
 8007256:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800725a:	2300      	movs	r3, #0
}
 800725c:	4618      	mov	r0, r3
 800725e:	3714      	adds	r7, #20
 8007260:	46bd      	mov	sp, r7
 8007262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007266:	4770      	bx	lr
 8007268:	40010000 	.word	0x40010000
 800726c:	40010400 	.word	0x40010400

08007270 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007270:	b480      	push	{r7}
 8007272:	b083      	sub	sp, #12
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007278:	bf00      	nop
 800727a:	370c      	adds	r7, #12
 800727c:	46bd      	mov	sp, r7
 800727e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007282:	4770      	bx	lr

08007284 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007284:	b480      	push	{r7}
 8007286:	b083      	sub	sp, #12
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800728c:	bf00      	nop
 800728e:	370c      	adds	r7, #12
 8007290:	46bd      	mov	sp, r7
 8007292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007296:	4770      	bx	lr

08007298 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007298:	b480      	push	{r7}
 800729a:	b083      	sub	sp, #12
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80072a0:	bf00      	nop
 80072a2:	370c      	adds	r7, #12
 80072a4:	46bd      	mov	sp, r7
 80072a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072aa:	4770      	bx	lr

080072ac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b082      	sub	sp, #8
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d101      	bne.n	80072be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80072ba:	2301      	movs	r3, #1
 80072bc:	e040      	b.n	8007340 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d106      	bne.n	80072d4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2200      	movs	r2, #0
 80072ca:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80072ce:	6878      	ldr	r0, [r7, #4]
 80072d0:	f7fb fd2e 	bl	8002d30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2224      	movs	r2, #36	; 0x24
 80072d8:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	681a      	ldr	r2, [r3, #0]
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f022 0201 	bic.w	r2, r2, #1
 80072e8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80072ea:	6878      	ldr	r0, [r7, #4]
 80072ec:	f000 fbe6 	bl	8007abc <UART_SetConfig>
 80072f0:	4603      	mov	r3, r0
 80072f2:	2b01      	cmp	r3, #1
 80072f4:	d101      	bne.n	80072fa <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80072f6:	2301      	movs	r3, #1
 80072f8:	e022      	b.n	8007340 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d002      	beq.n	8007308 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007302:	6878      	ldr	r0, [r7, #4]
 8007304:	f000 fe3e 	bl	8007f84 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	685a      	ldr	r2, [r3, #4]
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007316:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	689a      	ldr	r2, [r3, #8]
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007326:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	681a      	ldr	r2, [r3, #0]
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f042 0201 	orr.w	r2, r2, #1
 8007336:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007338:	6878      	ldr	r0, [r7, #4]
 800733a:	f000 fec5 	bl	80080c8 <UART_CheckIdleState>
 800733e:	4603      	mov	r3, r0
}
 8007340:	4618      	mov	r0, r3
 8007342:	3708      	adds	r7, #8
 8007344:	46bd      	mov	sp, r7
 8007346:	bd80      	pop	{r7, pc}

08007348 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007348:	b580      	push	{r7, lr}
 800734a:	b08a      	sub	sp, #40	; 0x28
 800734c:	af02      	add	r7, sp, #8
 800734e:	60f8      	str	r0, [r7, #12]
 8007350:	60b9      	str	r1, [r7, #8]
 8007352:	603b      	str	r3, [r7, #0]
 8007354:	4613      	mov	r3, r2
 8007356:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800735c:	2b20      	cmp	r3, #32
 800735e:	d171      	bne.n	8007444 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8007360:	68bb      	ldr	r3, [r7, #8]
 8007362:	2b00      	cmp	r3, #0
 8007364:	d002      	beq.n	800736c <HAL_UART_Transmit+0x24>
 8007366:	88fb      	ldrh	r3, [r7, #6]
 8007368:	2b00      	cmp	r3, #0
 800736a:	d101      	bne.n	8007370 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800736c:	2301      	movs	r3, #1
 800736e:	e06a      	b.n	8007446 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	2200      	movs	r2, #0
 8007374:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	2221      	movs	r2, #33	; 0x21
 800737c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800737e:	f7fb fdb9 	bl	8002ef4 <HAL_GetTick>
 8007382:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	88fa      	ldrh	r2, [r7, #6]
 8007388:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	88fa      	ldrh	r2, [r7, #6]
 8007390:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	689b      	ldr	r3, [r3, #8]
 8007398:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800739c:	d108      	bne.n	80073b0 <HAL_UART_Transmit+0x68>
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	691b      	ldr	r3, [r3, #16]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d104      	bne.n	80073b0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80073a6:	2300      	movs	r3, #0
 80073a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80073aa:	68bb      	ldr	r3, [r7, #8]
 80073ac:	61bb      	str	r3, [r7, #24]
 80073ae:	e003      	b.n	80073b8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80073b0:	68bb      	ldr	r3, [r7, #8]
 80073b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80073b4:	2300      	movs	r3, #0
 80073b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80073b8:	e02c      	b.n	8007414 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	9300      	str	r3, [sp, #0]
 80073be:	697b      	ldr	r3, [r7, #20]
 80073c0:	2200      	movs	r2, #0
 80073c2:	2180      	movs	r1, #128	; 0x80
 80073c4:	68f8      	ldr	r0, [r7, #12]
 80073c6:	f000 feb6 	bl	8008136 <UART_WaitOnFlagUntilTimeout>
 80073ca:	4603      	mov	r3, r0
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d001      	beq.n	80073d4 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 80073d0:	2303      	movs	r3, #3
 80073d2:	e038      	b.n	8007446 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80073d4:	69fb      	ldr	r3, [r7, #28]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d10b      	bne.n	80073f2 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80073da:	69bb      	ldr	r3, [r7, #24]
 80073dc:	881b      	ldrh	r3, [r3, #0]
 80073de:	461a      	mov	r2, r3
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80073e8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80073ea:	69bb      	ldr	r3, [r7, #24]
 80073ec:	3302      	adds	r3, #2
 80073ee:	61bb      	str	r3, [r7, #24]
 80073f0:	e007      	b.n	8007402 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80073f2:	69fb      	ldr	r3, [r7, #28]
 80073f4:	781a      	ldrb	r2, [r3, #0]
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80073fc:	69fb      	ldr	r3, [r7, #28]
 80073fe:	3301      	adds	r3, #1
 8007400:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007408:	b29b      	uxth	r3, r3
 800740a:	3b01      	subs	r3, #1
 800740c:	b29a      	uxth	r2, r3
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800741a:	b29b      	uxth	r3, r3
 800741c:	2b00      	cmp	r3, #0
 800741e:	d1cc      	bne.n	80073ba <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007420:	683b      	ldr	r3, [r7, #0]
 8007422:	9300      	str	r3, [sp, #0]
 8007424:	697b      	ldr	r3, [r7, #20]
 8007426:	2200      	movs	r2, #0
 8007428:	2140      	movs	r1, #64	; 0x40
 800742a:	68f8      	ldr	r0, [r7, #12]
 800742c:	f000 fe83 	bl	8008136 <UART_WaitOnFlagUntilTimeout>
 8007430:	4603      	mov	r3, r0
 8007432:	2b00      	cmp	r3, #0
 8007434:	d001      	beq.n	800743a <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8007436:	2303      	movs	r3, #3
 8007438:	e005      	b.n	8007446 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	2220      	movs	r2, #32
 800743e:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8007440:	2300      	movs	r3, #0
 8007442:	e000      	b.n	8007446 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8007444:	2302      	movs	r3, #2
  }
}
 8007446:	4618      	mov	r0, r3
 8007448:	3720      	adds	r7, #32
 800744a:	46bd      	mov	sp, r7
 800744c:	bd80      	pop	{r7, pc}

0800744e <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800744e:	b580      	push	{r7, lr}
 8007450:	b08a      	sub	sp, #40	; 0x28
 8007452:	af00      	add	r7, sp, #0
 8007454:	60f8      	str	r0, [r7, #12]
 8007456:	60b9      	str	r1, [r7, #8]
 8007458:	4613      	mov	r3, r2
 800745a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007462:	2b20      	cmp	r3, #32
 8007464:	d132      	bne.n	80074cc <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007466:	68bb      	ldr	r3, [r7, #8]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d002      	beq.n	8007472 <HAL_UART_Receive_IT+0x24>
 800746c:	88fb      	ldrh	r3, [r7, #6]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d101      	bne.n	8007476 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007472:	2301      	movs	r3, #1
 8007474:	e02b      	b.n	80074ce <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	2200      	movs	r2, #0
 800747a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	685b      	ldr	r3, [r3, #4]
 8007482:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007486:	2b00      	cmp	r3, #0
 8007488:	d018      	beq.n	80074bc <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007490:	697b      	ldr	r3, [r7, #20]
 8007492:	e853 3f00 	ldrex	r3, [r3]
 8007496:	613b      	str	r3, [r7, #16]
   return(result);
 8007498:	693b      	ldr	r3, [r7, #16]
 800749a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800749e:	627b      	str	r3, [r7, #36]	; 0x24
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	461a      	mov	r2, r3
 80074a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074a8:	623b      	str	r3, [r7, #32]
 80074aa:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ac:	69f9      	ldr	r1, [r7, #28]
 80074ae:	6a3a      	ldr	r2, [r7, #32]
 80074b0:	e841 2300 	strex	r3, r2, [r1]
 80074b4:	61bb      	str	r3, [r7, #24]
   return(result);
 80074b6:	69bb      	ldr	r3, [r7, #24]
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d1e6      	bne.n	800748a <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80074bc:	88fb      	ldrh	r3, [r7, #6]
 80074be:	461a      	mov	r2, r3
 80074c0:	68b9      	ldr	r1, [r7, #8]
 80074c2:	68f8      	ldr	r0, [r7, #12]
 80074c4:	f000 fefe 	bl	80082c4 <UART_Start_Receive_IT>
 80074c8:	4603      	mov	r3, r0
 80074ca:	e000      	b.n	80074ce <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 80074cc:	2302      	movs	r3, #2
  }
}
 80074ce:	4618      	mov	r0, r3
 80074d0:	3728      	adds	r7, #40	; 0x28
 80074d2:	46bd      	mov	sp, r7
 80074d4:	bd80      	pop	{r7, pc}
	...

080074d8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b0ba      	sub	sp, #232	; 0xe8
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	69db      	ldr	r3, [r3, #28]
 80074e6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	689b      	ldr	r3, [r3, #8]
 80074fa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80074fe:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8007502:	f640 030f 	movw	r3, #2063	; 0x80f
 8007506:	4013      	ands	r3, r2
 8007508:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800750c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007510:	2b00      	cmp	r3, #0
 8007512:	d115      	bne.n	8007540 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007514:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007518:	f003 0320 	and.w	r3, r3, #32
 800751c:	2b00      	cmp	r3, #0
 800751e:	d00f      	beq.n	8007540 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007520:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007524:	f003 0320 	and.w	r3, r3, #32
 8007528:	2b00      	cmp	r3, #0
 800752a:	d009      	beq.n	8007540 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007530:	2b00      	cmp	r3, #0
 8007532:	f000 8297 	beq.w	8007a64 <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800753a:	6878      	ldr	r0, [r7, #4]
 800753c:	4798      	blx	r3
      }
      return;
 800753e:	e291      	b.n	8007a64 <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007540:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007544:	2b00      	cmp	r3, #0
 8007546:	f000 8117 	beq.w	8007778 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800754a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800754e:	f003 0301 	and.w	r3, r3, #1
 8007552:	2b00      	cmp	r3, #0
 8007554:	d106      	bne.n	8007564 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007556:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800755a:	4b85      	ldr	r3, [pc, #532]	; (8007770 <HAL_UART_IRQHandler+0x298>)
 800755c:	4013      	ands	r3, r2
 800755e:	2b00      	cmp	r3, #0
 8007560:	f000 810a 	beq.w	8007778 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007564:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007568:	f003 0301 	and.w	r3, r3, #1
 800756c:	2b00      	cmp	r3, #0
 800756e:	d011      	beq.n	8007594 <HAL_UART_IRQHandler+0xbc>
 8007570:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007574:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007578:	2b00      	cmp	r3, #0
 800757a:	d00b      	beq.n	8007594 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	2201      	movs	r2, #1
 8007582:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800758a:	f043 0201 	orr.w	r2, r3, #1
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007594:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007598:	f003 0302 	and.w	r3, r3, #2
 800759c:	2b00      	cmp	r3, #0
 800759e:	d011      	beq.n	80075c4 <HAL_UART_IRQHandler+0xec>
 80075a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80075a4:	f003 0301 	and.w	r3, r3, #1
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d00b      	beq.n	80075c4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	2202      	movs	r2, #2
 80075b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80075ba:	f043 0204 	orr.w	r2, r3, #4
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80075c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075c8:	f003 0304 	and.w	r3, r3, #4
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d011      	beq.n	80075f4 <HAL_UART_IRQHandler+0x11c>
 80075d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80075d4:	f003 0301 	and.w	r3, r3, #1
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d00b      	beq.n	80075f4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	2204      	movs	r2, #4
 80075e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80075ea:	f043 0202 	orr.w	r2, r3, #2
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80075f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075f8:	f003 0308 	and.w	r3, r3, #8
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d017      	beq.n	8007630 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007600:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007604:	f003 0320 	and.w	r3, r3, #32
 8007608:	2b00      	cmp	r3, #0
 800760a:	d105      	bne.n	8007618 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800760c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007610:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007614:	2b00      	cmp	r3, #0
 8007616:	d00b      	beq.n	8007630 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	2208      	movs	r2, #8
 800761e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007626:	f043 0208 	orr.w	r2, r3, #8
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007630:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007634:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007638:	2b00      	cmp	r3, #0
 800763a:	d012      	beq.n	8007662 <HAL_UART_IRQHandler+0x18a>
 800763c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007640:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007644:	2b00      	cmp	r3, #0
 8007646:	d00c      	beq.n	8007662 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007650:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007658:	f043 0220 	orr.w	r2, r3, #32
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007668:	2b00      	cmp	r3, #0
 800766a:	f000 81fd 	beq.w	8007a68 <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800766e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007672:	f003 0320 	and.w	r3, r3, #32
 8007676:	2b00      	cmp	r3, #0
 8007678:	d00d      	beq.n	8007696 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800767a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800767e:	f003 0320 	and.w	r3, r3, #32
 8007682:	2b00      	cmp	r3, #0
 8007684:	d007      	beq.n	8007696 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800768a:	2b00      	cmp	r3, #0
 800768c:	d003      	beq.n	8007696 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007692:	6878      	ldr	r0, [r7, #4]
 8007694:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800769c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	689b      	ldr	r3, [r3, #8]
 80076a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076aa:	2b40      	cmp	r3, #64	; 0x40
 80076ac:	d005      	beq.n	80076ba <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80076ae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80076b2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d04f      	beq.n	800775a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80076ba:	6878      	ldr	r0, [r7, #4]
 80076bc:	f000 fec8 	bl	8008450 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	689b      	ldr	r3, [r3, #8]
 80076c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076ca:	2b40      	cmp	r3, #64	; 0x40
 80076cc:	d141      	bne.n	8007752 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	3308      	adds	r3, #8
 80076d4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80076dc:	e853 3f00 	ldrex	r3, [r3]
 80076e0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80076e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80076e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80076ec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	3308      	adds	r3, #8
 80076f6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80076fa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80076fe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007702:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007706:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800770a:	e841 2300 	strex	r3, r2, [r1]
 800770e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007712:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007716:	2b00      	cmp	r3, #0
 8007718:	d1d9      	bne.n	80076ce <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800771e:	2b00      	cmp	r3, #0
 8007720:	d013      	beq.n	800774a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007726:	4a13      	ldr	r2, [pc, #76]	; (8007774 <HAL_UART_IRQHandler+0x29c>)
 8007728:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800772e:	4618      	mov	r0, r3
 8007730:	f7fc f98b 	bl	8003a4a <HAL_DMA_Abort_IT>
 8007734:	4603      	mov	r3, r0
 8007736:	2b00      	cmp	r3, #0
 8007738:	d017      	beq.n	800776a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800773e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007740:	687a      	ldr	r2, [r7, #4]
 8007742:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8007744:	4610      	mov	r0, r2
 8007746:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007748:	e00f      	b.n	800776a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800774a:	6878      	ldr	r0, [r7, #4]
 800774c:	f000 f9a0 	bl	8007a90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007750:	e00b      	b.n	800776a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007752:	6878      	ldr	r0, [r7, #4]
 8007754:	f000 f99c 	bl	8007a90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007758:	e007      	b.n	800776a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800775a:	6878      	ldr	r0, [r7, #4]
 800775c:	f000 f998 	bl	8007a90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2200      	movs	r2, #0
 8007764:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8007768:	e17e      	b.n	8007a68 <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800776a:	bf00      	nop
    return;
 800776c:	e17c      	b.n	8007a68 <HAL_UART_IRQHandler+0x590>
 800776e:	bf00      	nop
 8007770:	04000120 	.word	0x04000120
 8007774:	08008519 	.word	0x08008519

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800777c:	2b01      	cmp	r3, #1
 800777e:	f040 814c 	bne.w	8007a1a <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007782:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007786:	f003 0310 	and.w	r3, r3, #16
 800778a:	2b00      	cmp	r3, #0
 800778c:	f000 8145 	beq.w	8007a1a <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007790:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007794:	f003 0310 	and.w	r3, r3, #16
 8007798:	2b00      	cmp	r3, #0
 800779a:	f000 813e 	beq.w	8007a1a <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	2210      	movs	r2, #16
 80077a4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	689b      	ldr	r3, [r3, #8]
 80077ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077b0:	2b40      	cmp	r3, #64	; 0x40
 80077b2:	f040 80b6 	bne.w	8007922 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	685b      	ldr	r3, [r3, #4]
 80077be:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80077c2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	f000 8150 	beq.w	8007a6c <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80077d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80077d6:	429a      	cmp	r2, r3
 80077d8:	f080 8148 	bcs.w	8007a6c <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80077e2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80077ea:	69db      	ldr	r3, [r3, #28]
 80077ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80077f0:	f000 8086 	beq.w	8007900 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007800:	e853 3f00 	ldrex	r3, [r3]
 8007804:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007808:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800780c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007810:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	461a      	mov	r2, r3
 800781a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800781e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007822:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007826:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800782a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800782e:	e841 2300 	strex	r3, r2, [r1]
 8007832:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007836:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800783a:	2b00      	cmp	r3, #0
 800783c:	d1da      	bne.n	80077f4 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	3308      	adds	r3, #8
 8007844:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007846:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007848:	e853 3f00 	ldrex	r3, [r3]
 800784c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800784e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007850:	f023 0301 	bic.w	r3, r3, #1
 8007854:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	3308      	adds	r3, #8
 800785e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007862:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007866:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007868:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800786a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800786e:	e841 2300 	strex	r3, r2, [r1]
 8007872:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007874:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007876:	2b00      	cmp	r3, #0
 8007878:	d1e1      	bne.n	800783e <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	3308      	adds	r3, #8
 8007880:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007882:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007884:	e853 3f00 	ldrex	r3, [r3]
 8007888:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800788a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800788c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007890:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	3308      	adds	r3, #8
 800789a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800789e:	66fa      	str	r2, [r7, #108]	; 0x6c
 80078a0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078a2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80078a4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80078a6:	e841 2300 	strex	r3, r2, [r1]
 80078aa:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80078ac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d1e3      	bne.n	800787a <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2220      	movs	r2, #32
 80078b6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2200      	movs	r2, #0
 80078be:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80078c8:	e853 3f00 	ldrex	r3, [r3]
 80078cc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80078ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80078d0:	f023 0310 	bic.w	r3, r3, #16
 80078d4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	461a      	mov	r2, r3
 80078de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80078e2:	65bb      	str	r3, [r7, #88]	; 0x58
 80078e4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078e6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80078e8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80078ea:	e841 2300 	strex	r3, r2, [r1]
 80078ee:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80078f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d1e4      	bne.n	80078c0 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80078fa:	4618      	mov	r0, r3
 80078fc:	f7fc f835 	bl	800396a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2202      	movs	r2, #2
 8007904:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007912:	b29b      	uxth	r3, r3
 8007914:	1ad3      	subs	r3, r2, r3
 8007916:	b29b      	uxth	r3, r3
 8007918:	4619      	mov	r1, r3
 800791a:	6878      	ldr	r0, [r7, #4]
 800791c:	f000 f8c2 	bl	8007aa4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007920:	e0a4      	b.n	8007a6c <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800792e:	b29b      	uxth	r3, r3
 8007930:	1ad3      	subs	r3, r2, r3
 8007932:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800793c:	b29b      	uxth	r3, r3
 800793e:	2b00      	cmp	r3, #0
 8007940:	f000 8096 	beq.w	8007a70 <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 8007944:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007948:	2b00      	cmp	r3, #0
 800794a:	f000 8091 	beq.w	8007a70 <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007954:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007956:	e853 3f00 	ldrex	r3, [r3]
 800795a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800795c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800795e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007962:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	461a      	mov	r2, r3
 800796c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8007970:	647b      	str	r3, [r7, #68]	; 0x44
 8007972:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007974:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007976:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007978:	e841 2300 	strex	r3, r2, [r1]
 800797c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800797e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007980:	2b00      	cmp	r3, #0
 8007982:	d1e4      	bne.n	800794e <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	3308      	adds	r3, #8
 800798a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800798c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800798e:	e853 3f00 	ldrex	r3, [r3]
 8007992:	623b      	str	r3, [r7, #32]
   return(result);
 8007994:	6a3b      	ldr	r3, [r7, #32]
 8007996:	f023 0301 	bic.w	r3, r3, #1
 800799a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	3308      	adds	r3, #8
 80079a4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80079a8:	633a      	str	r2, [r7, #48]	; 0x30
 80079aa:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079ac:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80079ae:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80079b0:	e841 2300 	strex	r3, r2, [r1]
 80079b4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80079b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d1e3      	bne.n	8007984 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2220      	movs	r2, #32
 80079c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	2200      	movs	r2, #0
 80079c8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	2200      	movs	r2, #0
 80079ce:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079d6:	693b      	ldr	r3, [r7, #16]
 80079d8:	e853 3f00 	ldrex	r3, [r3]
 80079dc:	60fb      	str	r3, [r7, #12]
   return(result);
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	f023 0310 	bic.w	r3, r3, #16
 80079e4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	461a      	mov	r2, r3
 80079ee:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80079f2:	61fb      	str	r3, [r7, #28]
 80079f4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079f6:	69b9      	ldr	r1, [r7, #24]
 80079f8:	69fa      	ldr	r2, [r7, #28]
 80079fa:	e841 2300 	strex	r3, r2, [r1]
 80079fe:	617b      	str	r3, [r7, #20]
   return(result);
 8007a00:	697b      	ldr	r3, [r7, #20]
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d1e4      	bne.n	80079d0 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	2202      	movs	r2, #2
 8007a0a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007a0c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007a10:	4619      	mov	r1, r3
 8007a12:	6878      	ldr	r0, [r7, #4]
 8007a14:	f000 f846 	bl	8007aa4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007a18:	e02a      	b.n	8007a70 <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007a1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d00e      	beq.n	8007a44 <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007a26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007a2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d008      	beq.n	8007a44 <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d01c      	beq.n	8007a74 <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007a3e:	6878      	ldr	r0, [r7, #4]
 8007a40:	4798      	blx	r3
    }
    return;
 8007a42:	e017      	b.n	8007a74 <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007a44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007a48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d012      	beq.n	8007a76 <HAL_UART_IRQHandler+0x59e>
 8007a50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007a54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d00c      	beq.n	8007a76 <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 8007a5c:	6878      	ldr	r0, [r7, #4]
 8007a5e:	f000 fd71 	bl	8008544 <UART_EndTransmit_IT>
    return;
 8007a62:	e008      	b.n	8007a76 <HAL_UART_IRQHandler+0x59e>
      return;
 8007a64:	bf00      	nop
 8007a66:	e006      	b.n	8007a76 <HAL_UART_IRQHandler+0x59e>
    return;
 8007a68:	bf00      	nop
 8007a6a:	e004      	b.n	8007a76 <HAL_UART_IRQHandler+0x59e>
      return;
 8007a6c:	bf00      	nop
 8007a6e:	e002      	b.n	8007a76 <HAL_UART_IRQHandler+0x59e>
      return;
 8007a70:	bf00      	nop
 8007a72:	e000      	b.n	8007a76 <HAL_UART_IRQHandler+0x59e>
    return;
 8007a74:	bf00      	nop
  }

}
 8007a76:	37e8      	adds	r7, #232	; 0xe8
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	bd80      	pop	{r7, pc}

08007a7c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007a7c:	b480      	push	{r7}
 8007a7e:	b083      	sub	sp, #12
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007a84:	bf00      	nop
 8007a86:	370c      	adds	r7, #12
 8007a88:	46bd      	mov	sp, r7
 8007a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8e:	4770      	bx	lr

08007a90 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007a90:	b480      	push	{r7}
 8007a92:	b083      	sub	sp, #12
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007a98:	bf00      	nop
 8007a9a:	370c      	adds	r7, #12
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa2:	4770      	bx	lr

08007aa4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007aa4:	b480      	push	{r7}
 8007aa6:	b083      	sub	sp, #12
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
 8007aac:	460b      	mov	r3, r1
 8007aae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007ab0:	bf00      	nop
 8007ab2:	370c      	adds	r7, #12
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aba:	4770      	bx	lr

08007abc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007abc:	b580      	push	{r7, lr}
 8007abe:	b088      	sub	sp, #32
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007ac4:	2300      	movs	r3, #0
 8007ac6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	689a      	ldr	r2, [r3, #8]
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	691b      	ldr	r3, [r3, #16]
 8007ad0:	431a      	orrs	r2, r3
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	695b      	ldr	r3, [r3, #20]
 8007ad6:	431a      	orrs	r2, r3
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	69db      	ldr	r3, [r3, #28]
 8007adc:	4313      	orrs	r3, r2
 8007ade:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	681a      	ldr	r2, [r3, #0]
 8007ae6:	4ba6      	ldr	r3, [pc, #664]	; (8007d80 <UART_SetConfig+0x2c4>)
 8007ae8:	4013      	ands	r3, r2
 8007aea:	687a      	ldr	r2, [r7, #4]
 8007aec:	6812      	ldr	r2, [r2, #0]
 8007aee:	6979      	ldr	r1, [r7, #20]
 8007af0:	430b      	orrs	r3, r1
 8007af2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	685b      	ldr	r3, [r3, #4]
 8007afa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	68da      	ldr	r2, [r3, #12]
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	430a      	orrs	r2, r1
 8007b08:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	699b      	ldr	r3, [r3, #24]
 8007b0e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	6a1b      	ldr	r3, [r3, #32]
 8007b14:	697a      	ldr	r2, [r7, #20]
 8007b16:	4313      	orrs	r3, r2
 8007b18:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	689b      	ldr	r3, [r3, #8]
 8007b20:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	697a      	ldr	r2, [r7, #20]
 8007b2a:	430a      	orrs	r2, r1
 8007b2c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	4a94      	ldr	r2, [pc, #592]	; (8007d84 <UART_SetConfig+0x2c8>)
 8007b34:	4293      	cmp	r3, r2
 8007b36:	d120      	bne.n	8007b7a <UART_SetConfig+0xbe>
 8007b38:	4b93      	ldr	r3, [pc, #588]	; (8007d88 <UART_SetConfig+0x2cc>)
 8007b3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b3e:	f003 0303 	and.w	r3, r3, #3
 8007b42:	2b03      	cmp	r3, #3
 8007b44:	d816      	bhi.n	8007b74 <UART_SetConfig+0xb8>
 8007b46:	a201      	add	r2, pc, #4	; (adr r2, 8007b4c <UART_SetConfig+0x90>)
 8007b48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b4c:	08007b5d 	.word	0x08007b5d
 8007b50:	08007b69 	.word	0x08007b69
 8007b54:	08007b63 	.word	0x08007b63
 8007b58:	08007b6f 	.word	0x08007b6f
 8007b5c:	2301      	movs	r3, #1
 8007b5e:	77fb      	strb	r3, [r7, #31]
 8007b60:	e150      	b.n	8007e04 <UART_SetConfig+0x348>
 8007b62:	2302      	movs	r3, #2
 8007b64:	77fb      	strb	r3, [r7, #31]
 8007b66:	e14d      	b.n	8007e04 <UART_SetConfig+0x348>
 8007b68:	2304      	movs	r3, #4
 8007b6a:	77fb      	strb	r3, [r7, #31]
 8007b6c:	e14a      	b.n	8007e04 <UART_SetConfig+0x348>
 8007b6e:	2308      	movs	r3, #8
 8007b70:	77fb      	strb	r3, [r7, #31]
 8007b72:	e147      	b.n	8007e04 <UART_SetConfig+0x348>
 8007b74:	2310      	movs	r3, #16
 8007b76:	77fb      	strb	r3, [r7, #31]
 8007b78:	e144      	b.n	8007e04 <UART_SetConfig+0x348>
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	4a83      	ldr	r2, [pc, #524]	; (8007d8c <UART_SetConfig+0x2d0>)
 8007b80:	4293      	cmp	r3, r2
 8007b82:	d132      	bne.n	8007bea <UART_SetConfig+0x12e>
 8007b84:	4b80      	ldr	r3, [pc, #512]	; (8007d88 <UART_SetConfig+0x2cc>)
 8007b86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b8a:	f003 030c 	and.w	r3, r3, #12
 8007b8e:	2b0c      	cmp	r3, #12
 8007b90:	d828      	bhi.n	8007be4 <UART_SetConfig+0x128>
 8007b92:	a201      	add	r2, pc, #4	; (adr r2, 8007b98 <UART_SetConfig+0xdc>)
 8007b94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b98:	08007bcd 	.word	0x08007bcd
 8007b9c:	08007be5 	.word	0x08007be5
 8007ba0:	08007be5 	.word	0x08007be5
 8007ba4:	08007be5 	.word	0x08007be5
 8007ba8:	08007bd9 	.word	0x08007bd9
 8007bac:	08007be5 	.word	0x08007be5
 8007bb0:	08007be5 	.word	0x08007be5
 8007bb4:	08007be5 	.word	0x08007be5
 8007bb8:	08007bd3 	.word	0x08007bd3
 8007bbc:	08007be5 	.word	0x08007be5
 8007bc0:	08007be5 	.word	0x08007be5
 8007bc4:	08007be5 	.word	0x08007be5
 8007bc8:	08007bdf 	.word	0x08007bdf
 8007bcc:	2300      	movs	r3, #0
 8007bce:	77fb      	strb	r3, [r7, #31]
 8007bd0:	e118      	b.n	8007e04 <UART_SetConfig+0x348>
 8007bd2:	2302      	movs	r3, #2
 8007bd4:	77fb      	strb	r3, [r7, #31]
 8007bd6:	e115      	b.n	8007e04 <UART_SetConfig+0x348>
 8007bd8:	2304      	movs	r3, #4
 8007bda:	77fb      	strb	r3, [r7, #31]
 8007bdc:	e112      	b.n	8007e04 <UART_SetConfig+0x348>
 8007bde:	2308      	movs	r3, #8
 8007be0:	77fb      	strb	r3, [r7, #31]
 8007be2:	e10f      	b.n	8007e04 <UART_SetConfig+0x348>
 8007be4:	2310      	movs	r3, #16
 8007be6:	77fb      	strb	r3, [r7, #31]
 8007be8:	e10c      	b.n	8007e04 <UART_SetConfig+0x348>
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	4a68      	ldr	r2, [pc, #416]	; (8007d90 <UART_SetConfig+0x2d4>)
 8007bf0:	4293      	cmp	r3, r2
 8007bf2:	d120      	bne.n	8007c36 <UART_SetConfig+0x17a>
 8007bf4:	4b64      	ldr	r3, [pc, #400]	; (8007d88 <UART_SetConfig+0x2cc>)
 8007bf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007bfa:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007bfe:	2b30      	cmp	r3, #48	; 0x30
 8007c00:	d013      	beq.n	8007c2a <UART_SetConfig+0x16e>
 8007c02:	2b30      	cmp	r3, #48	; 0x30
 8007c04:	d814      	bhi.n	8007c30 <UART_SetConfig+0x174>
 8007c06:	2b20      	cmp	r3, #32
 8007c08:	d009      	beq.n	8007c1e <UART_SetConfig+0x162>
 8007c0a:	2b20      	cmp	r3, #32
 8007c0c:	d810      	bhi.n	8007c30 <UART_SetConfig+0x174>
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d002      	beq.n	8007c18 <UART_SetConfig+0x15c>
 8007c12:	2b10      	cmp	r3, #16
 8007c14:	d006      	beq.n	8007c24 <UART_SetConfig+0x168>
 8007c16:	e00b      	b.n	8007c30 <UART_SetConfig+0x174>
 8007c18:	2300      	movs	r3, #0
 8007c1a:	77fb      	strb	r3, [r7, #31]
 8007c1c:	e0f2      	b.n	8007e04 <UART_SetConfig+0x348>
 8007c1e:	2302      	movs	r3, #2
 8007c20:	77fb      	strb	r3, [r7, #31]
 8007c22:	e0ef      	b.n	8007e04 <UART_SetConfig+0x348>
 8007c24:	2304      	movs	r3, #4
 8007c26:	77fb      	strb	r3, [r7, #31]
 8007c28:	e0ec      	b.n	8007e04 <UART_SetConfig+0x348>
 8007c2a:	2308      	movs	r3, #8
 8007c2c:	77fb      	strb	r3, [r7, #31]
 8007c2e:	e0e9      	b.n	8007e04 <UART_SetConfig+0x348>
 8007c30:	2310      	movs	r3, #16
 8007c32:	77fb      	strb	r3, [r7, #31]
 8007c34:	e0e6      	b.n	8007e04 <UART_SetConfig+0x348>
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	4a56      	ldr	r2, [pc, #344]	; (8007d94 <UART_SetConfig+0x2d8>)
 8007c3c:	4293      	cmp	r3, r2
 8007c3e:	d120      	bne.n	8007c82 <UART_SetConfig+0x1c6>
 8007c40:	4b51      	ldr	r3, [pc, #324]	; (8007d88 <UART_SetConfig+0x2cc>)
 8007c42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c46:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007c4a:	2bc0      	cmp	r3, #192	; 0xc0
 8007c4c:	d013      	beq.n	8007c76 <UART_SetConfig+0x1ba>
 8007c4e:	2bc0      	cmp	r3, #192	; 0xc0
 8007c50:	d814      	bhi.n	8007c7c <UART_SetConfig+0x1c0>
 8007c52:	2b80      	cmp	r3, #128	; 0x80
 8007c54:	d009      	beq.n	8007c6a <UART_SetConfig+0x1ae>
 8007c56:	2b80      	cmp	r3, #128	; 0x80
 8007c58:	d810      	bhi.n	8007c7c <UART_SetConfig+0x1c0>
 8007c5a:	2b00      	cmp	r3, #0
 8007c5c:	d002      	beq.n	8007c64 <UART_SetConfig+0x1a8>
 8007c5e:	2b40      	cmp	r3, #64	; 0x40
 8007c60:	d006      	beq.n	8007c70 <UART_SetConfig+0x1b4>
 8007c62:	e00b      	b.n	8007c7c <UART_SetConfig+0x1c0>
 8007c64:	2300      	movs	r3, #0
 8007c66:	77fb      	strb	r3, [r7, #31]
 8007c68:	e0cc      	b.n	8007e04 <UART_SetConfig+0x348>
 8007c6a:	2302      	movs	r3, #2
 8007c6c:	77fb      	strb	r3, [r7, #31]
 8007c6e:	e0c9      	b.n	8007e04 <UART_SetConfig+0x348>
 8007c70:	2304      	movs	r3, #4
 8007c72:	77fb      	strb	r3, [r7, #31]
 8007c74:	e0c6      	b.n	8007e04 <UART_SetConfig+0x348>
 8007c76:	2308      	movs	r3, #8
 8007c78:	77fb      	strb	r3, [r7, #31]
 8007c7a:	e0c3      	b.n	8007e04 <UART_SetConfig+0x348>
 8007c7c:	2310      	movs	r3, #16
 8007c7e:	77fb      	strb	r3, [r7, #31]
 8007c80:	e0c0      	b.n	8007e04 <UART_SetConfig+0x348>
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	4a44      	ldr	r2, [pc, #272]	; (8007d98 <UART_SetConfig+0x2dc>)
 8007c88:	4293      	cmp	r3, r2
 8007c8a:	d125      	bne.n	8007cd8 <UART_SetConfig+0x21c>
 8007c8c:	4b3e      	ldr	r3, [pc, #248]	; (8007d88 <UART_SetConfig+0x2cc>)
 8007c8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007c96:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007c9a:	d017      	beq.n	8007ccc <UART_SetConfig+0x210>
 8007c9c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007ca0:	d817      	bhi.n	8007cd2 <UART_SetConfig+0x216>
 8007ca2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007ca6:	d00b      	beq.n	8007cc0 <UART_SetConfig+0x204>
 8007ca8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007cac:	d811      	bhi.n	8007cd2 <UART_SetConfig+0x216>
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d003      	beq.n	8007cba <UART_SetConfig+0x1fe>
 8007cb2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007cb6:	d006      	beq.n	8007cc6 <UART_SetConfig+0x20a>
 8007cb8:	e00b      	b.n	8007cd2 <UART_SetConfig+0x216>
 8007cba:	2300      	movs	r3, #0
 8007cbc:	77fb      	strb	r3, [r7, #31]
 8007cbe:	e0a1      	b.n	8007e04 <UART_SetConfig+0x348>
 8007cc0:	2302      	movs	r3, #2
 8007cc2:	77fb      	strb	r3, [r7, #31]
 8007cc4:	e09e      	b.n	8007e04 <UART_SetConfig+0x348>
 8007cc6:	2304      	movs	r3, #4
 8007cc8:	77fb      	strb	r3, [r7, #31]
 8007cca:	e09b      	b.n	8007e04 <UART_SetConfig+0x348>
 8007ccc:	2308      	movs	r3, #8
 8007cce:	77fb      	strb	r3, [r7, #31]
 8007cd0:	e098      	b.n	8007e04 <UART_SetConfig+0x348>
 8007cd2:	2310      	movs	r3, #16
 8007cd4:	77fb      	strb	r3, [r7, #31]
 8007cd6:	e095      	b.n	8007e04 <UART_SetConfig+0x348>
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	4a2f      	ldr	r2, [pc, #188]	; (8007d9c <UART_SetConfig+0x2e0>)
 8007cde:	4293      	cmp	r3, r2
 8007ce0:	d125      	bne.n	8007d2e <UART_SetConfig+0x272>
 8007ce2:	4b29      	ldr	r3, [pc, #164]	; (8007d88 <UART_SetConfig+0x2cc>)
 8007ce4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ce8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007cec:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007cf0:	d017      	beq.n	8007d22 <UART_SetConfig+0x266>
 8007cf2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007cf6:	d817      	bhi.n	8007d28 <UART_SetConfig+0x26c>
 8007cf8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007cfc:	d00b      	beq.n	8007d16 <UART_SetConfig+0x25a>
 8007cfe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d02:	d811      	bhi.n	8007d28 <UART_SetConfig+0x26c>
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d003      	beq.n	8007d10 <UART_SetConfig+0x254>
 8007d08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007d0c:	d006      	beq.n	8007d1c <UART_SetConfig+0x260>
 8007d0e:	e00b      	b.n	8007d28 <UART_SetConfig+0x26c>
 8007d10:	2301      	movs	r3, #1
 8007d12:	77fb      	strb	r3, [r7, #31]
 8007d14:	e076      	b.n	8007e04 <UART_SetConfig+0x348>
 8007d16:	2302      	movs	r3, #2
 8007d18:	77fb      	strb	r3, [r7, #31]
 8007d1a:	e073      	b.n	8007e04 <UART_SetConfig+0x348>
 8007d1c:	2304      	movs	r3, #4
 8007d1e:	77fb      	strb	r3, [r7, #31]
 8007d20:	e070      	b.n	8007e04 <UART_SetConfig+0x348>
 8007d22:	2308      	movs	r3, #8
 8007d24:	77fb      	strb	r3, [r7, #31]
 8007d26:	e06d      	b.n	8007e04 <UART_SetConfig+0x348>
 8007d28:	2310      	movs	r3, #16
 8007d2a:	77fb      	strb	r3, [r7, #31]
 8007d2c:	e06a      	b.n	8007e04 <UART_SetConfig+0x348>
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	4a1b      	ldr	r2, [pc, #108]	; (8007da0 <UART_SetConfig+0x2e4>)
 8007d34:	4293      	cmp	r3, r2
 8007d36:	d138      	bne.n	8007daa <UART_SetConfig+0x2ee>
 8007d38:	4b13      	ldr	r3, [pc, #76]	; (8007d88 <UART_SetConfig+0x2cc>)
 8007d3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d3e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007d42:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007d46:	d017      	beq.n	8007d78 <UART_SetConfig+0x2bc>
 8007d48:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8007d4c:	d82a      	bhi.n	8007da4 <UART_SetConfig+0x2e8>
 8007d4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d52:	d00b      	beq.n	8007d6c <UART_SetConfig+0x2b0>
 8007d54:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d58:	d824      	bhi.n	8007da4 <UART_SetConfig+0x2e8>
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d003      	beq.n	8007d66 <UART_SetConfig+0x2aa>
 8007d5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d62:	d006      	beq.n	8007d72 <UART_SetConfig+0x2b6>
 8007d64:	e01e      	b.n	8007da4 <UART_SetConfig+0x2e8>
 8007d66:	2300      	movs	r3, #0
 8007d68:	77fb      	strb	r3, [r7, #31]
 8007d6a:	e04b      	b.n	8007e04 <UART_SetConfig+0x348>
 8007d6c:	2302      	movs	r3, #2
 8007d6e:	77fb      	strb	r3, [r7, #31]
 8007d70:	e048      	b.n	8007e04 <UART_SetConfig+0x348>
 8007d72:	2304      	movs	r3, #4
 8007d74:	77fb      	strb	r3, [r7, #31]
 8007d76:	e045      	b.n	8007e04 <UART_SetConfig+0x348>
 8007d78:	2308      	movs	r3, #8
 8007d7a:	77fb      	strb	r3, [r7, #31]
 8007d7c:	e042      	b.n	8007e04 <UART_SetConfig+0x348>
 8007d7e:	bf00      	nop
 8007d80:	efff69f3 	.word	0xefff69f3
 8007d84:	40011000 	.word	0x40011000
 8007d88:	40023800 	.word	0x40023800
 8007d8c:	40004400 	.word	0x40004400
 8007d90:	40004800 	.word	0x40004800
 8007d94:	40004c00 	.word	0x40004c00
 8007d98:	40005000 	.word	0x40005000
 8007d9c:	40011400 	.word	0x40011400
 8007da0:	40007800 	.word	0x40007800
 8007da4:	2310      	movs	r3, #16
 8007da6:	77fb      	strb	r3, [r7, #31]
 8007da8:	e02c      	b.n	8007e04 <UART_SetConfig+0x348>
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	4a72      	ldr	r2, [pc, #456]	; (8007f78 <UART_SetConfig+0x4bc>)
 8007db0:	4293      	cmp	r3, r2
 8007db2:	d125      	bne.n	8007e00 <UART_SetConfig+0x344>
 8007db4:	4b71      	ldr	r3, [pc, #452]	; (8007f7c <UART_SetConfig+0x4c0>)
 8007db6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007dba:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007dbe:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007dc2:	d017      	beq.n	8007df4 <UART_SetConfig+0x338>
 8007dc4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007dc8:	d817      	bhi.n	8007dfa <UART_SetConfig+0x33e>
 8007dca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007dce:	d00b      	beq.n	8007de8 <UART_SetConfig+0x32c>
 8007dd0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007dd4:	d811      	bhi.n	8007dfa <UART_SetConfig+0x33e>
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d003      	beq.n	8007de2 <UART_SetConfig+0x326>
 8007dda:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007dde:	d006      	beq.n	8007dee <UART_SetConfig+0x332>
 8007de0:	e00b      	b.n	8007dfa <UART_SetConfig+0x33e>
 8007de2:	2300      	movs	r3, #0
 8007de4:	77fb      	strb	r3, [r7, #31]
 8007de6:	e00d      	b.n	8007e04 <UART_SetConfig+0x348>
 8007de8:	2302      	movs	r3, #2
 8007dea:	77fb      	strb	r3, [r7, #31]
 8007dec:	e00a      	b.n	8007e04 <UART_SetConfig+0x348>
 8007dee:	2304      	movs	r3, #4
 8007df0:	77fb      	strb	r3, [r7, #31]
 8007df2:	e007      	b.n	8007e04 <UART_SetConfig+0x348>
 8007df4:	2308      	movs	r3, #8
 8007df6:	77fb      	strb	r3, [r7, #31]
 8007df8:	e004      	b.n	8007e04 <UART_SetConfig+0x348>
 8007dfa:	2310      	movs	r3, #16
 8007dfc:	77fb      	strb	r3, [r7, #31]
 8007dfe:	e001      	b.n	8007e04 <UART_SetConfig+0x348>
 8007e00:	2310      	movs	r3, #16
 8007e02:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	69db      	ldr	r3, [r3, #28]
 8007e08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007e0c:	d15b      	bne.n	8007ec6 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8007e0e:	7ffb      	ldrb	r3, [r7, #31]
 8007e10:	2b08      	cmp	r3, #8
 8007e12:	d828      	bhi.n	8007e66 <UART_SetConfig+0x3aa>
 8007e14:	a201      	add	r2, pc, #4	; (adr r2, 8007e1c <UART_SetConfig+0x360>)
 8007e16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e1a:	bf00      	nop
 8007e1c:	08007e41 	.word	0x08007e41
 8007e20:	08007e49 	.word	0x08007e49
 8007e24:	08007e51 	.word	0x08007e51
 8007e28:	08007e67 	.word	0x08007e67
 8007e2c:	08007e57 	.word	0x08007e57
 8007e30:	08007e67 	.word	0x08007e67
 8007e34:	08007e67 	.word	0x08007e67
 8007e38:	08007e67 	.word	0x08007e67
 8007e3c:	08007e5f 	.word	0x08007e5f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e40:	f7fd fbec 	bl	800561c <HAL_RCC_GetPCLK1Freq>
 8007e44:	61b8      	str	r0, [r7, #24]
        break;
 8007e46:	e013      	b.n	8007e70 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007e48:	f7fd fbfc 	bl	8005644 <HAL_RCC_GetPCLK2Freq>
 8007e4c:	61b8      	str	r0, [r7, #24]
        break;
 8007e4e:	e00f      	b.n	8007e70 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007e50:	4b4b      	ldr	r3, [pc, #300]	; (8007f80 <UART_SetConfig+0x4c4>)
 8007e52:	61bb      	str	r3, [r7, #24]
        break;
 8007e54:	e00c      	b.n	8007e70 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007e56:	f7fd facf 	bl	80053f8 <HAL_RCC_GetSysClockFreq>
 8007e5a:	61b8      	str	r0, [r7, #24]
        break;
 8007e5c:	e008      	b.n	8007e70 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e5e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007e62:	61bb      	str	r3, [r7, #24]
        break;
 8007e64:	e004      	b.n	8007e70 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8007e66:	2300      	movs	r3, #0
 8007e68:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007e6a:	2301      	movs	r3, #1
 8007e6c:	77bb      	strb	r3, [r7, #30]
        break;
 8007e6e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007e70:	69bb      	ldr	r3, [r7, #24]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d074      	beq.n	8007f60 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007e76:	69bb      	ldr	r3, [r7, #24]
 8007e78:	005a      	lsls	r2, r3, #1
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	685b      	ldr	r3, [r3, #4]
 8007e7e:	085b      	lsrs	r3, r3, #1
 8007e80:	441a      	add	r2, r3
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	685b      	ldr	r3, [r3, #4]
 8007e86:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e8a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007e8c:	693b      	ldr	r3, [r7, #16]
 8007e8e:	2b0f      	cmp	r3, #15
 8007e90:	d916      	bls.n	8007ec0 <UART_SetConfig+0x404>
 8007e92:	693b      	ldr	r3, [r7, #16]
 8007e94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007e98:	d212      	bcs.n	8007ec0 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007e9a:	693b      	ldr	r3, [r7, #16]
 8007e9c:	b29b      	uxth	r3, r3
 8007e9e:	f023 030f 	bic.w	r3, r3, #15
 8007ea2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007ea4:	693b      	ldr	r3, [r7, #16]
 8007ea6:	085b      	lsrs	r3, r3, #1
 8007ea8:	b29b      	uxth	r3, r3
 8007eaa:	f003 0307 	and.w	r3, r3, #7
 8007eae:	b29a      	uxth	r2, r3
 8007eb0:	89fb      	ldrh	r3, [r7, #14]
 8007eb2:	4313      	orrs	r3, r2
 8007eb4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	89fa      	ldrh	r2, [r7, #14]
 8007ebc:	60da      	str	r2, [r3, #12]
 8007ebe:	e04f      	b.n	8007f60 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007ec0:	2301      	movs	r3, #1
 8007ec2:	77bb      	strb	r3, [r7, #30]
 8007ec4:	e04c      	b.n	8007f60 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007ec6:	7ffb      	ldrb	r3, [r7, #31]
 8007ec8:	2b08      	cmp	r3, #8
 8007eca:	d828      	bhi.n	8007f1e <UART_SetConfig+0x462>
 8007ecc:	a201      	add	r2, pc, #4	; (adr r2, 8007ed4 <UART_SetConfig+0x418>)
 8007ece:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ed2:	bf00      	nop
 8007ed4:	08007ef9 	.word	0x08007ef9
 8007ed8:	08007f01 	.word	0x08007f01
 8007edc:	08007f09 	.word	0x08007f09
 8007ee0:	08007f1f 	.word	0x08007f1f
 8007ee4:	08007f0f 	.word	0x08007f0f
 8007ee8:	08007f1f 	.word	0x08007f1f
 8007eec:	08007f1f 	.word	0x08007f1f
 8007ef0:	08007f1f 	.word	0x08007f1f
 8007ef4:	08007f17 	.word	0x08007f17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007ef8:	f7fd fb90 	bl	800561c <HAL_RCC_GetPCLK1Freq>
 8007efc:	61b8      	str	r0, [r7, #24]
        break;
 8007efe:	e013      	b.n	8007f28 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007f00:	f7fd fba0 	bl	8005644 <HAL_RCC_GetPCLK2Freq>
 8007f04:	61b8      	str	r0, [r7, #24]
        break;
 8007f06:	e00f      	b.n	8007f28 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007f08:	4b1d      	ldr	r3, [pc, #116]	; (8007f80 <UART_SetConfig+0x4c4>)
 8007f0a:	61bb      	str	r3, [r7, #24]
        break;
 8007f0c:	e00c      	b.n	8007f28 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007f0e:	f7fd fa73 	bl	80053f8 <HAL_RCC_GetSysClockFreq>
 8007f12:	61b8      	str	r0, [r7, #24]
        break;
 8007f14:	e008      	b.n	8007f28 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007f1a:	61bb      	str	r3, [r7, #24]
        break;
 8007f1c:	e004      	b.n	8007f28 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8007f1e:	2300      	movs	r3, #0
 8007f20:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007f22:	2301      	movs	r3, #1
 8007f24:	77bb      	strb	r3, [r7, #30]
        break;
 8007f26:	bf00      	nop
    }

    if (pclk != 0U)
 8007f28:	69bb      	ldr	r3, [r7, #24]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d018      	beq.n	8007f60 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	685b      	ldr	r3, [r3, #4]
 8007f32:	085a      	lsrs	r2, r3, #1
 8007f34:	69bb      	ldr	r3, [r7, #24]
 8007f36:	441a      	add	r2, r3
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	685b      	ldr	r3, [r3, #4]
 8007f3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f40:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007f42:	693b      	ldr	r3, [r7, #16]
 8007f44:	2b0f      	cmp	r3, #15
 8007f46:	d909      	bls.n	8007f5c <UART_SetConfig+0x4a0>
 8007f48:	693b      	ldr	r3, [r7, #16]
 8007f4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007f4e:	d205      	bcs.n	8007f5c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007f50:	693b      	ldr	r3, [r7, #16]
 8007f52:	b29a      	uxth	r2, r3
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	60da      	str	r2, [r3, #12]
 8007f5a:	e001      	b.n	8007f60 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007f5c:	2301      	movs	r3, #1
 8007f5e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	2200      	movs	r2, #0
 8007f64:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2200      	movs	r2, #0
 8007f6a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007f6c:	7fbb      	ldrb	r3, [r7, #30]
}
 8007f6e:	4618      	mov	r0, r3
 8007f70:	3720      	adds	r7, #32
 8007f72:	46bd      	mov	sp, r7
 8007f74:	bd80      	pop	{r7, pc}
 8007f76:	bf00      	nop
 8007f78:	40007c00 	.word	0x40007c00
 8007f7c:	40023800 	.word	0x40023800
 8007f80:	00f42400 	.word	0x00f42400

08007f84 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007f84:	b480      	push	{r7}
 8007f86:	b083      	sub	sp, #12
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f90:	f003 0301 	and.w	r3, r3, #1
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d00a      	beq.n	8007fae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	685b      	ldr	r3, [r3, #4]
 8007f9e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	430a      	orrs	r2, r1
 8007fac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fb2:	f003 0302 	and.w	r3, r3, #2
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d00a      	beq.n	8007fd0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	685b      	ldr	r3, [r3, #4]
 8007fc0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	430a      	orrs	r2, r1
 8007fce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fd4:	f003 0304 	and.w	r3, r3, #4
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d00a      	beq.n	8007ff2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	685b      	ldr	r3, [r3, #4]
 8007fe2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	430a      	orrs	r2, r1
 8007ff0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ff6:	f003 0308 	and.w	r3, r3, #8
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d00a      	beq.n	8008014 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	685b      	ldr	r3, [r3, #4]
 8008004:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	430a      	orrs	r2, r1
 8008012:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008018:	f003 0310 	and.w	r3, r3, #16
 800801c:	2b00      	cmp	r3, #0
 800801e:	d00a      	beq.n	8008036 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	689b      	ldr	r3, [r3, #8]
 8008026:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	430a      	orrs	r2, r1
 8008034:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800803a:	f003 0320 	and.w	r3, r3, #32
 800803e:	2b00      	cmp	r3, #0
 8008040:	d00a      	beq.n	8008058 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	689b      	ldr	r3, [r3, #8]
 8008048:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	430a      	orrs	r2, r1
 8008056:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800805c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008060:	2b00      	cmp	r3, #0
 8008062:	d01a      	beq.n	800809a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	685b      	ldr	r3, [r3, #4]
 800806a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	430a      	orrs	r2, r1
 8008078:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800807e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008082:	d10a      	bne.n	800809a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	685b      	ldr	r3, [r3, #4]
 800808a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	430a      	orrs	r2, r1
 8008098:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800809e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d00a      	beq.n	80080bc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	685b      	ldr	r3, [r3, #4]
 80080ac:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	430a      	orrs	r2, r1
 80080ba:	605a      	str	r2, [r3, #4]
  }
}
 80080bc:	bf00      	nop
 80080be:	370c      	adds	r7, #12
 80080c0:	46bd      	mov	sp, r7
 80080c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c6:	4770      	bx	lr

080080c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b086      	sub	sp, #24
 80080cc:	af02      	add	r7, sp, #8
 80080ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2200      	movs	r2, #0
 80080d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80080d8:	f7fa ff0c 	bl	8002ef4 <HAL_GetTick>
 80080dc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	f003 0308 	and.w	r3, r3, #8
 80080e8:	2b08      	cmp	r3, #8
 80080ea:	d10e      	bne.n	800810a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80080ec:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80080f0:	9300      	str	r3, [sp, #0]
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	2200      	movs	r2, #0
 80080f6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80080fa:	6878      	ldr	r0, [r7, #4]
 80080fc:	f000 f81b 	bl	8008136 <UART_WaitOnFlagUntilTimeout>
 8008100:	4603      	mov	r3, r0
 8008102:	2b00      	cmp	r3, #0
 8008104:	d001      	beq.n	800810a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008106:	2303      	movs	r3, #3
 8008108:	e011      	b.n	800812e <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	2220      	movs	r2, #32
 800810e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	2220      	movs	r2, #32
 8008114:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	2200      	movs	r2, #0
 800811c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	2200      	movs	r2, #0
 8008122:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2200      	movs	r2, #0
 8008128:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800812c:	2300      	movs	r3, #0
}
 800812e:	4618      	mov	r0, r3
 8008130:	3710      	adds	r7, #16
 8008132:	46bd      	mov	sp, r7
 8008134:	bd80      	pop	{r7, pc}

08008136 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008136:	b580      	push	{r7, lr}
 8008138:	b09c      	sub	sp, #112	; 0x70
 800813a:	af00      	add	r7, sp, #0
 800813c:	60f8      	str	r0, [r7, #12]
 800813e:	60b9      	str	r1, [r7, #8]
 8008140:	603b      	str	r3, [r7, #0]
 8008142:	4613      	mov	r3, r2
 8008144:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008146:	e0a7      	b.n	8008298 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008148:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800814a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800814e:	f000 80a3 	beq.w	8008298 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008152:	f7fa fecf 	bl	8002ef4 <HAL_GetTick>
 8008156:	4602      	mov	r2, r0
 8008158:	683b      	ldr	r3, [r7, #0]
 800815a:	1ad3      	subs	r3, r2, r3
 800815c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800815e:	429a      	cmp	r2, r3
 8008160:	d302      	bcc.n	8008168 <UART_WaitOnFlagUntilTimeout+0x32>
 8008162:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008164:	2b00      	cmp	r3, #0
 8008166:	d13f      	bne.n	80081e8 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800816e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008170:	e853 3f00 	ldrex	r3, [r3]
 8008174:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008176:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008178:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800817c:	667b      	str	r3, [r7, #100]	; 0x64
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	461a      	mov	r2, r3
 8008184:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008186:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008188:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800818a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800818c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800818e:	e841 2300 	strex	r3, r2, [r1]
 8008192:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008194:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008196:	2b00      	cmp	r3, #0
 8008198:	d1e6      	bne.n	8008168 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	3308      	adds	r3, #8
 80081a0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081a4:	e853 3f00 	ldrex	r3, [r3]
 80081a8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80081aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081ac:	f023 0301 	bic.w	r3, r3, #1
 80081b0:	663b      	str	r3, [r7, #96]	; 0x60
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	3308      	adds	r3, #8
 80081b8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80081ba:	64ba      	str	r2, [r7, #72]	; 0x48
 80081bc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081be:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80081c0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80081c2:	e841 2300 	strex	r3, r2, [r1]
 80081c6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80081c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d1e5      	bne.n	800819a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	2220      	movs	r2, #32
 80081d2:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	2220      	movs	r2, #32
 80081d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	2200      	movs	r2, #0
 80081e0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 80081e4:	2303      	movs	r3, #3
 80081e6:	e068      	b.n	80082ba <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	f003 0304 	and.w	r3, r3, #4
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d050      	beq.n	8008298 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	69db      	ldr	r3, [r3, #28]
 80081fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008200:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008204:	d148      	bne.n	8008298 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800820e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008216:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008218:	e853 3f00 	ldrex	r3, [r3]
 800821c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800821e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008220:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008224:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	461a      	mov	r2, r3
 800822c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800822e:	637b      	str	r3, [r7, #52]	; 0x34
 8008230:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008232:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008234:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008236:	e841 2300 	strex	r3, r2, [r1]
 800823a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800823c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800823e:	2b00      	cmp	r3, #0
 8008240:	d1e6      	bne.n	8008210 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	3308      	adds	r3, #8
 8008248:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800824a:	697b      	ldr	r3, [r7, #20]
 800824c:	e853 3f00 	ldrex	r3, [r3]
 8008250:	613b      	str	r3, [r7, #16]
   return(result);
 8008252:	693b      	ldr	r3, [r7, #16]
 8008254:	f023 0301 	bic.w	r3, r3, #1
 8008258:	66bb      	str	r3, [r7, #104]	; 0x68
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	3308      	adds	r3, #8
 8008260:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008262:	623a      	str	r2, [r7, #32]
 8008264:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008266:	69f9      	ldr	r1, [r7, #28]
 8008268:	6a3a      	ldr	r2, [r7, #32]
 800826a:	e841 2300 	strex	r3, r2, [r1]
 800826e:	61bb      	str	r3, [r7, #24]
   return(result);
 8008270:	69bb      	ldr	r3, [r7, #24]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d1e5      	bne.n	8008242 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	2220      	movs	r2, #32
 800827a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	2220      	movs	r2, #32
 8008280:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	2220      	movs	r2, #32
 8008288:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	2200      	movs	r2, #0
 8008290:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8008294:	2303      	movs	r3, #3
 8008296:	e010      	b.n	80082ba <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	69da      	ldr	r2, [r3, #28]
 800829e:	68bb      	ldr	r3, [r7, #8]
 80082a0:	4013      	ands	r3, r2
 80082a2:	68ba      	ldr	r2, [r7, #8]
 80082a4:	429a      	cmp	r2, r3
 80082a6:	bf0c      	ite	eq
 80082a8:	2301      	moveq	r3, #1
 80082aa:	2300      	movne	r3, #0
 80082ac:	b2db      	uxtb	r3, r3
 80082ae:	461a      	mov	r2, r3
 80082b0:	79fb      	ldrb	r3, [r7, #7]
 80082b2:	429a      	cmp	r2, r3
 80082b4:	f43f af48 	beq.w	8008148 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80082b8:	2300      	movs	r3, #0
}
 80082ba:	4618      	mov	r0, r3
 80082bc:	3770      	adds	r7, #112	; 0x70
 80082be:	46bd      	mov	sp, r7
 80082c0:	bd80      	pop	{r7, pc}
	...

080082c4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80082c4:	b480      	push	{r7}
 80082c6:	b097      	sub	sp, #92	; 0x5c
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	60f8      	str	r0, [r7, #12]
 80082cc:	60b9      	str	r1, [r7, #8]
 80082ce:	4613      	mov	r3, r2
 80082d0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	68ba      	ldr	r2, [r7, #8]
 80082d6:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	88fa      	ldrh	r2, [r7, #6]
 80082dc:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	88fa      	ldrh	r2, [r7, #6]
 80082e4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	2200      	movs	r2, #0
 80082ec:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	689b      	ldr	r3, [r3, #8]
 80082f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80082f6:	d10e      	bne.n	8008316 <UART_Start_Receive_IT+0x52>
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	691b      	ldr	r3, [r3, #16]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d105      	bne.n	800830c <UART_Start_Receive_IT+0x48>
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	f240 12ff 	movw	r2, #511	; 0x1ff
 8008306:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800830a:	e02d      	b.n	8008368 <UART_Start_Receive_IT+0xa4>
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	22ff      	movs	r2, #255	; 0xff
 8008310:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008314:	e028      	b.n	8008368 <UART_Start_Receive_IT+0xa4>
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	689b      	ldr	r3, [r3, #8]
 800831a:	2b00      	cmp	r3, #0
 800831c:	d10d      	bne.n	800833a <UART_Start_Receive_IT+0x76>
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	691b      	ldr	r3, [r3, #16]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d104      	bne.n	8008330 <UART_Start_Receive_IT+0x6c>
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	22ff      	movs	r2, #255	; 0xff
 800832a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800832e:	e01b      	b.n	8008368 <UART_Start_Receive_IT+0xa4>
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	227f      	movs	r2, #127	; 0x7f
 8008334:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008338:	e016      	b.n	8008368 <UART_Start_Receive_IT+0xa4>
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	689b      	ldr	r3, [r3, #8]
 800833e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008342:	d10d      	bne.n	8008360 <UART_Start_Receive_IT+0x9c>
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	691b      	ldr	r3, [r3, #16]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d104      	bne.n	8008356 <UART_Start_Receive_IT+0x92>
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	227f      	movs	r2, #127	; 0x7f
 8008350:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008354:	e008      	b.n	8008368 <UART_Start_Receive_IT+0xa4>
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	223f      	movs	r2, #63	; 0x3f
 800835a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800835e:	e003      	b.n	8008368 <UART_Start_Receive_IT+0xa4>
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	2200      	movs	r2, #0
 8008364:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	2200      	movs	r2, #0
 800836c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	2222      	movs	r2, #34	; 0x22
 8008374:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	3308      	adds	r3, #8
 800837e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008380:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008382:	e853 3f00 	ldrex	r3, [r3]
 8008386:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008388:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800838a:	f043 0301 	orr.w	r3, r3, #1
 800838e:	657b      	str	r3, [r7, #84]	; 0x54
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	3308      	adds	r3, #8
 8008396:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008398:	64ba      	str	r2, [r7, #72]	; 0x48
 800839a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800839c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800839e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80083a0:	e841 2300 	strex	r3, r2, [r1]
 80083a4:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80083a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d1e5      	bne.n	8008378 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	689b      	ldr	r3, [r3, #8]
 80083b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083b4:	d107      	bne.n	80083c6 <UART_Start_Receive_IT+0x102>
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	691b      	ldr	r3, [r3, #16]
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d103      	bne.n	80083c6 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	4a21      	ldr	r2, [pc, #132]	; (8008448 <UART_Start_Receive_IT+0x184>)
 80083c2:	669a      	str	r2, [r3, #104]	; 0x68
 80083c4:	e002      	b.n	80083cc <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	4a20      	ldr	r2, [pc, #128]	; (800844c <UART_Start_Receive_IT+0x188>)
 80083ca:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	691b      	ldr	r3, [r3, #16]
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d019      	beq.n	8008408 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083dc:	e853 3f00 	ldrex	r3, [r3]
 80083e0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80083e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083e4:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 80083e8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	461a      	mov	r2, r3
 80083f0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80083f2:	637b      	str	r3, [r7, #52]	; 0x34
 80083f4:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083f6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80083f8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80083fa:	e841 2300 	strex	r3, r2, [r1]
 80083fe:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008400:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008402:	2b00      	cmp	r3, #0
 8008404:	d1e6      	bne.n	80083d4 <UART_Start_Receive_IT+0x110>
 8008406:	e018      	b.n	800843a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800840e:	697b      	ldr	r3, [r7, #20]
 8008410:	e853 3f00 	ldrex	r3, [r3]
 8008414:	613b      	str	r3, [r7, #16]
   return(result);
 8008416:	693b      	ldr	r3, [r7, #16]
 8008418:	f043 0320 	orr.w	r3, r3, #32
 800841c:	653b      	str	r3, [r7, #80]	; 0x50
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	461a      	mov	r2, r3
 8008424:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008426:	623b      	str	r3, [r7, #32]
 8008428:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800842a:	69f9      	ldr	r1, [r7, #28]
 800842c:	6a3a      	ldr	r2, [r7, #32]
 800842e:	e841 2300 	strex	r3, r2, [r1]
 8008432:	61bb      	str	r3, [r7, #24]
   return(result);
 8008434:	69bb      	ldr	r3, [r7, #24]
 8008436:	2b00      	cmp	r3, #0
 8008438:	d1e6      	bne.n	8008408 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 800843a:	2300      	movs	r3, #0
}
 800843c:	4618      	mov	r0, r3
 800843e:	375c      	adds	r7, #92	; 0x5c
 8008440:	46bd      	mov	sp, r7
 8008442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008446:	4770      	bx	lr
 8008448:	080086ff 	.word	0x080086ff
 800844c:	08008599 	.word	0x08008599

08008450 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008450:	b480      	push	{r7}
 8008452:	b095      	sub	sp, #84	; 0x54
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800845e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008460:	e853 3f00 	ldrex	r3, [r3]
 8008464:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008468:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800846c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	461a      	mov	r2, r3
 8008474:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008476:	643b      	str	r3, [r7, #64]	; 0x40
 8008478:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800847a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800847c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800847e:	e841 2300 	strex	r3, r2, [r1]
 8008482:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008484:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008486:	2b00      	cmp	r3, #0
 8008488:	d1e6      	bne.n	8008458 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	3308      	adds	r3, #8
 8008490:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008492:	6a3b      	ldr	r3, [r7, #32]
 8008494:	e853 3f00 	ldrex	r3, [r3]
 8008498:	61fb      	str	r3, [r7, #28]
   return(result);
 800849a:	69fb      	ldr	r3, [r7, #28]
 800849c:	f023 0301 	bic.w	r3, r3, #1
 80084a0:	64bb      	str	r3, [r7, #72]	; 0x48
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	3308      	adds	r3, #8
 80084a8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80084aa:	62fa      	str	r2, [r7, #44]	; 0x2c
 80084ac:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80084b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80084b2:	e841 2300 	strex	r3, r2, [r1]
 80084b6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80084b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d1e5      	bne.n	800848a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80084c2:	2b01      	cmp	r3, #1
 80084c4:	d118      	bne.n	80084f8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	e853 3f00 	ldrex	r3, [r3]
 80084d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	f023 0310 	bic.w	r3, r3, #16
 80084da:	647b      	str	r3, [r7, #68]	; 0x44
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	461a      	mov	r2, r3
 80084e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80084e4:	61bb      	str	r3, [r7, #24]
 80084e6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084e8:	6979      	ldr	r1, [r7, #20]
 80084ea:	69ba      	ldr	r2, [r7, #24]
 80084ec:	e841 2300 	strex	r3, r2, [r1]
 80084f0:	613b      	str	r3, [r7, #16]
   return(result);
 80084f2:	693b      	ldr	r3, [r7, #16]
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d1e6      	bne.n	80084c6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	2220      	movs	r2, #32
 80084fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2200      	movs	r2, #0
 8008504:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	2200      	movs	r2, #0
 800850a:	669a      	str	r2, [r3, #104]	; 0x68
}
 800850c:	bf00      	nop
 800850e:	3754      	adds	r7, #84	; 0x54
 8008510:	46bd      	mov	sp, r7
 8008512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008516:	4770      	bx	lr

08008518 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008518:	b580      	push	{r7, lr}
 800851a:	b084      	sub	sp, #16
 800851c:	af00      	add	r7, sp, #0
 800851e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008524:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	2200      	movs	r2, #0
 800852a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	2200      	movs	r2, #0
 8008532:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008536:	68f8      	ldr	r0, [r7, #12]
 8008538:	f7ff faaa 	bl	8007a90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800853c:	bf00      	nop
 800853e:	3710      	adds	r7, #16
 8008540:	46bd      	mov	sp, r7
 8008542:	bd80      	pop	{r7, pc}

08008544 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008544:	b580      	push	{r7, lr}
 8008546:	b088      	sub	sp, #32
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	e853 3f00 	ldrex	r3, [r3]
 8008558:	60bb      	str	r3, [r7, #8]
   return(result);
 800855a:	68bb      	ldr	r3, [r7, #8]
 800855c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008560:	61fb      	str	r3, [r7, #28]
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	461a      	mov	r2, r3
 8008568:	69fb      	ldr	r3, [r7, #28]
 800856a:	61bb      	str	r3, [r7, #24]
 800856c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800856e:	6979      	ldr	r1, [r7, #20]
 8008570:	69ba      	ldr	r2, [r7, #24]
 8008572:	e841 2300 	strex	r3, r2, [r1]
 8008576:	613b      	str	r3, [r7, #16]
   return(result);
 8008578:	693b      	ldr	r3, [r7, #16]
 800857a:	2b00      	cmp	r3, #0
 800857c:	d1e6      	bne.n	800854c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	2220      	movs	r2, #32
 8008582:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2200      	movs	r2, #0
 8008588:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800858a:	6878      	ldr	r0, [r7, #4]
 800858c:	f7ff fa76 	bl	8007a7c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008590:	bf00      	nop
 8008592:	3720      	adds	r7, #32
 8008594:	46bd      	mov	sp, r7
 8008596:	bd80      	pop	{r7, pc}

08008598 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008598:	b580      	push	{r7, lr}
 800859a:	b096      	sub	sp, #88	; 0x58
 800859c:	af00      	add	r7, sp, #0
 800859e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80085a6:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80085b0:	2b22      	cmp	r3, #34	; 0x22
 80085b2:	f040 8098 	bne.w	80086e6 <UART_RxISR_8BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085bc:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80085c0:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80085c4:	b2d9      	uxtb	r1, r3
 80085c6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80085ca:	b2da      	uxtb	r2, r3
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085d0:	400a      	ands	r2, r1
 80085d2:	b2d2      	uxtb	r2, r2
 80085d4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085da:	1c5a      	adds	r2, r3, #1
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80085e6:	b29b      	uxth	r3, r3
 80085e8:	3b01      	subs	r3, #1
 80085ea:	b29a      	uxth	r2, r3
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80085f8:	b29b      	uxth	r3, r3
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d17b      	bne.n	80086f6 <UART_RxISR_8BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008604:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008606:	e853 3f00 	ldrex	r3, [r3]
 800860a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800860c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800860e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008612:	653b      	str	r3, [r7, #80]	; 0x50
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	461a      	mov	r2, r3
 800861a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800861c:	647b      	str	r3, [r7, #68]	; 0x44
 800861e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008620:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008622:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008624:	e841 2300 	strex	r3, r2, [r1]
 8008628:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800862a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800862c:	2b00      	cmp	r3, #0
 800862e:	d1e6      	bne.n	80085fe <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	3308      	adds	r3, #8
 8008636:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800863a:	e853 3f00 	ldrex	r3, [r3]
 800863e:	623b      	str	r3, [r7, #32]
   return(result);
 8008640:	6a3b      	ldr	r3, [r7, #32]
 8008642:	f023 0301 	bic.w	r3, r3, #1
 8008646:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	3308      	adds	r3, #8
 800864e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008650:	633a      	str	r2, [r7, #48]	; 0x30
 8008652:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008654:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008656:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008658:	e841 2300 	strex	r3, r2, [r1]
 800865c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800865e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008660:	2b00      	cmp	r3, #0
 8008662:	d1e5      	bne.n	8008630 <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	2220      	movs	r2, #32
 8008668:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2200      	movs	r2, #0
 8008670:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	2200      	movs	r2, #0
 8008676:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800867c:	2b01      	cmp	r3, #1
 800867e:	d12e      	bne.n	80086de <UART_RxISR_8BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	2200      	movs	r2, #0
 8008684:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800868c:	693b      	ldr	r3, [r7, #16]
 800868e:	e853 3f00 	ldrex	r3, [r3]
 8008692:	60fb      	str	r3, [r7, #12]
   return(result);
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	f023 0310 	bic.w	r3, r3, #16
 800869a:	64bb      	str	r3, [r7, #72]	; 0x48
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	461a      	mov	r2, r3
 80086a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80086a4:	61fb      	str	r3, [r7, #28]
 80086a6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086a8:	69b9      	ldr	r1, [r7, #24]
 80086aa:	69fa      	ldr	r2, [r7, #28]
 80086ac:	e841 2300 	strex	r3, r2, [r1]
 80086b0:	617b      	str	r3, [r7, #20]
   return(result);
 80086b2:	697b      	ldr	r3, [r7, #20]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d1e6      	bne.n	8008686 <UART_RxISR_8BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	69db      	ldr	r3, [r3, #28]
 80086be:	f003 0310 	and.w	r3, r3, #16
 80086c2:	2b10      	cmp	r3, #16
 80086c4:	d103      	bne.n	80086ce <UART_RxISR_8BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	2210      	movs	r2, #16
 80086cc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80086d4:	4619      	mov	r1, r3
 80086d6:	6878      	ldr	r0, [r7, #4]
 80086d8:	f7ff f9e4 	bl	8007aa4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80086dc:	e00b      	b.n	80086f6 <UART_RxISR_8BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 80086de:	6878      	ldr	r0, [r7, #4]
 80086e0:	f7f9 fa94 	bl	8001c0c <HAL_UART_RxCpltCallback>
}
 80086e4:	e007      	b.n	80086f6 <UART_RxISR_8BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	699a      	ldr	r2, [r3, #24]
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	f042 0208 	orr.w	r2, r2, #8
 80086f4:	619a      	str	r2, [r3, #24]
}
 80086f6:	bf00      	nop
 80086f8:	3758      	adds	r7, #88	; 0x58
 80086fa:	46bd      	mov	sp, r7
 80086fc:	bd80      	pop	{r7, pc}

080086fe <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80086fe:	b580      	push	{r7, lr}
 8008700:	b096      	sub	sp, #88	; 0x58
 8008702:	af00      	add	r7, sp, #0
 8008704:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800870c:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008716:	2b22      	cmp	r3, #34	; 0x22
 8008718:	f040 8098 	bne.w	800884c <UART_RxISR_16BIT+0x14e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008722:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800872a:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800872c:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8008730:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8008734:	4013      	ands	r3, r2
 8008736:	b29a      	uxth	r2, r3
 8008738:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800873a:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008740:	1c9a      	adds	r2, r3, #2
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800874c:	b29b      	uxth	r3, r3
 800874e:	3b01      	subs	r3, #1
 8008750:	b29a      	uxth	r2, r3
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800875e:	b29b      	uxth	r3, r3
 8008760:	2b00      	cmp	r3, #0
 8008762:	d17b      	bne.n	800885c <UART_RxISR_16BIT+0x15e>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800876a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800876c:	e853 3f00 	ldrex	r3, [r3]
 8008770:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008772:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008774:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008778:	64fb      	str	r3, [r7, #76]	; 0x4c
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	461a      	mov	r2, r3
 8008780:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008782:	643b      	str	r3, [r7, #64]	; 0x40
 8008784:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008786:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008788:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800878a:	e841 2300 	strex	r3, r2, [r1]
 800878e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008790:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008792:	2b00      	cmp	r3, #0
 8008794:	d1e6      	bne.n	8008764 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	3308      	adds	r3, #8
 800879c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800879e:	6a3b      	ldr	r3, [r7, #32]
 80087a0:	e853 3f00 	ldrex	r3, [r3]
 80087a4:	61fb      	str	r3, [r7, #28]
   return(result);
 80087a6:	69fb      	ldr	r3, [r7, #28]
 80087a8:	f023 0301 	bic.w	r3, r3, #1
 80087ac:	64bb      	str	r3, [r7, #72]	; 0x48
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	3308      	adds	r3, #8
 80087b4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80087b6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80087b8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087ba:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80087bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80087be:	e841 2300 	strex	r3, r2, [r1]
 80087c2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80087c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d1e5      	bne.n	8008796 <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	2220      	movs	r2, #32
 80087ce:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	2200      	movs	r2, #0
 80087d6:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2200      	movs	r2, #0
 80087dc:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80087e2:	2b01      	cmp	r3, #1
 80087e4:	d12e      	bne.n	8008844 <UART_RxISR_16BIT+0x146>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	2200      	movs	r2, #0
 80087ea:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	e853 3f00 	ldrex	r3, [r3]
 80087f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80087fa:	68bb      	ldr	r3, [r7, #8]
 80087fc:	f023 0310 	bic.w	r3, r3, #16
 8008800:	647b      	str	r3, [r7, #68]	; 0x44
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	461a      	mov	r2, r3
 8008808:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800880a:	61bb      	str	r3, [r7, #24]
 800880c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800880e:	6979      	ldr	r1, [r7, #20]
 8008810:	69ba      	ldr	r2, [r7, #24]
 8008812:	e841 2300 	strex	r3, r2, [r1]
 8008816:	613b      	str	r3, [r7, #16]
   return(result);
 8008818:	693b      	ldr	r3, [r7, #16]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d1e6      	bne.n	80087ec <UART_RxISR_16BIT+0xee>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	69db      	ldr	r3, [r3, #28]
 8008824:	f003 0310 	and.w	r3, r3, #16
 8008828:	2b10      	cmp	r3, #16
 800882a:	d103      	bne.n	8008834 <UART_RxISR_16BIT+0x136>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	2210      	movs	r2, #16
 8008832:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800883a:	4619      	mov	r1, r3
 800883c:	6878      	ldr	r0, [r7, #4]
 800883e:	f7ff f931 	bl	8007aa4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008842:	e00b      	b.n	800885c <UART_RxISR_16BIT+0x15e>
        HAL_UART_RxCpltCallback(huart);
 8008844:	6878      	ldr	r0, [r7, #4]
 8008846:	f7f9 f9e1 	bl	8001c0c <HAL_UART_RxCpltCallback>
}
 800884a:	e007      	b.n	800885c <UART_RxISR_16BIT+0x15e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	699a      	ldr	r2, [r3, #24]
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	f042 0208 	orr.w	r2, r2, #8
 800885a:	619a      	str	r2, [r3, #24]
}
 800885c:	bf00      	nop
 800885e:	3758      	adds	r7, #88	; 0x58
 8008860:	46bd      	mov	sp, r7
 8008862:	bd80      	pop	{r7, pc}

08008864 <gcvt>:
 8008864:	b530      	push	{r4, r5, lr}
 8008866:	2200      	movs	r2, #0
 8008868:	b085      	sub	sp, #20
 800886a:	460c      	mov	r4, r1
 800886c:	4605      	mov	r5, r0
 800886e:	2300      	movs	r3, #0
 8008870:	ec51 0b10 	vmov	r0, r1, d0
 8008874:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008878:	f7f8 f950 	bl	8000b1c <__aeabi_dcmplt>
 800887c:	ed9d 0b02 	vldr	d0, [sp, #8]
 8008880:	4622      	mov	r2, r4
 8008882:	b118      	cbz	r0, 800888c <gcvt+0x28>
 8008884:	232d      	movs	r3, #45	; 0x2d
 8008886:	f802 3b01 	strb.w	r3, [r2], #1
 800888a:	3d01      	subs	r5, #1
 800888c:	2300      	movs	r3, #0
 800888e:	4806      	ldr	r0, [pc, #24]	; (80088a8 <gcvt+0x44>)
 8008890:	9300      	str	r3, [sp, #0]
 8008892:	4629      	mov	r1, r5
 8008894:	2367      	movs	r3, #103	; 0x67
 8008896:	6800      	ldr	r0, [r0, #0]
 8008898:	f000 f8ce 	bl	8008a38 <_gcvt>
 800889c:	2800      	cmp	r0, #0
 800889e:	bf14      	ite	ne
 80088a0:	4620      	movne	r0, r4
 80088a2:	2000      	moveq	r0, #0
 80088a4:	b005      	add	sp, #20
 80088a6:	bd30      	pop	{r4, r5, pc}
 80088a8:	20000018 	.word	0x20000018

080088ac <__errno>:
 80088ac:	4b01      	ldr	r3, [pc, #4]	; (80088b4 <__errno+0x8>)
 80088ae:	6818      	ldr	r0, [r3, #0]
 80088b0:	4770      	bx	lr
 80088b2:	bf00      	nop
 80088b4:	20000018 	.word	0x20000018

080088b8 <__libc_init_array>:
 80088b8:	b570      	push	{r4, r5, r6, lr}
 80088ba:	4d0d      	ldr	r5, [pc, #52]	; (80088f0 <__libc_init_array+0x38>)
 80088bc:	4c0d      	ldr	r4, [pc, #52]	; (80088f4 <__libc_init_array+0x3c>)
 80088be:	1b64      	subs	r4, r4, r5
 80088c0:	10a4      	asrs	r4, r4, #2
 80088c2:	2600      	movs	r6, #0
 80088c4:	42a6      	cmp	r6, r4
 80088c6:	d109      	bne.n	80088dc <__libc_init_array+0x24>
 80088c8:	4d0b      	ldr	r5, [pc, #44]	; (80088f8 <__libc_init_array+0x40>)
 80088ca:	4c0c      	ldr	r4, [pc, #48]	; (80088fc <__libc_init_array+0x44>)
 80088cc:	f002 fbf0 	bl	800b0b0 <_init>
 80088d0:	1b64      	subs	r4, r4, r5
 80088d2:	10a4      	asrs	r4, r4, #2
 80088d4:	2600      	movs	r6, #0
 80088d6:	42a6      	cmp	r6, r4
 80088d8:	d105      	bne.n	80088e6 <__libc_init_array+0x2e>
 80088da:	bd70      	pop	{r4, r5, r6, pc}
 80088dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80088e0:	4798      	blx	r3
 80088e2:	3601      	adds	r6, #1
 80088e4:	e7ee      	b.n	80088c4 <__libc_init_array+0xc>
 80088e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80088ea:	4798      	blx	r3
 80088ec:	3601      	adds	r6, #1
 80088ee:	e7f2      	b.n	80088d6 <__libc_init_array+0x1e>
 80088f0:	0800bb88 	.word	0x0800bb88
 80088f4:	0800bb88 	.word	0x0800bb88
 80088f8:	0800bb88 	.word	0x0800bb88
 80088fc:	0800bb8c 	.word	0x0800bb8c

08008900 <memcpy>:
 8008900:	440a      	add	r2, r1
 8008902:	4291      	cmp	r1, r2
 8008904:	f100 33ff 	add.w	r3, r0, #4294967295
 8008908:	d100      	bne.n	800890c <memcpy+0xc>
 800890a:	4770      	bx	lr
 800890c:	b510      	push	{r4, lr}
 800890e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008912:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008916:	4291      	cmp	r1, r2
 8008918:	d1f9      	bne.n	800890e <memcpy+0xe>
 800891a:	bd10      	pop	{r4, pc}

0800891c <memset>:
 800891c:	4402      	add	r2, r0
 800891e:	4603      	mov	r3, r0
 8008920:	4293      	cmp	r3, r2
 8008922:	d100      	bne.n	8008926 <memset+0xa>
 8008924:	4770      	bx	lr
 8008926:	f803 1b01 	strb.w	r1, [r3], #1
 800892a:	e7f9      	b.n	8008920 <memset+0x4>

0800892c <strcat>:
 800892c:	b510      	push	{r4, lr}
 800892e:	4602      	mov	r2, r0
 8008930:	7814      	ldrb	r4, [r2, #0]
 8008932:	4613      	mov	r3, r2
 8008934:	3201      	adds	r2, #1
 8008936:	2c00      	cmp	r4, #0
 8008938:	d1fa      	bne.n	8008930 <strcat+0x4>
 800893a:	3b01      	subs	r3, #1
 800893c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008940:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008944:	2a00      	cmp	r2, #0
 8008946:	d1f9      	bne.n	800893c <strcat+0x10>
 8008948:	bd10      	pop	{r4, pc}

0800894a <print_e>:
 800894a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800894c:	b087      	sub	sp, #28
 800894e:	ec43 2b10 	vmov	d0, r2, r3
 8008952:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8008954:	f89d 6034 	ldrb.w	r6, [sp, #52]	; 0x34
 8008958:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800895a:	ab04      	add	r3, sp, #16
 800895c:	9301      	str	r3, [sp, #4]
 800895e:	ab03      	add	r3, sp, #12
 8008960:	9300      	str	r3, [sp, #0]
 8008962:	1c62      	adds	r2, r4, #1
 8008964:	ab05      	add	r3, sp, #20
 8008966:	460f      	mov	r7, r1
 8008968:	2102      	movs	r1, #2
 800896a:	f000 ffc9 	bl	8009900 <_dtoa_r>
 800896e:	9a05      	ldr	r2, [sp, #20]
 8008970:	f242 730f 	movw	r3, #9999	; 0x270f
 8008974:	429a      	cmp	r2, r3
 8008976:	d105      	bne.n	8008984 <print_e+0x3a>
 8008978:	4601      	mov	r1, r0
 800897a:	4638      	mov	r0, r7
 800897c:	f000 ff0c 	bl	8009798 <strcpy>
 8008980:	b007      	add	sp, #28
 8008982:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008984:	463b      	mov	r3, r7
 8008986:	7801      	ldrb	r1, [r0, #0]
 8008988:	f803 1b01 	strb.w	r1, [r3], #1
 800898c:	2c00      	cmp	r4, #0
 800898e:	bfc8      	it	gt
 8008990:	2501      	movgt	r5, #1
 8008992:	212e      	movs	r1, #46	; 0x2e
 8008994:	f810 7f01 	ldrb.w	r7, [r0, #1]!
 8008998:	b10f      	cbz	r7, 800899e <print_e+0x54>
 800899a:	2c00      	cmp	r4, #0
 800899c:	dc37      	bgt.n	8008a0e <print_e+0xc4>
 800899e:	2e67      	cmp	r6, #103	; 0x67
 80089a0:	d046      	beq.n	8008a30 <print_e+0xe6>
 80089a2:	2e47      	cmp	r6, #71	; 0x47
 80089a4:	d046      	beq.n	8008a34 <print_e+0xea>
 80089a6:	212e      	movs	r1, #46	; 0x2e
 80089a8:	2030      	movs	r0, #48	; 0x30
 80089aa:	2c00      	cmp	r4, #0
 80089ac:	dc38      	bgt.n	8008a20 <print_e+0xd6>
 80089ae:	1e51      	subs	r1, r2, #1
 80089b0:	2900      	cmp	r1, #0
 80089b2:	bfb8      	it	lt
 80089b4:	f1c2 0201 	rsblt	r2, r2, #1
 80089b8:	4618      	mov	r0, r3
 80089ba:	9105      	str	r1, [sp, #20]
 80089bc:	bfac      	ite	ge
 80089be:	222b      	movge	r2, #43	; 0x2b
 80089c0:	9205      	strlt	r2, [sp, #20]
 80089c2:	f800 6b02 	strb.w	r6, [r0], #2
 80089c6:	bfa8      	it	ge
 80089c8:	705a      	strbge	r2, [r3, #1]
 80089ca:	9a05      	ldr	r2, [sp, #20]
 80089cc:	bfbc      	itt	lt
 80089ce:	212d      	movlt	r1, #45	; 0x2d
 80089d0:	7059      	strblt	r1, [r3, #1]
 80089d2:	2a63      	cmp	r2, #99	; 0x63
 80089d4:	dd0b      	ble.n	80089ee <print_e+0xa4>
 80089d6:	2164      	movs	r1, #100	; 0x64
 80089d8:	fb92 f1f1 	sdiv	r1, r2, r1
 80089dc:	f101 0430 	add.w	r4, r1, #48	; 0x30
 80089e0:	1cd8      	adds	r0, r3, #3
 80089e2:	709c      	strb	r4, [r3, #2]
 80089e4:	f06f 0363 	mvn.w	r3, #99	; 0x63
 80089e8:	fb03 2201 	mla	r2, r3, r1, r2
 80089ec:	9205      	str	r2, [sp, #20]
 80089ee:	9b05      	ldr	r3, [sp, #20]
 80089f0:	220a      	movs	r2, #10
 80089f2:	fb93 f2f2 	sdiv	r2, r3, r2
 80089f6:	f102 0130 	add.w	r1, r2, #48	; 0x30
 80089fa:	7001      	strb	r1, [r0, #0]
 80089fc:	f06f 0109 	mvn.w	r1, #9
 8008a00:	fb01 3302 	mla	r3, r1, r2, r3
 8008a04:	3330      	adds	r3, #48	; 0x30
 8008a06:	7043      	strb	r3, [r0, #1]
 8008a08:	2300      	movs	r3, #0
 8008a0a:	7083      	strb	r3, [r0, #2]
 8008a0c:	e7b8      	b.n	8008980 <print_e+0x36>
 8008a0e:	b10d      	cbz	r5, 8008a14 <print_e+0xca>
 8008a10:	f803 1b01 	strb.w	r1, [r3], #1
 8008a14:	7805      	ldrb	r5, [r0, #0]
 8008a16:	f803 5b01 	strb.w	r5, [r3], #1
 8008a1a:	3c01      	subs	r4, #1
 8008a1c:	2500      	movs	r5, #0
 8008a1e:	e7b9      	b.n	8008994 <print_e+0x4a>
 8008a20:	b10d      	cbz	r5, 8008a26 <print_e+0xdc>
 8008a22:	f803 1b01 	strb.w	r1, [r3], #1
 8008a26:	f803 0b01 	strb.w	r0, [r3], #1
 8008a2a:	3c01      	subs	r4, #1
 8008a2c:	2500      	movs	r5, #0
 8008a2e:	e7bc      	b.n	80089aa <print_e+0x60>
 8008a30:	2665      	movs	r6, #101	; 0x65
 8008a32:	e7bc      	b.n	80089ae <print_e+0x64>
 8008a34:	2645      	movs	r6, #69	; 0x45
 8008a36:	e7ba      	b.n	80089ae <print_e+0x64>

08008a38 <_gcvt>:
 8008a38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a3c:	ec55 4b10 	vmov	r4, r5, d0
 8008a40:	b088      	sub	sp, #32
 8008a42:	4681      	mov	r9, r0
 8008a44:	4688      	mov	r8, r1
 8008a46:	4616      	mov	r6, r2
 8008a48:	469a      	mov	sl, r3
 8008a4a:	ee10 0a10 	vmov	r0, s0
 8008a4e:	2200      	movs	r2, #0
 8008a50:	2300      	movs	r3, #0
 8008a52:	4629      	mov	r1, r5
 8008a54:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8008a56:	f7f8 f861 	bl	8000b1c <__aeabi_dcmplt>
 8008a5a:	b110      	cbz	r0, 8008a62 <_gcvt+0x2a>
 8008a5c:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8008a60:	461d      	mov	r5, r3
 8008a62:	2200      	movs	r2, #0
 8008a64:	2300      	movs	r3, #0
 8008a66:	4620      	mov	r0, r4
 8008a68:	4629      	mov	r1, r5
 8008a6a:	f7f8 f84d 	bl	8000b08 <__aeabi_dcmpeq>
 8008a6e:	b138      	cbz	r0, 8008a80 <_gcvt+0x48>
 8008a70:	2330      	movs	r3, #48	; 0x30
 8008a72:	7033      	strb	r3, [r6, #0]
 8008a74:	2300      	movs	r3, #0
 8008a76:	7073      	strb	r3, [r6, #1]
 8008a78:	4630      	mov	r0, r6
 8008a7a:	b008      	add	sp, #32
 8008a7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a80:	a34b      	add	r3, pc, #300	; (adr r3, 8008bb0 <_gcvt+0x178>)
 8008a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a86:	4620      	mov	r0, r4
 8008a88:	4629      	mov	r1, r5
 8008a8a:	f7f8 f851 	bl	8000b30 <__aeabi_dcmple>
 8008a8e:	b158      	cbz	r0, 8008aa8 <_gcvt+0x70>
 8008a90:	f108 31ff 	add.w	r1, r8, #4294967295
 8008a94:	9100      	str	r1, [sp, #0]
 8008a96:	e9cd a701 	strd	sl, r7, [sp, #4]
 8008a9a:	4622      	mov	r2, r4
 8008a9c:	462b      	mov	r3, r5
 8008a9e:	4631      	mov	r1, r6
 8008aa0:	4648      	mov	r0, r9
 8008aa2:	f7ff ff52 	bl	800894a <print_e>
 8008aa6:	e7e7      	b.n	8008a78 <_gcvt+0x40>
 8008aa8:	4640      	mov	r0, r8
 8008aaa:	f000 fc09 	bl	80092c0 <_mprec_log10>
 8008aae:	4622      	mov	r2, r4
 8008ab0:	ec51 0b10 	vmov	r0, r1, d0
 8008ab4:	462b      	mov	r3, r5
 8008ab6:	f7f8 f83b 	bl	8000b30 <__aeabi_dcmple>
 8008aba:	2800      	cmp	r0, #0
 8008abc:	d1e8      	bne.n	8008a90 <_gcvt+0x58>
 8008abe:	ab07      	add	r3, sp, #28
 8008ac0:	9301      	str	r3, [sp, #4]
 8008ac2:	ab06      	add	r3, sp, #24
 8008ac4:	9300      	str	r3, [sp, #0]
 8008ac6:	4642      	mov	r2, r8
 8008ac8:	ab05      	add	r3, sp, #20
 8008aca:	ec45 4b10 	vmov	d0, r4, r5
 8008ace:	2102      	movs	r1, #2
 8008ad0:	4648      	mov	r0, r9
 8008ad2:	f000 ff15 	bl	8009900 <_dtoa_r>
 8008ad6:	9a05      	ldr	r2, [sp, #20]
 8008ad8:	f242 730f 	movw	r3, #9999	; 0x270f
 8008adc:	429a      	cmp	r2, r3
 8008ade:	d00e      	beq.n	8008afe <_gcvt+0xc6>
 8008ae0:	4633      	mov	r3, r6
 8008ae2:	44b0      	add	r8, r6
 8008ae4:	4605      	mov	r5, r0
 8008ae6:	f810 1b01 	ldrb.w	r1, [r0], #1
 8008aea:	9c05      	ldr	r4, [sp, #20]
 8008aec:	eba8 0203 	sub.w	r2, r8, r3
 8008af0:	b109      	cbz	r1, 8008af6 <_gcvt+0xbe>
 8008af2:	2c00      	cmp	r4, #0
 8008af4:	dc08      	bgt.n	8008b08 <_gcvt+0xd0>
 8008af6:	2100      	movs	r1, #0
 8008af8:	f04f 0c30 	mov.w	ip, #48	; 0x30
 8008afc:	e00d      	b.n	8008b1a <_gcvt+0xe2>
 8008afe:	4601      	mov	r1, r0
 8008b00:	4630      	mov	r0, r6
 8008b02:	f000 fe49 	bl	8009798 <strcpy>
 8008b06:	e7b7      	b.n	8008a78 <_gcvt+0x40>
 8008b08:	3c01      	subs	r4, #1
 8008b0a:	f803 1b01 	strb.w	r1, [r3], #1
 8008b0e:	9405      	str	r4, [sp, #20]
 8008b10:	e7e8      	b.n	8008ae4 <_gcvt+0xac>
 8008b12:	f803 cb01 	strb.w	ip, [r3], #1
 8008b16:	3a01      	subs	r2, #1
 8008b18:	2101      	movs	r1, #1
 8008b1a:	2c00      	cmp	r4, #0
 8008b1c:	4620      	mov	r0, r4
 8008b1e:	dc2a      	bgt.n	8008b76 <_gcvt+0x13e>
 8008b20:	b101      	cbz	r1, 8008b24 <_gcvt+0xec>
 8008b22:	9405      	str	r4, [sp, #20]
 8008b24:	b90f      	cbnz	r7, 8008b2a <_gcvt+0xf2>
 8008b26:	7829      	ldrb	r1, [r5, #0]
 8008b28:	b311      	cbz	r1, 8008b70 <_gcvt+0x138>
 8008b2a:	42b3      	cmp	r3, r6
 8008b2c:	bf04      	itt	eq
 8008b2e:	2130      	moveq	r1, #48	; 0x30
 8008b30:	f803 1b01 	strbeq.w	r1, [r3], #1
 8008b34:	212e      	movs	r1, #46	; 0x2e
 8008b36:	7019      	strb	r1, [r3, #0]
 8008b38:	9905      	ldr	r1, [sp, #20]
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	2400      	movs	r4, #0
 8008b3e:	eba1 0c03 	sub.w	ip, r1, r3
 8008b42:	f04f 0e30 	mov.w	lr, #48	; 0x30
 8008b46:	eb1c 0f00 	cmn.w	ip, r0
 8008b4a:	d41c      	bmi.n	8008b86 <_gcvt+0x14e>
 8008b4c:	2900      	cmp	r1, #0
 8008b4e:	f1c1 0000 	rsb	r0, r1, #0
 8008b52:	bfc8      	it	gt
 8008b54:	2000      	movgt	r0, #0
 8008b56:	f100 0c01 	add.w	ip, r0, #1
 8008b5a:	4463      	add	r3, ip
 8008b5c:	4401      	add	r1, r0
 8008b5e:	b104      	cbz	r4, 8008b62 <_gcvt+0x12a>
 8008b60:	9105      	str	r1, [sp, #20]
 8008b62:	1e69      	subs	r1, r5, #1
 8008b64:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008b68:	b108      	cbz	r0, 8008b6e <_gcvt+0x136>
 8008b6a:	2a00      	cmp	r2, #0
 8008b6c:	dc0f      	bgt.n	8008b8e <_gcvt+0x156>
 8008b6e:	b9df      	cbnz	r7, 8008ba8 <_gcvt+0x170>
 8008b70:	2200      	movs	r2, #0
 8008b72:	701a      	strb	r2, [r3, #0]
 8008b74:	e780      	b.n	8008a78 <_gcvt+0x40>
 8008b76:	2a00      	cmp	r2, #0
 8008b78:	f104 34ff 	add.w	r4, r4, #4294967295
 8008b7c:	dcc9      	bgt.n	8008b12 <_gcvt+0xda>
 8008b7e:	2900      	cmp	r1, #0
 8008b80:	d0d0      	beq.n	8008b24 <_gcvt+0xec>
 8008b82:	9005      	str	r0, [sp, #20]
 8008b84:	e7ce      	b.n	8008b24 <_gcvt+0xec>
 8008b86:	f800 ef01 	strb.w	lr, [r0, #1]!
 8008b8a:	2401      	movs	r4, #1
 8008b8c:	e7db      	b.n	8008b46 <_gcvt+0x10e>
 8008b8e:	f803 0b01 	strb.w	r0, [r3], #1
 8008b92:	3a01      	subs	r2, #1
 8008b94:	e7e6      	b.n	8008b64 <_gcvt+0x12c>
 8008b96:	f801 5b01 	strb.w	r5, [r1], #1
 8008b9a:	1a60      	subs	r0, r4, r1
 8008b9c:	2800      	cmp	r0, #0
 8008b9e:	dcfa      	bgt.n	8008b96 <_gcvt+0x15e>
 8008ba0:	2a00      	cmp	r2, #0
 8008ba2:	bfa8      	it	ge
 8008ba4:	189b      	addge	r3, r3, r2
 8008ba6:	e7e3      	b.n	8008b70 <_gcvt+0x138>
 8008ba8:	4619      	mov	r1, r3
 8008baa:	189c      	adds	r4, r3, r2
 8008bac:	2530      	movs	r5, #48	; 0x30
 8008bae:	e7f4      	b.n	8008b9a <_gcvt+0x162>
 8008bb0:	eb1c432d 	.word	0xeb1c432d
 8008bb4:	3f1a36e2 	.word	0x3f1a36e2

08008bb8 <_Balloc>:
 8008bb8:	b570      	push	{r4, r5, r6, lr}
 8008bba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008bbc:	4604      	mov	r4, r0
 8008bbe:	460d      	mov	r5, r1
 8008bc0:	b976      	cbnz	r6, 8008be0 <_Balloc+0x28>
 8008bc2:	2010      	movs	r0, #16
 8008bc4:	f001 fc9c 	bl	800a500 <malloc>
 8008bc8:	4602      	mov	r2, r0
 8008bca:	6260      	str	r0, [r4, #36]	; 0x24
 8008bcc:	b920      	cbnz	r0, 8008bd8 <_Balloc+0x20>
 8008bce:	4b18      	ldr	r3, [pc, #96]	; (8008c30 <_Balloc+0x78>)
 8008bd0:	4818      	ldr	r0, [pc, #96]	; (8008c34 <_Balloc+0x7c>)
 8008bd2:	2166      	movs	r1, #102	; 0x66
 8008bd4:	f000 fde8 	bl	80097a8 <__assert_func>
 8008bd8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008bdc:	6006      	str	r6, [r0, #0]
 8008bde:	60c6      	str	r6, [r0, #12]
 8008be0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008be2:	68f3      	ldr	r3, [r6, #12]
 8008be4:	b183      	cbz	r3, 8008c08 <_Balloc+0x50>
 8008be6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008be8:	68db      	ldr	r3, [r3, #12]
 8008bea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008bee:	b9b8      	cbnz	r0, 8008c20 <_Balloc+0x68>
 8008bf0:	2101      	movs	r1, #1
 8008bf2:	fa01 f605 	lsl.w	r6, r1, r5
 8008bf6:	1d72      	adds	r2, r6, #5
 8008bf8:	0092      	lsls	r2, r2, #2
 8008bfa:	4620      	mov	r0, r4
 8008bfc:	f000 fb7e 	bl	80092fc <_calloc_r>
 8008c00:	b160      	cbz	r0, 8008c1c <_Balloc+0x64>
 8008c02:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008c06:	e00e      	b.n	8008c26 <_Balloc+0x6e>
 8008c08:	2221      	movs	r2, #33	; 0x21
 8008c0a:	2104      	movs	r1, #4
 8008c0c:	4620      	mov	r0, r4
 8008c0e:	f000 fb75 	bl	80092fc <_calloc_r>
 8008c12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c14:	60f0      	str	r0, [r6, #12]
 8008c16:	68db      	ldr	r3, [r3, #12]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d1e4      	bne.n	8008be6 <_Balloc+0x2e>
 8008c1c:	2000      	movs	r0, #0
 8008c1e:	bd70      	pop	{r4, r5, r6, pc}
 8008c20:	6802      	ldr	r2, [r0, #0]
 8008c22:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008c26:	2300      	movs	r3, #0
 8008c28:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008c2c:	e7f7      	b.n	8008c1e <_Balloc+0x66>
 8008c2e:	bf00      	nop
 8008c30:	0800b8c0 	.word	0x0800b8c0
 8008c34:	0800b8d7 	.word	0x0800b8d7

08008c38 <_Bfree>:
 8008c38:	b570      	push	{r4, r5, r6, lr}
 8008c3a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008c3c:	4605      	mov	r5, r0
 8008c3e:	460c      	mov	r4, r1
 8008c40:	b976      	cbnz	r6, 8008c60 <_Bfree+0x28>
 8008c42:	2010      	movs	r0, #16
 8008c44:	f001 fc5c 	bl	800a500 <malloc>
 8008c48:	4602      	mov	r2, r0
 8008c4a:	6268      	str	r0, [r5, #36]	; 0x24
 8008c4c:	b920      	cbnz	r0, 8008c58 <_Bfree+0x20>
 8008c4e:	4b09      	ldr	r3, [pc, #36]	; (8008c74 <_Bfree+0x3c>)
 8008c50:	4809      	ldr	r0, [pc, #36]	; (8008c78 <_Bfree+0x40>)
 8008c52:	218a      	movs	r1, #138	; 0x8a
 8008c54:	f000 fda8 	bl	80097a8 <__assert_func>
 8008c58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008c5c:	6006      	str	r6, [r0, #0]
 8008c5e:	60c6      	str	r6, [r0, #12]
 8008c60:	b13c      	cbz	r4, 8008c72 <_Bfree+0x3a>
 8008c62:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008c64:	6862      	ldr	r2, [r4, #4]
 8008c66:	68db      	ldr	r3, [r3, #12]
 8008c68:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008c6c:	6021      	str	r1, [r4, #0]
 8008c6e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008c72:	bd70      	pop	{r4, r5, r6, pc}
 8008c74:	0800b8c0 	.word	0x0800b8c0
 8008c78:	0800b8d7 	.word	0x0800b8d7

08008c7c <__multadd>:
 8008c7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c80:	690d      	ldr	r5, [r1, #16]
 8008c82:	4607      	mov	r7, r0
 8008c84:	460c      	mov	r4, r1
 8008c86:	461e      	mov	r6, r3
 8008c88:	f101 0c14 	add.w	ip, r1, #20
 8008c8c:	2000      	movs	r0, #0
 8008c8e:	f8dc 3000 	ldr.w	r3, [ip]
 8008c92:	b299      	uxth	r1, r3
 8008c94:	fb02 6101 	mla	r1, r2, r1, r6
 8008c98:	0c1e      	lsrs	r6, r3, #16
 8008c9a:	0c0b      	lsrs	r3, r1, #16
 8008c9c:	fb02 3306 	mla	r3, r2, r6, r3
 8008ca0:	b289      	uxth	r1, r1
 8008ca2:	3001      	adds	r0, #1
 8008ca4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008ca8:	4285      	cmp	r5, r0
 8008caa:	f84c 1b04 	str.w	r1, [ip], #4
 8008cae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008cb2:	dcec      	bgt.n	8008c8e <__multadd+0x12>
 8008cb4:	b30e      	cbz	r6, 8008cfa <__multadd+0x7e>
 8008cb6:	68a3      	ldr	r3, [r4, #8]
 8008cb8:	42ab      	cmp	r3, r5
 8008cba:	dc19      	bgt.n	8008cf0 <__multadd+0x74>
 8008cbc:	6861      	ldr	r1, [r4, #4]
 8008cbe:	4638      	mov	r0, r7
 8008cc0:	3101      	adds	r1, #1
 8008cc2:	f7ff ff79 	bl	8008bb8 <_Balloc>
 8008cc6:	4680      	mov	r8, r0
 8008cc8:	b928      	cbnz	r0, 8008cd6 <__multadd+0x5a>
 8008cca:	4602      	mov	r2, r0
 8008ccc:	4b0c      	ldr	r3, [pc, #48]	; (8008d00 <__multadd+0x84>)
 8008cce:	480d      	ldr	r0, [pc, #52]	; (8008d04 <__multadd+0x88>)
 8008cd0:	21b5      	movs	r1, #181	; 0xb5
 8008cd2:	f000 fd69 	bl	80097a8 <__assert_func>
 8008cd6:	6922      	ldr	r2, [r4, #16]
 8008cd8:	3202      	adds	r2, #2
 8008cda:	f104 010c 	add.w	r1, r4, #12
 8008cde:	0092      	lsls	r2, r2, #2
 8008ce0:	300c      	adds	r0, #12
 8008ce2:	f7ff fe0d 	bl	8008900 <memcpy>
 8008ce6:	4621      	mov	r1, r4
 8008ce8:	4638      	mov	r0, r7
 8008cea:	f7ff ffa5 	bl	8008c38 <_Bfree>
 8008cee:	4644      	mov	r4, r8
 8008cf0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008cf4:	3501      	adds	r5, #1
 8008cf6:	615e      	str	r6, [r3, #20]
 8008cf8:	6125      	str	r5, [r4, #16]
 8008cfa:	4620      	mov	r0, r4
 8008cfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d00:	0800b933 	.word	0x0800b933
 8008d04:	0800b8d7 	.word	0x0800b8d7

08008d08 <__hi0bits>:
 8008d08:	0c03      	lsrs	r3, r0, #16
 8008d0a:	041b      	lsls	r3, r3, #16
 8008d0c:	b9d3      	cbnz	r3, 8008d44 <__hi0bits+0x3c>
 8008d0e:	0400      	lsls	r0, r0, #16
 8008d10:	2310      	movs	r3, #16
 8008d12:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008d16:	bf04      	itt	eq
 8008d18:	0200      	lsleq	r0, r0, #8
 8008d1a:	3308      	addeq	r3, #8
 8008d1c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008d20:	bf04      	itt	eq
 8008d22:	0100      	lsleq	r0, r0, #4
 8008d24:	3304      	addeq	r3, #4
 8008d26:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008d2a:	bf04      	itt	eq
 8008d2c:	0080      	lsleq	r0, r0, #2
 8008d2e:	3302      	addeq	r3, #2
 8008d30:	2800      	cmp	r0, #0
 8008d32:	db05      	blt.n	8008d40 <__hi0bits+0x38>
 8008d34:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008d38:	f103 0301 	add.w	r3, r3, #1
 8008d3c:	bf08      	it	eq
 8008d3e:	2320      	moveq	r3, #32
 8008d40:	4618      	mov	r0, r3
 8008d42:	4770      	bx	lr
 8008d44:	2300      	movs	r3, #0
 8008d46:	e7e4      	b.n	8008d12 <__hi0bits+0xa>

08008d48 <__lo0bits>:
 8008d48:	6803      	ldr	r3, [r0, #0]
 8008d4a:	f013 0207 	ands.w	r2, r3, #7
 8008d4e:	4601      	mov	r1, r0
 8008d50:	d00b      	beq.n	8008d6a <__lo0bits+0x22>
 8008d52:	07da      	lsls	r2, r3, #31
 8008d54:	d423      	bmi.n	8008d9e <__lo0bits+0x56>
 8008d56:	0798      	lsls	r0, r3, #30
 8008d58:	bf49      	itett	mi
 8008d5a:	085b      	lsrmi	r3, r3, #1
 8008d5c:	089b      	lsrpl	r3, r3, #2
 8008d5e:	2001      	movmi	r0, #1
 8008d60:	600b      	strmi	r3, [r1, #0]
 8008d62:	bf5c      	itt	pl
 8008d64:	600b      	strpl	r3, [r1, #0]
 8008d66:	2002      	movpl	r0, #2
 8008d68:	4770      	bx	lr
 8008d6a:	b298      	uxth	r0, r3
 8008d6c:	b9a8      	cbnz	r0, 8008d9a <__lo0bits+0x52>
 8008d6e:	0c1b      	lsrs	r3, r3, #16
 8008d70:	2010      	movs	r0, #16
 8008d72:	b2da      	uxtb	r2, r3
 8008d74:	b90a      	cbnz	r2, 8008d7a <__lo0bits+0x32>
 8008d76:	3008      	adds	r0, #8
 8008d78:	0a1b      	lsrs	r3, r3, #8
 8008d7a:	071a      	lsls	r2, r3, #28
 8008d7c:	bf04      	itt	eq
 8008d7e:	091b      	lsreq	r3, r3, #4
 8008d80:	3004      	addeq	r0, #4
 8008d82:	079a      	lsls	r2, r3, #30
 8008d84:	bf04      	itt	eq
 8008d86:	089b      	lsreq	r3, r3, #2
 8008d88:	3002      	addeq	r0, #2
 8008d8a:	07da      	lsls	r2, r3, #31
 8008d8c:	d403      	bmi.n	8008d96 <__lo0bits+0x4e>
 8008d8e:	085b      	lsrs	r3, r3, #1
 8008d90:	f100 0001 	add.w	r0, r0, #1
 8008d94:	d005      	beq.n	8008da2 <__lo0bits+0x5a>
 8008d96:	600b      	str	r3, [r1, #0]
 8008d98:	4770      	bx	lr
 8008d9a:	4610      	mov	r0, r2
 8008d9c:	e7e9      	b.n	8008d72 <__lo0bits+0x2a>
 8008d9e:	2000      	movs	r0, #0
 8008da0:	4770      	bx	lr
 8008da2:	2020      	movs	r0, #32
 8008da4:	4770      	bx	lr
	...

08008da8 <__i2b>:
 8008da8:	b510      	push	{r4, lr}
 8008daa:	460c      	mov	r4, r1
 8008dac:	2101      	movs	r1, #1
 8008dae:	f7ff ff03 	bl	8008bb8 <_Balloc>
 8008db2:	4602      	mov	r2, r0
 8008db4:	b928      	cbnz	r0, 8008dc2 <__i2b+0x1a>
 8008db6:	4b05      	ldr	r3, [pc, #20]	; (8008dcc <__i2b+0x24>)
 8008db8:	4805      	ldr	r0, [pc, #20]	; (8008dd0 <__i2b+0x28>)
 8008dba:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008dbe:	f000 fcf3 	bl	80097a8 <__assert_func>
 8008dc2:	2301      	movs	r3, #1
 8008dc4:	6144      	str	r4, [r0, #20]
 8008dc6:	6103      	str	r3, [r0, #16]
 8008dc8:	bd10      	pop	{r4, pc}
 8008dca:	bf00      	nop
 8008dcc:	0800b933 	.word	0x0800b933
 8008dd0:	0800b8d7 	.word	0x0800b8d7

08008dd4 <__multiply>:
 8008dd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dd8:	4691      	mov	r9, r2
 8008dda:	690a      	ldr	r2, [r1, #16]
 8008ddc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008de0:	429a      	cmp	r2, r3
 8008de2:	bfb8      	it	lt
 8008de4:	460b      	movlt	r3, r1
 8008de6:	460c      	mov	r4, r1
 8008de8:	bfbc      	itt	lt
 8008dea:	464c      	movlt	r4, r9
 8008dec:	4699      	movlt	r9, r3
 8008dee:	6927      	ldr	r7, [r4, #16]
 8008df0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008df4:	68a3      	ldr	r3, [r4, #8]
 8008df6:	6861      	ldr	r1, [r4, #4]
 8008df8:	eb07 060a 	add.w	r6, r7, sl
 8008dfc:	42b3      	cmp	r3, r6
 8008dfe:	b085      	sub	sp, #20
 8008e00:	bfb8      	it	lt
 8008e02:	3101      	addlt	r1, #1
 8008e04:	f7ff fed8 	bl	8008bb8 <_Balloc>
 8008e08:	b930      	cbnz	r0, 8008e18 <__multiply+0x44>
 8008e0a:	4602      	mov	r2, r0
 8008e0c:	4b44      	ldr	r3, [pc, #272]	; (8008f20 <__multiply+0x14c>)
 8008e0e:	4845      	ldr	r0, [pc, #276]	; (8008f24 <__multiply+0x150>)
 8008e10:	f240 115d 	movw	r1, #349	; 0x15d
 8008e14:	f000 fcc8 	bl	80097a8 <__assert_func>
 8008e18:	f100 0514 	add.w	r5, r0, #20
 8008e1c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008e20:	462b      	mov	r3, r5
 8008e22:	2200      	movs	r2, #0
 8008e24:	4543      	cmp	r3, r8
 8008e26:	d321      	bcc.n	8008e6c <__multiply+0x98>
 8008e28:	f104 0314 	add.w	r3, r4, #20
 8008e2c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008e30:	f109 0314 	add.w	r3, r9, #20
 8008e34:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008e38:	9202      	str	r2, [sp, #8]
 8008e3a:	1b3a      	subs	r2, r7, r4
 8008e3c:	3a15      	subs	r2, #21
 8008e3e:	f022 0203 	bic.w	r2, r2, #3
 8008e42:	3204      	adds	r2, #4
 8008e44:	f104 0115 	add.w	r1, r4, #21
 8008e48:	428f      	cmp	r7, r1
 8008e4a:	bf38      	it	cc
 8008e4c:	2204      	movcc	r2, #4
 8008e4e:	9201      	str	r2, [sp, #4]
 8008e50:	9a02      	ldr	r2, [sp, #8]
 8008e52:	9303      	str	r3, [sp, #12]
 8008e54:	429a      	cmp	r2, r3
 8008e56:	d80c      	bhi.n	8008e72 <__multiply+0x9e>
 8008e58:	2e00      	cmp	r6, #0
 8008e5a:	dd03      	ble.n	8008e64 <__multiply+0x90>
 8008e5c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d05a      	beq.n	8008f1a <__multiply+0x146>
 8008e64:	6106      	str	r6, [r0, #16]
 8008e66:	b005      	add	sp, #20
 8008e68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e6c:	f843 2b04 	str.w	r2, [r3], #4
 8008e70:	e7d8      	b.n	8008e24 <__multiply+0x50>
 8008e72:	f8b3 a000 	ldrh.w	sl, [r3]
 8008e76:	f1ba 0f00 	cmp.w	sl, #0
 8008e7a:	d024      	beq.n	8008ec6 <__multiply+0xf2>
 8008e7c:	f104 0e14 	add.w	lr, r4, #20
 8008e80:	46a9      	mov	r9, r5
 8008e82:	f04f 0c00 	mov.w	ip, #0
 8008e86:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008e8a:	f8d9 1000 	ldr.w	r1, [r9]
 8008e8e:	fa1f fb82 	uxth.w	fp, r2
 8008e92:	b289      	uxth	r1, r1
 8008e94:	fb0a 110b 	mla	r1, sl, fp, r1
 8008e98:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008e9c:	f8d9 2000 	ldr.w	r2, [r9]
 8008ea0:	4461      	add	r1, ip
 8008ea2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008ea6:	fb0a c20b 	mla	r2, sl, fp, ip
 8008eaa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008eae:	b289      	uxth	r1, r1
 8008eb0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008eb4:	4577      	cmp	r7, lr
 8008eb6:	f849 1b04 	str.w	r1, [r9], #4
 8008eba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008ebe:	d8e2      	bhi.n	8008e86 <__multiply+0xb2>
 8008ec0:	9a01      	ldr	r2, [sp, #4]
 8008ec2:	f845 c002 	str.w	ip, [r5, r2]
 8008ec6:	9a03      	ldr	r2, [sp, #12]
 8008ec8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008ecc:	3304      	adds	r3, #4
 8008ece:	f1b9 0f00 	cmp.w	r9, #0
 8008ed2:	d020      	beq.n	8008f16 <__multiply+0x142>
 8008ed4:	6829      	ldr	r1, [r5, #0]
 8008ed6:	f104 0c14 	add.w	ip, r4, #20
 8008eda:	46ae      	mov	lr, r5
 8008edc:	f04f 0a00 	mov.w	sl, #0
 8008ee0:	f8bc b000 	ldrh.w	fp, [ip]
 8008ee4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008ee8:	fb09 220b 	mla	r2, r9, fp, r2
 8008eec:	4492      	add	sl, r2
 8008eee:	b289      	uxth	r1, r1
 8008ef0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008ef4:	f84e 1b04 	str.w	r1, [lr], #4
 8008ef8:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008efc:	f8be 1000 	ldrh.w	r1, [lr]
 8008f00:	0c12      	lsrs	r2, r2, #16
 8008f02:	fb09 1102 	mla	r1, r9, r2, r1
 8008f06:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008f0a:	4567      	cmp	r7, ip
 8008f0c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008f10:	d8e6      	bhi.n	8008ee0 <__multiply+0x10c>
 8008f12:	9a01      	ldr	r2, [sp, #4]
 8008f14:	50a9      	str	r1, [r5, r2]
 8008f16:	3504      	adds	r5, #4
 8008f18:	e79a      	b.n	8008e50 <__multiply+0x7c>
 8008f1a:	3e01      	subs	r6, #1
 8008f1c:	e79c      	b.n	8008e58 <__multiply+0x84>
 8008f1e:	bf00      	nop
 8008f20:	0800b933 	.word	0x0800b933
 8008f24:	0800b8d7 	.word	0x0800b8d7

08008f28 <__pow5mult>:
 8008f28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f2c:	4615      	mov	r5, r2
 8008f2e:	f012 0203 	ands.w	r2, r2, #3
 8008f32:	4606      	mov	r6, r0
 8008f34:	460f      	mov	r7, r1
 8008f36:	d007      	beq.n	8008f48 <__pow5mult+0x20>
 8008f38:	4c25      	ldr	r4, [pc, #148]	; (8008fd0 <__pow5mult+0xa8>)
 8008f3a:	3a01      	subs	r2, #1
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008f42:	f7ff fe9b 	bl	8008c7c <__multadd>
 8008f46:	4607      	mov	r7, r0
 8008f48:	10ad      	asrs	r5, r5, #2
 8008f4a:	d03d      	beq.n	8008fc8 <__pow5mult+0xa0>
 8008f4c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008f4e:	b97c      	cbnz	r4, 8008f70 <__pow5mult+0x48>
 8008f50:	2010      	movs	r0, #16
 8008f52:	f001 fad5 	bl	800a500 <malloc>
 8008f56:	4602      	mov	r2, r0
 8008f58:	6270      	str	r0, [r6, #36]	; 0x24
 8008f5a:	b928      	cbnz	r0, 8008f68 <__pow5mult+0x40>
 8008f5c:	4b1d      	ldr	r3, [pc, #116]	; (8008fd4 <__pow5mult+0xac>)
 8008f5e:	481e      	ldr	r0, [pc, #120]	; (8008fd8 <__pow5mult+0xb0>)
 8008f60:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008f64:	f000 fc20 	bl	80097a8 <__assert_func>
 8008f68:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008f6c:	6004      	str	r4, [r0, #0]
 8008f6e:	60c4      	str	r4, [r0, #12]
 8008f70:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008f74:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008f78:	b94c      	cbnz	r4, 8008f8e <__pow5mult+0x66>
 8008f7a:	f240 2171 	movw	r1, #625	; 0x271
 8008f7e:	4630      	mov	r0, r6
 8008f80:	f7ff ff12 	bl	8008da8 <__i2b>
 8008f84:	2300      	movs	r3, #0
 8008f86:	f8c8 0008 	str.w	r0, [r8, #8]
 8008f8a:	4604      	mov	r4, r0
 8008f8c:	6003      	str	r3, [r0, #0]
 8008f8e:	f04f 0900 	mov.w	r9, #0
 8008f92:	07eb      	lsls	r3, r5, #31
 8008f94:	d50a      	bpl.n	8008fac <__pow5mult+0x84>
 8008f96:	4639      	mov	r1, r7
 8008f98:	4622      	mov	r2, r4
 8008f9a:	4630      	mov	r0, r6
 8008f9c:	f7ff ff1a 	bl	8008dd4 <__multiply>
 8008fa0:	4639      	mov	r1, r7
 8008fa2:	4680      	mov	r8, r0
 8008fa4:	4630      	mov	r0, r6
 8008fa6:	f7ff fe47 	bl	8008c38 <_Bfree>
 8008faa:	4647      	mov	r7, r8
 8008fac:	106d      	asrs	r5, r5, #1
 8008fae:	d00b      	beq.n	8008fc8 <__pow5mult+0xa0>
 8008fb0:	6820      	ldr	r0, [r4, #0]
 8008fb2:	b938      	cbnz	r0, 8008fc4 <__pow5mult+0x9c>
 8008fb4:	4622      	mov	r2, r4
 8008fb6:	4621      	mov	r1, r4
 8008fb8:	4630      	mov	r0, r6
 8008fba:	f7ff ff0b 	bl	8008dd4 <__multiply>
 8008fbe:	6020      	str	r0, [r4, #0]
 8008fc0:	f8c0 9000 	str.w	r9, [r0]
 8008fc4:	4604      	mov	r4, r0
 8008fc6:	e7e4      	b.n	8008f92 <__pow5mult+0x6a>
 8008fc8:	4638      	mov	r0, r7
 8008fca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008fce:	bf00      	nop
 8008fd0:	0800ba38 	.word	0x0800ba38
 8008fd4:	0800b8c0 	.word	0x0800b8c0
 8008fd8:	0800b8d7 	.word	0x0800b8d7

08008fdc <__lshift>:
 8008fdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008fe0:	460c      	mov	r4, r1
 8008fe2:	6849      	ldr	r1, [r1, #4]
 8008fe4:	6923      	ldr	r3, [r4, #16]
 8008fe6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008fea:	68a3      	ldr	r3, [r4, #8]
 8008fec:	4607      	mov	r7, r0
 8008fee:	4691      	mov	r9, r2
 8008ff0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008ff4:	f108 0601 	add.w	r6, r8, #1
 8008ff8:	42b3      	cmp	r3, r6
 8008ffa:	db0b      	blt.n	8009014 <__lshift+0x38>
 8008ffc:	4638      	mov	r0, r7
 8008ffe:	f7ff fddb 	bl	8008bb8 <_Balloc>
 8009002:	4605      	mov	r5, r0
 8009004:	b948      	cbnz	r0, 800901a <__lshift+0x3e>
 8009006:	4602      	mov	r2, r0
 8009008:	4b2a      	ldr	r3, [pc, #168]	; (80090b4 <__lshift+0xd8>)
 800900a:	482b      	ldr	r0, [pc, #172]	; (80090b8 <__lshift+0xdc>)
 800900c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009010:	f000 fbca 	bl	80097a8 <__assert_func>
 8009014:	3101      	adds	r1, #1
 8009016:	005b      	lsls	r3, r3, #1
 8009018:	e7ee      	b.n	8008ff8 <__lshift+0x1c>
 800901a:	2300      	movs	r3, #0
 800901c:	f100 0114 	add.w	r1, r0, #20
 8009020:	f100 0210 	add.w	r2, r0, #16
 8009024:	4618      	mov	r0, r3
 8009026:	4553      	cmp	r3, sl
 8009028:	db37      	blt.n	800909a <__lshift+0xbe>
 800902a:	6920      	ldr	r0, [r4, #16]
 800902c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009030:	f104 0314 	add.w	r3, r4, #20
 8009034:	f019 091f 	ands.w	r9, r9, #31
 8009038:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800903c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009040:	d02f      	beq.n	80090a2 <__lshift+0xc6>
 8009042:	f1c9 0e20 	rsb	lr, r9, #32
 8009046:	468a      	mov	sl, r1
 8009048:	f04f 0c00 	mov.w	ip, #0
 800904c:	681a      	ldr	r2, [r3, #0]
 800904e:	fa02 f209 	lsl.w	r2, r2, r9
 8009052:	ea42 020c 	orr.w	r2, r2, ip
 8009056:	f84a 2b04 	str.w	r2, [sl], #4
 800905a:	f853 2b04 	ldr.w	r2, [r3], #4
 800905e:	4298      	cmp	r0, r3
 8009060:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009064:	d8f2      	bhi.n	800904c <__lshift+0x70>
 8009066:	1b03      	subs	r3, r0, r4
 8009068:	3b15      	subs	r3, #21
 800906a:	f023 0303 	bic.w	r3, r3, #3
 800906e:	3304      	adds	r3, #4
 8009070:	f104 0215 	add.w	r2, r4, #21
 8009074:	4290      	cmp	r0, r2
 8009076:	bf38      	it	cc
 8009078:	2304      	movcc	r3, #4
 800907a:	f841 c003 	str.w	ip, [r1, r3]
 800907e:	f1bc 0f00 	cmp.w	ip, #0
 8009082:	d001      	beq.n	8009088 <__lshift+0xac>
 8009084:	f108 0602 	add.w	r6, r8, #2
 8009088:	3e01      	subs	r6, #1
 800908a:	4638      	mov	r0, r7
 800908c:	612e      	str	r6, [r5, #16]
 800908e:	4621      	mov	r1, r4
 8009090:	f7ff fdd2 	bl	8008c38 <_Bfree>
 8009094:	4628      	mov	r0, r5
 8009096:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800909a:	f842 0f04 	str.w	r0, [r2, #4]!
 800909e:	3301      	adds	r3, #1
 80090a0:	e7c1      	b.n	8009026 <__lshift+0x4a>
 80090a2:	3904      	subs	r1, #4
 80090a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80090a8:	f841 2f04 	str.w	r2, [r1, #4]!
 80090ac:	4298      	cmp	r0, r3
 80090ae:	d8f9      	bhi.n	80090a4 <__lshift+0xc8>
 80090b0:	e7ea      	b.n	8009088 <__lshift+0xac>
 80090b2:	bf00      	nop
 80090b4:	0800b933 	.word	0x0800b933
 80090b8:	0800b8d7 	.word	0x0800b8d7

080090bc <__mcmp>:
 80090bc:	b530      	push	{r4, r5, lr}
 80090be:	6902      	ldr	r2, [r0, #16]
 80090c0:	690c      	ldr	r4, [r1, #16]
 80090c2:	1b12      	subs	r2, r2, r4
 80090c4:	d10e      	bne.n	80090e4 <__mcmp+0x28>
 80090c6:	f100 0314 	add.w	r3, r0, #20
 80090ca:	3114      	adds	r1, #20
 80090cc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80090d0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80090d4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80090d8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80090dc:	42a5      	cmp	r5, r4
 80090de:	d003      	beq.n	80090e8 <__mcmp+0x2c>
 80090e0:	d305      	bcc.n	80090ee <__mcmp+0x32>
 80090e2:	2201      	movs	r2, #1
 80090e4:	4610      	mov	r0, r2
 80090e6:	bd30      	pop	{r4, r5, pc}
 80090e8:	4283      	cmp	r3, r0
 80090ea:	d3f3      	bcc.n	80090d4 <__mcmp+0x18>
 80090ec:	e7fa      	b.n	80090e4 <__mcmp+0x28>
 80090ee:	f04f 32ff 	mov.w	r2, #4294967295
 80090f2:	e7f7      	b.n	80090e4 <__mcmp+0x28>

080090f4 <__mdiff>:
 80090f4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090f8:	460c      	mov	r4, r1
 80090fa:	4606      	mov	r6, r0
 80090fc:	4611      	mov	r1, r2
 80090fe:	4620      	mov	r0, r4
 8009100:	4690      	mov	r8, r2
 8009102:	f7ff ffdb 	bl	80090bc <__mcmp>
 8009106:	1e05      	subs	r5, r0, #0
 8009108:	d110      	bne.n	800912c <__mdiff+0x38>
 800910a:	4629      	mov	r1, r5
 800910c:	4630      	mov	r0, r6
 800910e:	f7ff fd53 	bl	8008bb8 <_Balloc>
 8009112:	b930      	cbnz	r0, 8009122 <__mdiff+0x2e>
 8009114:	4b3a      	ldr	r3, [pc, #232]	; (8009200 <__mdiff+0x10c>)
 8009116:	4602      	mov	r2, r0
 8009118:	f240 2132 	movw	r1, #562	; 0x232
 800911c:	4839      	ldr	r0, [pc, #228]	; (8009204 <__mdiff+0x110>)
 800911e:	f000 fb43 	bl	80097a8 <__assert_func>
 8009122:	2301      	movs	r3, #1
 8009124:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009128:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800912c:	bfa4      	itt	ge
 800912e:	4643      	movge	r3, r8
 8009130:	46a0      	movge	r8, r4
 8009132:	4630      	mov	r0, r6
 8009134:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009138:	bfa6      	itte	ge
 800913a:	461c      	movge	r4, r3
 800913c:	2500      	movge	r5, #0
 800913e:	2501      	movlt	r5, #1
 8009140:	f7ff fd3a 	bl	8008bb8 <_Balloc>
 8009144:	b920      	cbnz	r0, 8009150 <__mdiff+0x5c>
 8009146:	4b2e      	ldr	r3, [pc, #184]	; (8009200 <__mdiff+0x10c>)
 8009148:	4602      	mov	r2, r0
 800914a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800914e:	e7e5      	b.n	800911c <__mdiff+0x28>
 8009150:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009154:	6926      	ldr	r6, [r4, #16]
 8009156:	60c5      	str	r5, [r0, #12]
 8009158:	f104 0914 	add.w	r9, r4, #20
 800915c:	f108 0514 	add.w	r5, r8, #20
 8009160:	f100 0e14 	add.w	lr, r0, #20
 8009164:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009168:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800916c:	f108 0210 	add.w	r2, r8, #16
 8009170:	46f2      	mov	sl, lr
 8009172:	2100      	movs	r1, #0
 8009174:	f859 3b04 	ldr.w	r3, [r9], #4
 8009178:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800917c:	fa1f f883 	uxth.w	r8, r3
 8009180:	fa11 f18b 	uxtah	r1, r1, fp
 8009184:	0c1b      	lsrs	r3, r3, #16
 8009186:	eba1 0808 	sub.w	r8, r1, r8
 800918a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800918e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009192:	fa1f f888 	uxth.w	r8, r8
 8009196:	1419      	asrs	r1, r3, #16
 8009198:	454e      	cmp	r6, r9
 800919a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800919e:	f84a 3b04 	str.w	r3, [sl], #4
 80091a2:	d8e7      	bhi.n	8009174 <__mdiff+0x80>
 80091a4:	1b33      	subs	r3, r6, r4
 80091a6:	3b15      	subs	r3, #21
 80091a8:	f023 0303 	bic.w	r3, r3, #3
 80091ac:	3304      	adds	r3, #4
 80091ae:	3415      	adds	r4, #21
 80091b0:	42a6      	cmp	r6, r4
 80091b2:	bf38      	it	cc
 80091b4:	2304      	movcc	r3, #4
 80091b6:	441d      	add	r5, r3
 80091b8:	4473      	add	r3, lr
 80091ba:	469e      	mov	lr, r3
 80091bc:	462e      	mov	r6, r5
 80091be:	4566      	cmp	r6, ip
 80091c0:	d30e      	bcc.n	80091e0 <__mdiff+0xec>
 80091c2:	f10c 0203 	add.w	r2, ip, #3
 80091c6:	1b52      	subs	r2, r2, r5
 80091c8:	f022 0203 	bic.w	r2, r2, #3
 80091cc:	3d03      	subs	r5, #3
 80091ce:	45ac      	cmp	ip, r5
 80091d0:	bf38      	it	cc
 80091d2:	2200      	movcc	r2, #0
 80091d4:	441a      	add	r2, r3
 80091d6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80091da:	b17b      	cbz	r3, 80091fc <__mdiff+0x108>
 80091dc:	6107      	str	r7, [r0, #16]
 80091de:	e7a3      	b.n	8009128 <__mdiff+0x34>
 80091e0:	f856 8b04 	ldr.w	r8, [r6], #4
 80091e4:	fa11 f288 	uxtah	r2, r1, r8
 80091e8:	1414      	asrs	r4, r2, #16
 80091ea:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80091ee:	b292      	uxth	r2, r2
 80091f0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80091f4:	f84e 2b04 	str.w	r2, [lr], #4
 80091f8:	1421      	asrs	r1, r4, #16
 80091fa:	e7e0      	b.n	80091be <__mdiff+0xca>
 80091fc:	3f01      	subs	r7, #1
 80091fe:	e7ea      	b.n	80091d6 <__mdiff+0xe2>
 8009200:	0800b933 	.word	0x0800b933
 8009204:	0800b8d7 	.word	0x0800b8d7

08009208 <__d2b>:
 8009208:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800920c:	4689      	mov	r9, r1
 800920e:	2101      	movs	r1, #1
 8009210:	ec57 6b10 	vmov	r6, r7, d0
 8009214:	4690      	mov	r8, r2
 8009216:	f7ff fccf 	bl	8008bb8 <_Balloc>
 800921a:	4604      	mov	r4, r0
 800921c:	b930      	cbnz	r0, 800922c <__d2b+0x24>
 800921e:	4602      	mov	r2, r0
 8009220:	4b25      	ldr	r3, [pc, #148]	; (80092b8 <__d2b+0xb0>)
 8009222:	4826      	ldr	r0, [pc, #152]	; (80092bc <__d2b+0xb4>)
 8009224:	f240 310a 	movw	r1, #778	; 0x30a
 8009228:	f000 fabe 	bl	80097a8 <__assert_func>
 800922c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009230:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009234:	bb35      	cbnz	r5, 8009284 <__d2b+0x7c>
 8009236:	2e00      	cmp	r6, #0
 8009238:	9301      	str	r3, [sp, #4]
 800923a:	d028      	beq.n	800928e <__d2b+0x86>
 800923c:	4668      	mov	r0, sp
 800923e:	9600      	str	r6, [sp, #0]
 8009240:	f7ff fd82 	bl	8008d48 <__lo0bits>
 8009244:	9900      	ldr	r1, [sp, #0]
 8009246:	b300      	cbz	r0, 800928a <__d2b+0x82>
 8009248:	9a01      	ldr	r2, [sp, #4]
 800924a:	f1c0 0320 	rsb	r3, r0, #32
 800924e:	fa02 f303 	lsl.w	r3, r2, r3
 8009252:	430b      	orrs	r3, r1
 8009254:	40c2      	lsrs	r2, r0
 8009256:	6163      	str	r3, [r4, #20]
 8009258:	9201      	str	r2, [sp, #4]
 800925a:	9b01      	ldr	r3, [sp, #4]
 800925c:	61a3      	str	r3, [r4, #24]
 800925e:	2b00      	cmp	r3, #0
 8009260:	bf14      	ite	ne
 8009262:	2202      	movne	r2, #2
 8009264:	2201      	moveq	r2, #1
 8009266:	6122      	str	r2, [r4, #16]
 8009268:	b1d5      	cbz	r5, 80092a0 <__d2b+0x98>
 800926a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800926e:	4405      	add	r5, r0
 8009270:	f8c9 5000 	str.w	r5, [r9]
 8009274:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009278:	f8c8 0000 	str.w	r0, [r8]
 800927c:	4620      	mov	r0, r4
 800927e:	b003      	add	sp, #12
 8009280:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009284:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009288:	e7d5      	b.n	8009236 <__d2b+0x2e>
 800928a:	6161      	str	r1, [r4, #20]
 800928c:	e7e5      	b.n	800925a <__d2b+0x52>
 800928e:	a801      	add	r0, sp, #4
 8009290:	f7ff fd5a 	bl	8008d48 <__lo0bits>
 8009294:	9b01      	ldr	r3, [sp, #4]
 8009296:	6163      	str	r3, [r4, #20]
 8009298:	2201      	movs	r2, #1
 800929a:	6122      	str	r2, [r4, #16]
 800929c:	3020      	adds	r0, #32
 800929e:	e7e3      	b.n	8009268 <__d2b+0x60>
 80092a0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80092a4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80092a8:	f8c9 0000 	str.w	r0, [r9]
 80092ac:	6918      	ldr	r0, [r3, #16]
 80092ae:	f7ff fd2b 	bl	8008d08 <__hi0bits>
 80092b2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80092b6:	e7df      	b.n	8009278 <__d2b+0x70>
 80092b8:	0800b933 	.word	0x0800b933
 80092bc:	0800b8d7 	.word	0x0800b8d7

080092c0 <_mprec_log10>:
 80092c0:	2817      	cmp	r0, #23
 80092c2:	b5d0      	push	{r4, r6, r7, lr}
 80092c4:	4604      	mov	r4, r0
 80092c6:	dc07      	bgt.n	80092d8 <_mprec_log10+0x18>
 80092c8:	4809      	ldr	r0, [pc, #36]	; (80092f0 <_mprec_log10+0x30>)
 80092ca:	eb00 04c4 	add.w	r4, r0, r4, lsl #3
 80092ce:	e9d4 0100 	ldrd	r0, r1, [r4]
 80092d2:	ec41 0b10 	vmov	d0, r0, r1
 80092d6:	bdd0      	pop	{r4, r6, r7, pc}
 80092d8:	4906      	ldr	r1, [pc, #24]	; (80092f4 <_mprec_log10+0x34>)
 80092da:	4f07      	ldr	r7, [pc, #28]	; (80092f8 <_mprec_log10+0x38>)
 80092dc:	2000      	movs	r0, #0
 80092de:	2600      	movs	r6, #0
 80092e0:	4632      	mov	r2, r6
 80092e2:	463b      	mov	r3, r7
 80092e4:	f7f7 f9a8 	bl	8000638 <__aeabi_dmul>
 80092e8:	3c01      	subs	r4, #1
 80092ea:	d1f9      	bne.n	80092e0 <_mprec_log10+0x20>
 80092ec:	e7f1      	b.n	80092d2 <_mprec_log10+0x12>
 80092ee:	bf00      	nop
 80092f0:	0800b970 	.word	0x0800b970
 80092f4:	3ff00000 	.word	0x3ff00000
 80092f8:	40240000 	.word	0x40240000

080092fc <_calloc_r>:
 80092fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80092fe:	fba1 2402 	umull	r2, r4, r1, r2
 8009302:	b94c      	cbnz	r4, 8009318 <_calloc_r+0x1c>
 8009304:	4611      	mov	r1, r2
 8009306:	9201      	str	r2, [sp, #4]
 8009308:	f000 f82e 	bl	8009368 <_malloc_r>
 800930c:	9a01      	ldr	r2, [sp, #4]
 800930e:	4605      	mov	r5, r0
 8009310:	b930      	cbnz	r0, 8009320 <_calloc_r+0x24>
 8009312:	4628      	mov	r0, r5
 8009314:	b003      	add	sp, #12
 8009316:	bd30      	pop	{r4, r5, pc}
 8009318:	220c      	movs	r2, #12
 800931a:	6002      	str	r2, [r0, #0]
 800931c:	2500      	movs	r5, #0
 800931e:	e7f8      	b.n	8009312 <_calloc_r+0x16>
 8009320:	4621      	mov	r1, r4
 8009322:	f7ff fafb 	bl	800891c <memset>
 8009326:	e7f4      	b.n	8009312 <_calloc_r+0x16>

08009328 <sbrk_aligned>:
 8009328:	b570      	push	{r4, r5, r6, lr}
 800932a:	4e0e      	ldr	r6, [pc, #56]	; (8009364 <sbrk_aligned+0x3c>)
 800932c:	460c      	mov	r4, r1
 800932e:	6831      	ldr	r1, [r6, #0]
 8009330:	4605      	mov	r5, r0
 8009332:	b911      	cbnz	r1, 800933a <sbrk_aligned+0x12>
 8009334:	f000 fa20 	bl	8009778 <_sbrk_r>
 8009338:	6030      	str	r0, [r6, #0]
 800933a:	4621      	mov	r1, r4
 800933c:	4628      	mov	r0, r5
 800933e:	f000 fa1b 	bl	8009778 <_sbrk_r>
 8009342:	1c43      	adds	r3, r0, #1
 8009344:	d00a      	beq.n	800935c <sbrk_aligned+0x34>
 8009346:	1cc4      	adds	r4, r0, #3
 8009348:	f024 0403 	bic.w	r4, r4, #3
 800934c:	42a0      	cmp	r0, r4
 800934e:	d007      	beq.n	8009360 <sbrk_aligned+0x38>
 8009350:	1a21      	subs	r1, r4, r0
 8009352:	4628      	mov	r0, r5
 8009354:	f000 fa10 	bl	8009778 <_sbrk_r>
 8009358:	3001      	adds	r0, #1
 800935a:	d101      	bne.n	8009360 <sbrk_aligned+0x38>
 800935c:	f04f 34ff 	mov.w	r4, #4294967295
 8009360:	4620      	mov	r0, r4
 8009362:	bd70      	pop	{r4, r5, r6, pc}
 8009364:	2000081c 	.word	0x2000081c

08009368 <_malloc_r>:
 8009368:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800936c:	1ccd      	adds	r5, r1, #3
 800936e:	f025 0503 	bic.w	r5, r5, #3
 8009372:	3508      	adds	r5, #8
 8009374:	2d0c      	cmp	r5, #12
 8009376:	bf38      	it	cc
 8009378:	250c      	movcc	r5, #12
 800937a:	2d00      	cmp	r5, #0
 800937c:	4607      	mov	r7, r0
 800937e:	db01      	blt.n	8009384 <_malloc_r+0x1c>
 8009380:	42a9      	cmp	r1, r5
 8009382:	d905      	bls.n	8009390 <_malloc_r+0x28>
 8009384:	230c      	movs	r3, #12
 8009386:	603b      	str	r3, [r7, #0]
 8009388:	2600      	movs	r6, #0
 800938a:	4630      	mov	r0, r6
 800938c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009390:	4e2e      	ldr	r6, [pc, #184]	; (800944c <_malloc_r+0xe4>)
 8009392:	f001 f8bd 	bl	800a510 <__malloc_lock>
 8009396:	6833      	ldr	r3, [r6, #0]
 8009398:	461c      	mov	r4, r3
 800939a:	bb34      	cbnz	r4, 80093ea <_malloc_r+0x82>
 800939c:	4629      	mov	r1, r5
 800939e:	4638      	mov	r0, r7
 80093a0:	f7ff ffc2 	bl	8009328 <sbrk_aligned>
 80093a4:	1c43      	adds	r3, r0, #1
 80093a6:	4604      	mov	r4, r0
 80093a8:	d14d      	bne.n	8009446 <_malloc_r+0xde>
 80093aa:	6834      	ldr	r4, [r6, #0]
 80093ac:	4626      	mov	r6, r4
 80093ae:	2e00      	cmp	r6, #0
 80093b0:	d140      	bne.n	8009434 <_malloc_r+0xcc>
 80093b2:	6823      	ldr	r3, [r4, #0]
 80093b4:	4631      	mov	r1, r6
 80093b6:	4638      	mov	r0, r7
 80093b8:	eb04 0803 	add.w	r8, r4, r3
 80093bc:	f000 f9dc 	bl	8009778 <_sbrk_r>
 80093c0:	4580      	cmp	r8, r0
 80093c2:	d13a      	bne.n	800943a <_malloc_r+0xd2>
 80093c4:	6821      	ldr	r1, [r4, #0]
 80093c6:	3503      	adds	r5, #3
 80093c8:	1a6d      	subs	r5, r5, r1
 80093ca:	f025 0503 	bic.w	r5, r5, #3
 80093ce:	3508      	adds	r5, #8
 80093d0:	2d0c      	cmp	r5, #12
 80093d2:	bf38      	it	cc
 80093d4:	250c      	movcc	r5, #12
 80093d6:	4629      	mov	r1, r5
 80093d8:	4638      	mov	r0, r7
 80093da:	f7ff ffa5 	bl	8009328 <sbrk_aligned>
 80093de:	3001      	adds	r0, #1
 80093e0:	d02b      	beq.n	800943a <_malloc_r+0xd2>
 80093e2:	6823      	ldr	r3, [r4, #0]
 80093e4:	442b      	add	r3, r5
 80093e6:	6023      	str	r3, [r4, #0]
 80093e8:	e00e      	b.n	8009408 <_malloc_r+0xa0>
 80093ea:	6822      	ldr	r2, [r4, #0]
 80093ec:	1b52      	subs	r2, r2, r5
 80093ee:	d41e      	bmi.n	800942e <_malloc_r+0xc6>
 80093f0:	2a0b      	cmp	r2, #11
 80093f2:	d916      	bls.n	8009422 <_malloc_r+0xba>
 80093f4:	1961      	adds	r1, r4, r5
 80093f6:	42a3      	cmp	r3, r4
 80093f8:	6025      	str	r5, [r4, #0]
 80093fa:	bf18      	it	ne
 80093fc:	6059      	strne	r1, [r3, #4]
 80093fe:	6863      	ldr	r3, [r4, #4]
 8009400:	bf08      	it	eq
 8009402:	6031      	streq	r1, [r6, #0]
 8009404:	5162      	str	r2, [r4, r5]
 8009406:	604b      	str	r3, [r1, #4]
 8009408:	4638      	mov	r0, r7
 800940a:	f104 060b 	add.w	r6, r4, #11
 800940e:	f001 f885 	bl	800a51c <__malloc_unlock>
 8009412:	f026 0607 	bic.w	r6, r6, #7
 8009416:	1d23      	adds	r3, r4, #4
 8009418:	1af2      	subs	r2, r6, r3
 800941a:	d0b6      	beq.n	800938a <_malloc_r+0x22>
 800941c:	1b9b      	subs	r3, r3, r6
 800941e:	50a3      	str	r3, [r4, r2]
 8009420:	e7b3      	b.n	800938a <_malloc_r+0x22>
 8009422:	6862      	ldr	r2, [r4, #4]
 8009424:	42a3      	cmp	r3, r4
 8009426:	bf0c      	ite	eq
 8009428:	6032      	streq	r2, [r6, #0]
 800942a:	605a      	strne	r2, [r3, #4]
 800942c:	e7ec      	b.n	8009408 <_malloc_r+0xa0>
 800942e:	4623      	mov	r3, r4
 8009430:	6864      	ldr	r4, [r4, #4]
 8009432:	e7b2      	b.n	800939a <_malloc_r+0x32>
 8009434:	4634      	mov	r4, r6
 8009436:	6876      	ldr	r6, [r6, #4]
 8009438:	e7b9      	b.n	80093ae <_malloc_r+0x46>
 800943a:	230c      	movs	r3, #12
 800943c:	603b      	str	r3, [r7, #0]
 800943e:	4638      	mov	r0, r7
 8009440:	f001 f86c 	bl	800a51c <__malloc_unlock>
 8009444:	e7a1      	b.n	800938a <_malloc_r+0x22>
 8009446:	6025      	str	r5, [r4, #0]
 8009448:	e7de      	b.n	8009408 <_malloc_r+0xa0>
 800944a:	bf00      	nop
 800944c:	20000818 	.word	0x20000818

08009450 <_printf_common>:
 8009450:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009454:	4616      	mov	r6, r2
 8009456:	4699      	mov	r9, r3
 8009458:	688a      	ldr	r2, [r1, #8]
 800945a:	690b      	ldr	r3, [r1, #16]
 800945c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009460:	4293      	cmp	r3, r2
 8009462:	bfb8      	it	lt
 8009464:	4613      	movlt	r3, r2
 8009466:	6033      	str	r3, [r6, #0]
 8009468:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800946c:	4607      	mov	r7, r0
 800946e:	460c      	mov	r4, r1
 8009470:	b10a      	cbz	r2, 8009476 <_printf_common+0x26>
 8009472:	3301      	adds	r3, #1
 8009474:	6033      	str	r3, [r6, #0]
 8009476:	6823      	ldr	r3, [r4, #0]
 8009478:	0699      	lsls	r1, r3, #26
 800947a:	bf42      	ittt	mi
 800947c:	6833      	ldrmi	r3, [r6, #0]
 800947e:	3302      	addmi	r3, #2
 8009480:	6033      	strmi	r3, [r6, #0]
 8009482:	6825      	ldr	r5, [r4, #0]
 8009484:	f015 0506 	ands.w	r5, r5, #6
 8009488:	d106      	bne.n	8009498 <_printf_common+0x48>
 800948a:	f104 0a19 	add.w	sl, r4, #25
 800948e:	68e3      	ldr	r3, [r4, #12]
 8009490:	6832      	ldr	r2, [r6, #0]
 8009492:	1a9b      	subs	r3, r3, r2
 8009494:	42ab      	cmp	r3, r5
 8009496:	dc26      	bgt.n	80094e6 <_printf_common+0x96>
 8009498:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800949c:	1e13      	subs	r3, r2, #0
 800949e:	6822      	ldr	r2, [r4, #0]
 80094a0:	bf18      	it	ne
 80094a2:	2301      	movne	r3, #1
 80094a4:	0692      	lsls	r2, r2, #26
 80094a6:	d42b      	bmi.n	8009500 <_printf_common+0xb0>
 80094a8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80094ac:	4649      	mov	r1, r9
 80094ae:	4638      	mov	r0, r7
 80094b0:	47c0      	blx	r8
 80094b2:	3001      	adds	r0, #1
 80094b4:	d01e      	beq.n	80094f4 <_printf_common+0xa4>
 80094b6:	6823      	ldr	r3, [r4, #0]
 80094b8:	68e5      	ldr	r5, [r4, #12]
 80094ba:	6832      	ldr	r2, [r6, #0]
 80094bc:	f003 0306 	and.w	r3, r3, #6
 80094c0:	2b04      	cmp	r3, #4
 80094c2:	bf08      	it	eq
 80094c4:	1aad      	subeq	r5, r5, r2
 80094c6:	68a3      	ldr	r3, [r4, #8]
 80094c8:	6922      	ldr	r2, [r4, #16]
 80094ca:	bf0c      	ite	eq
 80094cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80094d0:	2500      	movne	r5, #0
 80094d2:	4293      	cmp	r3, r2
 80094d4:	bfc4      	itt	gt
 80094d6:	1a9b      	subgt	r3, r3, r2
 80094d8:	18ed      	addgt	r5, r5, r3
 80094da:	2600      	movs	r6, #0
 80094dc:	341a      	adds	r4, #26
 80094de:	42b5      	cmp	r5, r6
 80094e0:	d11a      	bne.n	8009518 <_printf_common+0xc8>
 80094e2:	2000      	movs	r0, #0
 80094e4:	e008      	b.n	80094f8 <_printf_common+0xa8>
 80094e6:	2301      	movs	r3, #1
 80094e8:	4652      	mov	r2, sl
 80094ea:	4649      	mov	r1, r9
 80094ec:	4638      	mov	r0, r7
 80094ee:	47c0      	blx	r8
 80094f0:	3001      	adds	r0, #1
 80094f2:	d103      	bne.n	80094fc <_printf_common+0xac>
 80094f4:	f04f 30ff 	mov.w	r0, #4294967295
 80094f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094fc:	3501      	adds	r5, #1
 80094fe:	e7c6      	b.n	800948e <_printf_common+0x3e>
 8009500:	18e1      	adds	r1, r4, r3
 8009502:	1c5a      	adds	r2, r3, #1
 8009504:	2030      	movs	r0, #48	; 0x30
 8009506:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800950a:	4422      	add	r2, r4
 800950c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009510:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009514:	3302      	adds	r3, #2
 8009516:	e7c7      	b.n	80094a8 <_printf_common+0x58>
 8009518:	2301      	movs	r3, #1
 800951a:	4622      	mov	r2, r4
 800951c:	4649      	mov	r1, r9
 800951e:	4638      	mov	r0, r7
 8009520:	47c0      	blx	r8
 8009522:	3001      	adds	r0, #1
 8009524:	d0e6      	beq.n	80094f4 <_printf_common+0xa4>
 8009526:	3601      	adds	r6, #1
 8009528:	e7d9      	b.n	80094de <_printf_common+0x8e>
	...

0800952c <_printf_i>:
 800952c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009530:	7e0f      	ldrb	r7, [r1, #24]
 8009532:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009534:	2f78      	cmp	r7, #120	; 0x78
 8009536:	4691      	mov	r9, r2
 8009538:	4680      	mov	r8, r0
 800953a:	460c      	mov	r4, r1
 800953c:	469a      	mov	sl, r3
 800953e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009542:	d807      	bhi.n	8009554 <_printf_i+0x28>
 8009544:	2f62      	cmp	r7, #98	; 0x62
 8009546:	d80a      	bhi.n	800955e <_printf_i+0x32>
 8009548:	2f00      	cmp	r7, #0
 800954a:	f000 80d8 	beq.w	80096fe <_printf_i+0x1d2>
 800954e:	2f58      	cmp	r7, #88	; 0x58
 8009550:	f000 80a3 	beq.w	800969a <_printf_i+0x16e>
 8009554:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009558:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800955c:	e03a      	b.n	80095d4 <_printf_i+0xa8>
 800955e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009562:	2b15      	cmp	r3, #21
 8009564:	d8f6      	bhi.n	8009554 <_printf_i+0x28>
 8009566:	a101      	add	r1, pc, #4	; (adr r1, 800956c <_printf_i+0x40>)
 8009568:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800956c:	080095c5 	.word	0x080095c5
 8009570:	080095d9 	.word	0x080095d9
 8009574:	08009555 	.word	0x08009555
 8009578:	08009555 	.word	0x08009555
 800957c:	08009555 	.word	0x08009555
 8009580:	08009555 	.word	0x08009555
 8009584:	080095d9 	.word	0x080095d9
 8009588:	08009555 	.word	0x08009555
 800958c:	08009555 	.word	0x08009555
 8009590:	08009555 	.word	0x08009555
 8009594:	08009555 	.word	0x08009555
 8009598:	080096e5 	.word	0x080096e5
 800959c:	08009609 	.word	0x08009609
 80095a0:	080096c7 	.word	0x080096c7
 80095a4:	08009555 	.word	0x08009555
 80095a8:	08009555 	.word	0x08009555
 80095ac:	08009707 	.word	0x08009707
 80095b0:	08009555 	.word	0x08009555
 80095b4:	08009609 	.word	0x08009609
 80095b8:	08009555 	.word	0x08009555
 80095bc:	08009555 	.word	0x08009555
 80095c0:	080096cf 	.word	0x080096cf
 80095c4:	682b      	ldr	r3, [r5, #0]
 80095c6:	1d1a      	adds	r2, r3, #4
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	602a      	str	r2, [r5, #0]
 80095cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80095d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80095d4:	2301      	movs	r3, #1
 80095d6:	e0a3      	b.n	8009720 <_printf_i+0x1f4>
 80095d8:	6820      	ldr	r0, [r4, #0]
 80095da:	6829      	ldr	r1, [r5, #0]
 80095dc:	0606      	lsls	r6, r0, #24
 80095de:	f101 0304 	add.w	r3, r1, #4
 80095e2:	d50a      	bpl.n	80095fa <_printf_i+0xce>
 80095e4:	680e      	ldr	r6, [r1, #0]
 80095e6:	602b      	str	r3, [r5, #0]
 80095e8:	2e00      	cmp	r6, #0
 80095ea:	da03      	bge.n	80095f4 <_printf_i+0xc8>
 80095ec:	232d      	movs	r3, #45	; 0x2d
 80095ee:	4276      	negs	r6, r6
 80095f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80095f4:	485e      	ldr	r0, [pc, #376]	; (8009770 <_printf_i+0x244>)
 80095f6:	230a      	movs	r3, #10
 80095f8:	e019      	b.n	800962e <_printf_i+0x102>
 80095fa:	680e      	ldr	r6, [r1, #0]
 80095fc:	602b      	str	r3, [r5, #0]
 80095fe:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009602:	bf18      	it	ne
 8009604:	b236      	sxthne	r6, r6
 8009606:	e7ef      	b.n	80095e8 <_printf_i+0xbc>
 8009608:	682b      	ldr	r3, [r5, #0]
 800960a:	6820      	ldr	r0, [r4, #0]
 800960c:	1d19      	adds	r1, r3, #4
 800960e:	6029      	str	r1, [r5, #0]
 8009610:	0601      	lsls	r1, r0, #24
 8009612:	d501      	bpl.n	8009618 <_printf_i+0xec>
 8009614:	681e      	ldr	r6, [r3, #0]
 8009616:	e002      	b.n	800961e <_printf_i+0xf2>
 8009618:	0646      	lsls	r6, r0, #25
 800961a:	d5fb      	bpl.n	8009614 <_printf_i+0xe8>
 800961c:	881e      	ldrh	r6, [r3, #0]
 800961e:	4854      	ldr	r0, [pc, #336]	; (8009770 <_printf_i+0x244>)
 8009620:	2f6f      	cmp	r7, #111	; 0x6f
 8009622:	bf0c      	ite	eq
 8009624:	2308      	moveq	r3, #8
 8009626:	230a      	movne	r3, #10
 8009628:	2100      	movs	r1, #0
 800962a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800962e:	6865      	ldr	r5, [r4, #4]
 8009630:	60a5      	str	r5, [r4, #8]
 8009632:	2d00      	cmp	r5, #0
 8009634:	bfa2      	ittt	ge
 8009636:	6821      	ldrge	r1, [r4, #0]
 8009638:	f021 0104 	bicge.w	r1, r1, #4
 800963c:	6021      	strge	r1, [r4, #0]
 800963e:	b90e      	cbnz	r6, 8009644 <_printf_i+0x118>
 8009640:	2d00      	cmp	r5, #0
 8009642:	d04d      	beq.n	80096e0 <_printf_i+0x1b4>
 8009644:	4615      	mov	r5, r2
 8009646:	fbb6 f1f3 	udiv	r1, r6, r3
 800964a:	fb03 6711 	mls	r7, r3, r1, r6
 800964e:	5dc7      	ldrb	r7, [r0, r7]
 8009650:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009654:	4637      	mov	r7, r6
 8009656:	42bb      	cmp	r3, r7
 8009658:	460e      	mov	r6, r1
 800965a:	d9f4      	bls.n	8009646 <_printf_i+0x11a>
 800965c:	2b08      	cmp	r3, #8
 800965e:	d10b      	bne.n	8009678 <_printf_i+0x14c>
 8009660:	6823      	ldr	r3, [r4, #0]
 8009662:	07de      	lsls	r6, r3, #31
 8009664:	d508      	bpl.n	8009678 <_printf_i+0x14c>
 8009666:	6923      	ldr	r3, [r4, #16]
 8009668:	6861      	ldr	r1, [r4, #4]
 800966a:	4299      	cmp	r1, r3
 800966c:	bfde      	ittt	le
 800966e:	2330      	movle	r3, #48	; 0x30
 8009670:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009674:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009678:	1b52      	subs	r2, r2, r5
 800967a:	6122      	str	r2, [r4, #16]
 800967c:	f8cd a000 	str.w	sl, [sp]
 8009680:	464b      	mov	r3, r9
 8009682:	aa03      	add	r2, sp, #12
 8009684:	4621      	mov	r1, r4
 8009686:	4640      	mov	r0, r8
 8009688:	f7ff fee2 	bl	8009450 <_printf_common>
 800968c:	3001      	adds	r0, #1
 800968e:	d14c      	bne.n	800972a <_printf_i+0x1fe>
 8009690:	f04f 30ff 	mov.w	r0, #4294967295
 8009694:	b004      	add	sp, #16
 8009696:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800969a:	4835      	ldr	r0, [pc, #212]	; (8009770 <_printf_i+0x244>)
 800969c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80096a0:	6829      	ldr	r1, [r5, #0]
 80096a2:	6823      	ldr	r3, [r4, #0]
 80096a4:	f851 6b04 	ldr.w	r6, [r1], #4
 80096a8:	6029      	str	r1, [r5, #0]
 80096aa:	061d      	lsls	r5, r3, #24
 80096ac:	d514      	bpl.n	80096d8 <_printf_i+0x1ac>
 80096ae:	07df      	lsls	r7, r3, #31
 80096b0:	bf44      	itt	mi
 80096b2:	f043 0320 	orrmi.w	r3, r3, #32
 80096b6:	6023      	strmi	r3, [r4, #0]
 80096b8:	b91e      	cbnz	r6, 80096c2 <_printf_i+0x196>
 80096ba:	6823      	ldr	r3, [r4, #0]
 80096bc:	f023 0320 	bic.w	r3, r3, #32
 80096c0:	6023      	str	r3, [r4, #0]
 80096c2:	2310      	movs	r3, #16
 80096c4:	e7b0      	b.n	8009628 <_printf_i+0xfc>
 80096c6:	6823      	ldr	r3, [r4, #0]
 80096c8:	f043 0320 	orr.w	r3, r3, #32
 80096cc:	6023      	str	r3, [r4, #0]
 80096ce:	2378      	movs	r3, #120	; 0x78
 80096d0:	4828      	ldr	r0, [pc, #160]	; (8009774 <_printf_i+0x248>)
 80096d2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80096d6:	e7e3      	b.n	80096a0 <_printf_i+0x174>
 80096d8:	0659      	lsls	r1, r3, #25
 80096da:	bf48      	it	mi
 80096dc:	b2b6      	uxthmi	r6, r6
 80096de:	e7e6      	b.n	80096ae <_printf_i+0x182>
 80096e0:	4615      	mov	r5, r2
 80096e2:	e7bb      	b.n	800965c <_printf_i+0x130>
 80096e4:	682b      	ldr	r3, [r5, #0]
 80096e6:	6826      	ldr	r6, [r4, #0]
 80096e8:	6961      	ldr	r1, [r4, #20]
 80096ea:	1d18      	adds	r0, r3, #4
 80096ec:	6028      	str	r0, [r5, #0]
 80096ee:	0635      	lsls	r5, r6, #24
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	d501      	bpl.n	80096f8 <_printf_i+0x1cc>
 80096f4:	6019      	str	r1, [r3, #0]
 80096f6:	e002      	b.n	80096fe <_printf_i+0x1d2>
 80096f8:	0670      	lsls	r0, r6, #25
 80096fa:	d5fb      	bpl.n	80096f4 <_printf_i+0x1c8>
 80096fc:	8019      	strh	r1, [r3, #0]
 80096fe:	2300      	movs	r3, #0
 8009700:	6123      	str	r3, [r4, #16]
 8009702:	4615      	mov	r5, r2
 8009704:	e7ba      	b.n	800967c <_printf_i+0x150>
 8009706:	682b      	ldr	r3, [r5, #0]
 8009708:	1d1a      	adds	r2, r3, #4
 800970a:	602a      	str	r2, [r5, #0]
 800970c:	681d      	ldr	r5, [r3, #0]
 800970e:	6862      	ldr	r2, [r4, #4]
 8009710:	2100      	movs	r1, #0
 8009712:	4628      	mov	r0, r5
 8009714:	f7f6 fd84 	bl	8000220 <memchr>
 8009718:	b108      	cbz	r0, 800971e <_printf_i+0x1f2>
 800971a:	1b40      	subs	r0, r0, r5
 800971c:	6060      	str	r0, [r4, #4]
 800971e:	6863      	ldr	r3, [r4, #4]
 8009720:	6123      	str	r3, [r4, #16]
 8009722:	2300      	movs	r3, #0
 8009724:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009728:	e7a8      	b.n	800967c <_printf_i+0x150>
 800972a:	6923      	ldr	r3, [r4, #16]
 800972c:	462a      	mov	r2, r5
 800972e:	4649      	mov	r1, r9
 8009730:	4640      	mov	r0, r8
 8009732:	47d0      	blx	sl
 8009734:	3001      	adds	r0, #1
 8009736:	d0ab      	beq.n	8009690 <_printf_i+0x164>
 8009738:	6823      	ldr	r3, [r4, #0]
 800973a:	079b      	lsls	r3, r3, #30
 800973c:	d413      	bmi.n	8009766 <_printf_i+0x23a>
 800973e:	68e0      	ldr	r0, [r4, #12]
 8009740:	9b03      	ldr	r3, [sp, #12]
 8009742:	4298      	cmp	r0, r3
 8009744:	bfb8      	it	lt
 8009746:	4618      	movlt	r0, r3
 8009748:	e7a4      	b.n	8009694 <_printf_i+0x168>
 800974a:	2301      	movs	r3, #1
 800974c:	4632      	mov	r2, r6
 800974e:	4649      	mov	r1, r9
 8009750:	4640      	mov	r0, r8
 8009752:	47d0      	blx	sl
 8009754:	3001      	adds	r0, #1
 8009756:	d09b      	beq.n	8009690 <_printf_i+0x164>
 8009758:	3501      	adds	r5, #1
 800975a:	68e3      	ldr	r3, [r4, #12]
 800975c:	9903      	ldr	r1, [sp, #12]
 800975e:	1a5b      	subs	r3, r3, r1
 8009760:	42ab      	cmp	r3, r5
 8009762:	dcf2      	bgt.n	800974a <_printf_i+0x21e>
 8009764:	e7eb      	b.n	800973e <_printf_i+0x212>
 8009766:	2500      	movs	r5, #0
 8009768:	f104 0619 	add.w	r6, r4, #25
 800976c:	e7f5      	b.n	800975a <_printf_i+0x22e>
 800976e:	bf00      	nop
 8009770:	0800ba44 	.word	0x0800ba44
 8009774:	0800ba55 	.word	0x0800ba55

08009778 <_sbrk_r>:
 8009778:	b538      	push	{r3, r4, r5, lr}
 800977a:	4d06      	ldr	r5, [pc, #24]	; (8009794 <_sbrk_r+0x1c>)
 800977c:	2300      	movs	r3, #0
 800977e:	4604      	mov	r4, r0
 8009780:	4608      	mov	r0, r1
 8009782:	602b      	str	r3, [r5, #0]
 8009784:	f7f8 ff64 	bl	8002650 <_sbrk>
 8009788:	1c43      	adds	r3, r0, #1
 800978a:	d102      	bne.n	8009792 <_sbrk_r+0x1a>
 800978c:	682b      	ldr	r3, [r5, #0]
 800978e:	b103      	cbz	r3, 8009792 <_sbrk_r+0x1a>
 8009790:	6023      	str	r3, [r4, #0]
 8009792:	bd38      	pop	{r3, r4, r5, pc}
 8009794:	20000820 	.word	0x20000820

08009798 <strcpy>:
 8009798:	4603      	mov	r3, r0
 800979a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800979e:	f803 2b01 	strb.w	r2, [r3], #1
 80097a2:	2a00      	cmp	r2, #0
 80097a4:	d1f9      	bne.n	800979a <strcpy+0x2>
 80097a6:	4770      	bx	lr

080097a8 <__assert_func>:
 80097a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80097aa:	4614      	mov	r4, r2
 80097ac:	461a      	mov	r2, r3
 80097ae:	4b09      	ldr	r3, [pc, #36]	; (80097d4 <__assert_func+0x2c>)
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	4605      	mov	r5, r0
 80097b4:	68d8      	ldr	r0, [r3, #12]
 80097b6:	b14c      	cbz	r4, 80097cc <__assert_func+0x24>
 80097b8:	4b07      	ldr	r3, [pc, #28]	; (80097d8 <__assert_func+0x30>)
 80097ba:	9100      	str	r1, [sp, #0]
 80097bc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80097c0:	4906      	ldr	r1, [pc, #24]	; (80097dc <__assert_func+0x34>)
 80097c2:	462b      	mov	r3, r5
 80097c4:	f000 fe8a 	bl	800a4dc <fiprintf>
 80097c8:	f001 f914 	bl	800a9f4 <abort>
 80097cc:	4b04      	ldr	r3, [pc, #16]	; (80097e0 <__assert_func+0x38>)
 80097ce:	461c      	mov	r4, r3
 80097d0:	e7f3      	b.n	80097ba <__assert_func+0x12>
 80097d2:	bf00      	nop
 80097d4:	20000018 	.word	0x20000018
 80097d8:	0800ba66 	.word	0x0800ba66
 80097dc:	0800ba73 	.word	0x0800ba73
 80097e0:	0800baa1 	.word	0x0800baa1

080097e4 <quorem>:
 80097e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097e8:	6903      	ldr	r3, [r0, #16]
 80097ea:	690c      	ldr	r4, [r1, #16]
 80097ec:	42a3      	cmp	r3, r4
 80097ee:	4607      	mov	r7, r0
 80097f0:	f2c0 8081 	blt.w	80098f6 <quorem+0x112>
 80097f4:	3c01      	subs	r4, #1
 80097f6:	f101 0814 	add.w	r8, r1, #20
 80097fa:	f100 0514 	add.w	r5, r0, #20
 80097fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009802:	9301      	str	r3, [sp, #4]
 8009804:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009808:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800980c:	3301      	adds	r3, #1
 800980e:	429a      	cmp	r2, r3
 8009810:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009814:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009818:	fbb2 f6f3 	udiv	r6, r2, r3
 800981c:	d331      	bcc.n	8009882 <quorem+0x9e>
 800981e:	f04f 0e00 	mov.w	lr, #0
 8009822:	4640      	mov	r0, r8
 8009824:	46ac      	mov	ip, r5
 8009826:	46f2      	mov	sl, lr
 8009828:	f850 2b04 	ldr.w	r2, [r0], #4
 800982c:	b293      	uxth	r3, r2
 800982e:	fb06 e303 	mla	r3, r6, r3, lr
 8009832:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009836:	b29b      	uxth	r3, r3
 8009838:	ebaa 0303 	sub.w	r3, sl, r3
 800983c:	f8dc a000 	ldr.w	sl, [ip]
 8009840:	0c12      	lsrs	r2, r2, #16
 8009842:	fa13 f38a 	uxtah	r3, r3, sl
 8009846:	fb06 e202 	mla	r2, r6, r2, lr
 800984a:	9300      	str	r3, [sp, #0]
 800984c:	9b00      	ldr	r3, [sp, #0]
 800984e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009852:	b292      	uxth	r2, r2
 8009854:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009858:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800985c:	f8bd 3000 	ldrh.w	r3, [sp]
 8009860:	4581      	cmp	r9, r0
 8009862:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009866:	f84c 3b04 	str.w	r3, [ip], #4
 800986a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800986e:	d2db      	bcs.n	8009828 <quorem+0x44>
 8009870:	f855 300b 	ldr.w	r3, [r5, fp]
 8009874:	b92b      	cbnz	r3, 8009882 <quorem+0x9e>
 8009876:	9b01      	ldr	r3, [sp, #4]
 8009878:	3b04      	subs	r3, #4
 800987a:	429d      	cmp	r5, r3
 800987c:	461a      	mov	r2, r3
 800987e:	d32e      	bcc.n	80098de <quorem+0xfa>
 8009880:	613c      	str	r4, [r7, #16]
 8009882:	4638      	mov	r0, r7
 8009884:	f7ff fc1a 	bl	80090bc <__mcmp>
 8009888:	2800      	cmp	r0, #0
 800988a:	db24      	blt.n	80098d6 <quorem+0xf2>
 800988c:	3601      	adds	r6, #1
 800988e:	4628      	mov	r0, r5
 8009890:	f04f 0c00 	mov.w	ip, #0
 8009894:	f858 2b04 	ldr.w	r2, [r8], #4
 8009898:	f8d0 e000 	ldr.w	lr, [r0]
 800989c:	b293      	uxth	r3, r2
 800989e:	ebac 0303 	sub.w	r3, ip, r3
 80098a2:	0c12      	lsrs	r2, r2, #16
 80098a4:	fa13 f38e 	uxtah	r3, r3, lr
 80098a8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80098ac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80098b0:	b29b      	uxth	r3, r3
 80098b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80098b6:	45c1      	cmp	r9, r8
 80098b8:	f840 3b04 	str.w	r3, [r0], #4
 80098bc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80098c0:	d2e8      	bcs.n	8009894 <quorem+0xb0>
 80098c2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80098c6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80098ca:	b922      	cbnz	r2, 80098d6 <quorem+0xf2>
 80098cc:	3b04      	subs	r3, #4
 80098ce:	429d      	cmp	r5, r3
 80098d0:	461a      	mov	r2, r3
 80098d2:	d30a      	bcc.n	80098ea <quorem+0x106>
 80098d4:	613c      	str	r4, [r7, #16]
 80098d6:	4630      	mov	r0, r6
 80098d8:	b003      	add	sp, #12
 80098da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098de:	6812      	ldr	r2, [r2, #0]
 80098e0:	3b04      	subs	r3, #4
 80098e2:	2a00      	cmp	r2, #0
 80098e4:	d1cc      	bne.n	8009880 <quorem+0x9c>
 80098e6:	3c01      	subs	r4, #1
 80098e8:	e7c7      	b.n	800987a <quorem+0x96>
 80098ea:	6812      	ldr	r2, [r2, #0]
 80098ec:	3b04      	subs	r3, #4
 80098ee:	2a00      	cmp	r2, #0
 80098f0:	d1f0      	bne.n	80098d4 <quorem+0xf0>
 80098f2:	3c01      	subs	r4, #1
 80098f4:	e7eb      	b.n	80098ce <quorem+0xea>
 80098f6:	2000      	movs	r0, #0
 80098f8:	e7ee      	b.n	80098d8 <quorem+0xf4>
 80098fa:	0000      	movs	r0, r0
 80098fc:	0000      	movs	r0, r0
	...

08009900 <_dtoa_r>:
 8009900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009904:	ed2d 8b04 	vpush	{d8-d9}
 8009908:	ec57 6b10 	vmov	r6, r7, d0
 800990c:	b093      	sub	sp, #76	; 0x4c
 800990e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009910:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009914:	9106      	str	r1, [sp, #24]
 8009916:	ee10 aa10 	vmov	sl, s0
 800991a:	4604      	mov	r4, r0
 800991c:	9209      	str	r2, [sp, #36]	; 0x24
 800991e:	930c      	str	r3, [sp, #48]	; 0x30
 8009920:	46bb      	mov	fp, r7
 8009922:	b975      	cbnz	r5, 8009942 <_dtoa_r+0x42>
 8009924:	2010      	movs	r0, #16
 8009926:	f000 fdeb 	bl	800a500 <malloc>
 800992a:	4602      	mov	r2, r0
 800992c:	6260      	str	r0, [r4, #36]	; 0x24
 800992e:	b920      	cbnz	r0, 800993a <_dtoa_r+0x3a>
 8009930:	4ba7      	ldr	r3, [pc, #668]	; (8009bd0 <_dtoa_r+0x2d0>)
 8009932:	21ea      	movs	r1, #234	; 0xea
 8009934:	48a7      	ldr	r0, [pc, #668]	; (8009bd4 <_dtoa_r+0x2d4>)
 8009936:	f7ff ff37 	bl	80097a8 <__assert_func>
 800993a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800993e:	6005      	str	r5, [r0, #0]
 8009940:	60c5      	str	r5, [r0, #12]
 8009942:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009944:	6819      	ldr	r1, [r3, #0]
 8009946:	b151      	cbz	r1, 800995e <_dtoa_r+0x5e>
 8009948:	685a      	ldr	r2, [r3, #4]
 800994a:	604a      	str	r2, [r1, #4]
 800994c:	2301      	movs	r3, #1
 800994e:	4093      	lsls	r3, r2
 8009950:	608b      	str	r3, [r1, #8]
 8009952:	4620      	mov	r0, r4
 8009954:	f7ff f970 	bl	8008c38 <_Bfree>
 8009958:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800995a:	2200      	movs	r2, #0
 800995c:	601a      	str	r2, [r3, #0]
 800995e:	1e3b      	subs	r3, r7, #0
 8009960:	bfaa      	itet	ge
 8009962:	2300      	movge	r3, #0
 8009964:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009968:	f8c8 3000 	strge.w	r3, [r8]
 800996c:	4b9a      	ldr	r3, [pc, #616]	; (8009bd8 <_dtoa_r+0x2d8>)
 800996e:	bfbc      	itt	lt
 8009970:	2201      	movlt	r2, #1
 8009972:	f8c8 2000 	strlt.w	r2, [r8]
 8009976:	ea33 030b 	bics.w	r3, r3, fp
 800997a:	d11b      	bne.n	80099b4 <_dtoa_r+0xb4>
 800997c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800997e:	f242 730f 	movw	r3, #9999	; 0x270f
 8009982:	6013      	str	r3, [r2, #0]
 8009984:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009988:	4333      	orrs	r3, r6
 800998a:	f000 8592 	beq.w	800a4b2 <_dtoa_r+0xbb2>
 800998e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009990:	b963      	cbnz	r3, 80099ac <_dtoa_r+0xac>
 8009992:	4b92      	ldr	r3, [pc, #584]	; (8009bdc <_dtoa_r+0x2dc>)
 8009994:	e022      	b.n	80099dc <_dtoa_r+0xdc>
 8009996:	4b92      	ldr	r3, [pc, #584]	; (8009be0 <_dtoa_r+0x2e0>)
 8009998:	9301      	str	r3, [sp, #4]
 800999a:	3308      	adds	r3, #8
 800999c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800999e:	6013      	str	r3, [r2, #0]
 80099a0:	9801      	ldr	r0, [sp, #4]
 80099a2:	b013      	add	sp, #76	; 0x4c
 80099a4:	ecbd 8b04 	vpop	{d8-d9}
 80099a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099ac:	4b8b      	ldr	r3, [pc, #556]	; (8009bdc <_dtoa_r+0x2dc>)
 80099ae:	9301      	str	r3, [sp, #4]
 80099b0:	3303      	adds	r3, #3
 80099b2:	e7f3      	b.n	800999c <_dtoa_r+0x9c>
 80099b4:	2200      	movs	r2, #0
 80099b6:	2300      	movs	r3, #0
 80099b8:	4650      	mov	r0, sl
 80099ba:	4659      	mov	r1, fp
 80099bc:	f7f7 f8a4 	bl	8000b08 <__aeabi_dcmpeq>
 80099c0:	ec4b ab19 	vmov	d9, sl, fp
 80099c4:	4680      	mov	r8, r0
 80099c6:	b158      	cbz	r0, 80099e0 <_dtoa_r+0xe0>
 80099c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80099ca:	2301      	movs	r3, #1
 80099cc:	6013      	str	r3, [r2, #0]
 80099ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	f000 856b 	beq.w	800a4ac <_dtoa_r+0xbac>
 80099d6:	4883      	ldr	r0, [pc, #524]	; (8009be4 <_dtoa_r+0x2e4>)
 80099d8:	6018      	str	r0, [r3, #0]
 80099da:	1e43      	subs	r3, r0, #1
 80099dc:	9301      	str	r3, [sp, #4]
 80099de:	e7df      	b.n	80099a0 <_dtoa_r+0xa0>
 80099e0:	ec4b ab10 	vmov	d0, sl, fp
 80099e4:	aa10      	add	r2, sp, #64	; 0x40
 80099e6:	a911      	add	r1, sp, #68	; 0x44
 80099e8:	4620      	mov	r0, r4
 80099ea:	f7ff fc0d 	bl	8009208 <__d2b>
 80099ee:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80099f2:	ee08 0a10 	vmov	s16, r0
 80099f6:	2d00      	cmp	r5, #0
 80099f8:	f000 8084 	beq.w	8009b04 <_dtoa_r+0x204>
 80099fc:	ee19 3a90 	vmov	r3, s19
 8009a00:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009a04:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009a08:	4656      	mov	r6, sl
 8009a0a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8009a0e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009a12:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8009a16:	4b74      	ldr	r3, [pc, #464]	; (8009be8 <_dtoa_r+0x2e8>)
 8009a18:	2200      	movs	r2, #0
 8009a1a:	4630      	mov	r0, r6
 8009a1c:	4639      	mov	r1, r7
 8009a1e:	f7f6 fc53 	bl	80002c8 <__aeabi_dsub>
 8009a22:	a365      	add	r3, pc, #404	; (adr r3, 8009bb8 <_dtoa_r+0x2b8>)
 8009a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a28:	f7f6 fe06 	bl	8000638 <__aeabi_dmul>
 8009a2c:	a364      	add	r3, pc, #400	; (adr r3, 8009bc0 <_dtoa_r+0x2c0>)
 8009a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a32:	f7f6 fc4b 	bl	80002cc <__adddf3>
 8009a36:	4606      	mov	r6, r0
 8009a38:	4628      	mov	r0, r5
 8009a3a:	460f      	mov	r7, r1
 8009a3c:	f7f6 fd92 	bl	8000564 <__aeabi_i2d>
 8009a40:	a361      	add	r3, pc, #388	; (adr r3, 8009bc8 <_dtoa_r+0x2c8>)
 8009a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a46:	f7f6 fdf7 	bl	8000638 <__aeabi_dmul>
 8009a4a:	4602      	mov	r2, r0
 8009a4c:	460b      	mov	r3, r1
 8009a4e:	4630      	mov	r0, r6
 8009a50:	4639      	mov	r1, r7
 8009a52:	f7f6 fc3b 	bl	80002cc <__adddf3>
 8009a56:	4606      	mov	r6, r0
 8009a58:	460f      	mov	r7, r1
 8009a5a:	f7f7 f887 	bl	8000b6c <__aeabi_d2iz>
 8009a5e:	2200      	movs	r2, #0
 8009a60:	9000      	str	r0, [sp, #0]
 8009a62:	2300      	movs	r3, #0
 8009a64:	4630      	mov	r0, r6
 8009a66:	4639      	mov	r1, r7
 8009a68:	f7f7 f858 	bl	8000b1c <__aeabi_dcmplt>
 8009a6c:	b150      	cbz	r0, 8009a84 <_dtoa_r+0x184>
 8009a6e:	9800      	ldr	r0, [sp, #0]
 8009a70:	f7f6 fd78 	bl	8000564 <__aeabi_i2d>
 8009a74:	4632      	mov	r2, r6
 8009a76:	463b      	mov	r3, r7
 8009a78:	f7f7 f846 	bl	8000b08 <__aeabi_dcmpeq>
 8009a7c:	b910      	cbnz	r0, 8009a84 <_dtoa_r+0x184>
 8009a7e:	9b00      	ldr	r3, [sp, #0]
 8009a80:	3b01      	subs	r3, #1
 8009a82:	9300      	str	r3, [sp, #0]
 8009a84:	9b00      	ldr	r3, [sp, #0]
 8009a86:	2b16      	cmp	r3, #22
 8009a88:	d85a      	bhi.n	8009b40 <_dtoa_r+0x240>
 8009a8a:	9a00      	ldr	r2, [sp, #0]
 8009a8c:	4b57      	ldr	r3, [pc, #348]	; (8009bec <_dtoa_r+0x2ec>)
 8009a8e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a96:	ec51 0b19 	vmov	r0, r1, d9
 8009a9a:	f7f7 f83f 	bl	8000b1c <__aeabi_dcmplt>
 8009a9e:	2800      	cmp	r0, #0
 8009aa0:	d050      	beq.n	8009b44 <_dtoa_r+0x244>
 8009aa2:	9b00      	ldr	r3, [sp, #0]
 8009aa4:	3b01      	subs	r3, #1
 8009aa6:	9300      	str	r3, [sp, #0]
 8009aa8:	2300      	movs	r3, #0
 8009aaa:	930b      	str	r3, [sp, #44]	; 0x2c
 8009aac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009aae:	1b5d      	subs	r5, r3, r5
 8009ab0:	1e6b      	subs	r3, r5, #1
 8009ab2:	9305      	str	r3, [sp, #20]
 8009ab4:	bf45      	ittet	mi
 8009ab6:	f1c5 0301 	rsbmi	r3, r5, #1
 8009aba:	9304      	strmi	r3, [sp, #16]
 8009abc:	2300      	movpl	r3, #0
 8009abe:	2300      	movmi	r3, #0
 8009ac0:	bf4c      	ite	mi
 8009ac2:	9305      	strmi	r3, [sp, #20]
 8009ac4:	9304      	strpl	r3, [sp, #16]
 8009ac6:	9b00      	ldr	r3, [sp, #0]
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	db3d      	blt.n	8009b48 <_dtoa_r+0x248>
 8009acc:	9b05      	ldr	r3, [sp, #20]
 8009ace:	9a00      	ldr	r2, [sp, #0]
 8009ad0:	920a      	str	r2, [sp, #40]	; 0x28
 8009ad2:	4413      	add	r3, r2
 8009ad4:	9305      	str	r3, [sp, #20]
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	9307      	str	r3, [sp, #28]
 8009ada:	9b06      	ldr	r3, [sp, #24]
 8009adc:	2b09      	cmp	r3, #9
 8009ade:	f200 8089 	bhi.w	8009bf4 <_dtoa_r+0x2f4>
 8009ae2:	2b05      	cmp	r3, #5
 8009ae4:	bfc4      	itt	gt
 8009ae6:	3b04      	subgt	r3, #4
 8009ae8:	9306      	strgt	r3, [sp, #24]
 8009aea:	9b06      	ldr	r3, [sp, #24]
 8009aec:	f1a3 0302 	sub.w	r3, r3, #2
 8009af0:	bfcc      	ite	gt
 8009af2:	2500      	movgt	r5, #0
 8009af4:	2501      	movle	r5, #1
 8009af6:	2b03      	cmp	r3, #3
 8009af8:	f200 8087 	bhi.w	8009c0a <_dtoa_r+0x30a>
 8009afc:	e8df f003 	tbb	[pc, r3]
 8009b00:	59383a2d 	.word	0x59383a2d
 8009b04:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009b08:	441d      	add	r5, r3
 8009b0a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009b0e:	2b20      	cmp	r3, #32
 8009b10:	bfc1      	itttt	gt
 8009b12:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009b16:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8009b1a:	fa0b f303 	lslgt.w	r3, fp, r3
 8009b1e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8009b22:	bfda      	itte	le
 8009b24:	f1c3 0320 	rsble	r3, r3, #32
 8009b28:	fa06 f003 	lslle.w	r0, r6, r3
 8009b2c:	4318      	orrgt	r0, r3
 8009b2e:	f7f6 fd09 	bl	8000544 <__aeabi_ui2d>
 8009b32:	2301      	movs	r3, #1
 8009b34:	4606      	mov	r6, r0
 8009b36:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8009b3a:	3d01      	subs	r5, #1
 8009b3c:	930e      	str	r3, [sp, #56]	; 0x38
 8009b3e:	e76a      	b.n	8009a16 <_dtoa_r+0x116>
 8009b40:	2301      	movs	r3, #1
 8009b42:	e7b2      	b.n	8009aaa <_dtoa_r+0x1aa>
 8009b44:	900b      	str	r0, [sp, #44]	; 0x2c
 8009b46:	e7b1      	b.n	8009aac <_dtoa_r+0x1ac>
 8009b48:	9b04      	ldr	r3, [sp, #16]
 8009b4a:	9a00      	ldr	r2, [sp, #0]
 8009b4c:	1a9b      	subs	r3, r3, r2
 8009b4e:	9304      	str	r3, [sp, #16]
 8009b50:	4253      	negs	r3, r2
 8009b52:	9307      	str	r3, [sp, #28]
 8009b54:	2300      	movs	r3, #0
 8009b56:	930a      	str	r3, [sp, #40]	; 0x28
 8009b58:	e7bf      	b.n	8009ada <_dtoa_r+0x1da>
 8009b5a:	2300      	movs	r3, #0
 8009b5c:	9308      	str	r3, [sp, #32]
 8009b5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	dc55      	bgt.n	8009c10 <_dtoa_r+0x310>
 8009b64:	2301      	movs	r3, #1
 8009b66:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009b6a:	461a      	mov	r2, r3
 8009b6c:	9209      	str	r2, [sp, #36]	; 0x24
 8009b6e:	e00c      	b.n	8009b8a <_dtoa_r+0x28a>
 8009b70:	2301      	movs	r3, #1
 8009b72:	e7f3      	b.n	8009b5c <_dtoa_r+0x25c>
 8009b74:	2300      	movs	r3, #0
 8009b76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009b78:	9308      	str	r3, [sp, #32]
 8009b7a:	9b00      	ldr	r3, [sp, #0]
 8009b7c:	4413      	add	r3, r2
 8009b7e:	9302      	str	r3, [sp, #8]
 8009b80:	3301      	adds	r3, #1
 8009b82:	2b01      	cmp	r3, #1
 8009b84:	9303      	str	r3, [sp, #12]
 8009b86:	bfb8      	it	lt
 8009b88:	2301      	movlt	r3, #1
 8009b8a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8009b8c:	2200      	movs	r2, #0
 8009b8e:	6042      	str	r2, [r0, #4]
 8009b90:	2204      	movs	r2, #4
 8009b92:	f102 0614 	add.w	r6, r2, #20
 8009b96:	429e      	cmp	r6, r3
 8009b98:	6841      	ldr	r1, [r0, #4]
 8009b9a:	d93d      	bls.n	8009c18 <_dtoa_r+0x318>
 8009b9c:	4620      	mov	r0, r4
 8009b9e:	f7ff f80b 	bl	8008bb8 <_Balloc>
 8009ba2:	9001      	str	r0, [sp, #4]
 8009ba4:	2800      	cmp	r0, #0
 8009ba6:	d13b      	bne.n	8009c20 <_dtoa_r+0x320>
 8009ba8:	4b11      	ldr	r3, [pc, #68]	; (8009bf0 <_dtoa_r+0x2f0>)
 8009baa:	4602      	mov	r2, r0
 8009bac:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009bb0:	e6c0      	b.n	8009934 <_dtoa_r+0x34>
 8009bb2:	2301      	movs	r3, #1
 8009bb4:	e7df      	b.n	8009b76 <_dtoa_r+0x276>
 8009bb6:	bf00      	nop
 8009bb8:	636f4361 	.word	0x636f4361
 8009bbc:	3fd287a7 	.word	0x3fd287a7
 8009bc0:	8b60c8b3 	.word	0x8b60c8b3
 8009bc4:	3fc68a28 	.word	0x3fc68a28
 8009bc8:	509f79fb 	.word	0x509f79fb
 8009bcc:	3fd34413 	.word	0x3fd34413
 8009bd0:	0800b8c0 	.word	0x0800b8c0
 8009bd4:	0800bab1 	.word	0x0800bab1
 8009bd8:	7ff00000 	.word	0x7ff00000
 8009bdc:	0800baab 	.word	0x0800baab
 8009be0:	0800baa2 	.word	0x0800baa2
 8009be4:	0800bab0 	.word	0x0800bab0
 8009be8:	3ff80000 	.word	0x3ff80000
 8009bec:	0800b970 	.word	0x0800b970
 8009bf0:	0800b933 	.word	0x0800b933
 8009bf4:	2501      	movs	r5, #1
 8009bf6:	2300      	movs	r3, #0
 8009bf8:	9306      	str	r3, [sp, #24]
 8009bfa:	9508      	str	r5, [sp, #32]
 8009bfc:	f04f 33ff 	mov.w	r3, #4294967295
 8009c00:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009c04:	2200      	movs	r2, #0
 8009c06:	2312      	movs	r3, #18
 8009c08:	e7b0      	b.n	8009b6c <_dtoa_r+0x26c>
 8009c0a:	2301      	movs	r3, #1
 8009c0c:	9308      	str	r3, [sp, #32]
 8009c0e:	e7f5      	b.n	8009bfc <_dtoa_r+0x2fc>
 8009c10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c12:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009c16:	e7b8      	b.n	8009b8a <_dtoa_r+0x28a>
 8009c18:	3101      	adds	r1, #1
 8009c1a:	6041      	str	r1, [r0, #4]
 8009c1c:	0052      	lsls	r2, r2, #1
 8009c1e:	e7b8      	b.n	8009b92 <_dtoa_r+0x292>
 8009c20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009c22:	9a01      	ldr	r2, [sp, #4]
 8009c24:	601a      	str	r2, [r3, #0]
 8009c26:	9b03      	ldr	r3, [sp, #12]
 8009c28:	2b0e      	cmp	r3, #14
 8009c2a:	f200 809d 	bhi.w	8009d68 <_dtoa_r+0x468>
 8009c2e:	2d00      	cmp	r5, #0
 8009c30:	f000 809a 	beq.w	8009d68 <_dtoa_r+0x468>
 8009c34:	9b00      	ldr	r3, [sp, #0]
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	dd32      	ble.n	8009ca0 <_dtoa_r+0x3a0>
 8009c3a:	4ab7      	ldr	r2, [pc, #732]	; (8009f18 <_dtoa_r+0x618>)
 8009c3c:	f003 030f 	and.w	r3, r3, #15
 8009c40:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009c44:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009c48:	9b00      	ldr	r3, [sp, #0]
 8009c4a:	05d8      	lsls	r0, r3, #23
 8009c4c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8009c50:	d516      	bpl.n	8009c80 <_dtoa_r+0x380>
 8009c52:	4bb2      	ldr	r3, [pc, #712]	; (8009f1c <_dtoa_r+0x61c>)
 8009c54:	ec51 0b19 	vmov	r0, r1, d9
 8009c58:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009c5c:	f7f6 fe16 	bl	800088c <__aeabi_ddiv>
 8009c60:	f007 070f 	and.w	r7, r7, #15
 8009c64:	4682      	mov	sl, r0
 8009c66:	468b      	mov	fp, r1
 8009c68:	2503      	movs	r5, #3
 8009c6a:	4eac      	ldr	r6, [pc, #688]	; (8009f1c <_dtoa_r+0x61c>)
 8009c6c:	b957      	cbnz	r7, 8009c84 <_dtoa_r+0x384>
 8009c6e:	4642      	mov	r2, r8
 8009c70:	464b      	mov	r3, r9
 8009c72:	4650      	mov	r0, sl
 8009c74:	4659      	mov	r1, fp
 8009c76:	f7f6 fe09 	bl	800088c <__aeabi_ddiv>
 8009c7a:	4682      	mov	sl, r0
 8009c7c:	468b      	mov	fp, r1
 8009c7e:	e028      	b.n	8009cd2 <_dtoa_r+0x3d2>
 8009c80:	2502      	movs	r5, #2
 8009c82:	e7f2      	b.n	8009c6a <_dtoa_r+0x36a>
 8009c84:	07f9      	lsls	r1, r7, #31
 8009c86:	d508      	bpl.n	8009c9a <_dtoa_r+0x39a>
 8009c88:	4640      	mov	r0, r8
 8009c8a:	4649      	mov	r1, r9
 8009c8c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009c90:	f7f6 fcd2 	bl	8000638 <__aeabi_dmul>
 8009c94:	3501      	adds	r5, #1
 8009c96:	4680      	mov	r8, r0
 8009c98:	4689      	mov	r9, r1
 8009c9a:	107f      	asrs	r7, r7, #1
 8009c9c:	3608      	adds	r6, #8
 8009c9e:	e7e5      	b.n	8009c6c <_dtoa_r+0x36c>
 8009ca0:	f000 809b 	beq.w	8009dda <_dtoa_r+0x4da>
 8009ca4:	9b00      	ldr	r3, [sp, #0]
 8009ca6:	4f9d      	ldr	r7, [pc, #628]	; (8009f1c <_dtoa_r+0x61c>)
 8009ca8:	425e      	negs	r6, r3
 8009caa:	4b9b      	ldr	r3, [pc, #620]	; (8009f18 <_dtoa_r+0x618>)
 8009cac:	f006 020f 	and.w	r2, r6, #15
 8009cb0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cb8:	ec51 0b19 	vmov	r0, r1, d9
 8009cbc:	f7f6 fcbc 	bl	8000638 <__aeabi_dmul>
 8009cc0:	1136      	asrs	r6, r6, #4
 8009cc2:	4682      	mov	sl, r0
 8009cc4:	468b      	mov	fp, r1
 8009cc6:	2300      	movs	r3, #0
 8009cc8:	2502      	movs	r5, #2
 8009cca:	2e00      	cmp	r6, #0
 8009ccc:	d17a      	bne.n	8009dc4 <_dtoa_r+0x4c4>
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d1d3      	bne.n	8009c7a <_dtoa_r+0x37a>
 8009cd2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	f000 8082 	beq.w	8009dde <_dtoa_r+0x4de>
 8009cda:	4b91      	ldr	r3, [pc, #580]	; (8009f20 <_dtoa_r+0x620>)
 8009cdc:	2200      	movs	r2, #0
 8009cde:	4650      	mov	r0, sl
 8009ce0:	4659      	mov	r1, fp
 8009ce2:	f7f6 ff1b 	bl	8000b1c <__aeabi_dcmplt>
 8009ce6:	2800      	cmp	r0, #0
 8009ce8:	d079      	beq.n	8009dde <_dtoa_r+0x4de>
 8009cea:	9b03      	ldr	r3, [sp, #12]
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d076      	beq.n	8009dde <_dtoa_r+0x4de>
 8009cf0:	9b02      	ldr	r3, [sp, #8]
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	dd36      	ble.n	8009d64 <_dtoa_r+0x464>
 8009cf6:	9b00      	ldr	r3, [sp, #0]
 8009cf8:	4650      	mov	r0, sl
 8009cfa:	4659      	mov	r1, fp
 8009cfc:	1e5f      	subs	r7, r3, #1
 8009cfe:	2200      	movs	r2, #0
 8009d00:	4b88      	ldr	r3, [pc, #544]	; (8009f24 <_dtoa_r+0x624>)
 8009d02:	f7f6 fc99 	bl	8000638 <__aeabi_dmul>
 8009d06:	9e02      	ldr	r6, [sp, #8]
 8009d08:	4682      	mov	sl, r0
 8009d0a:	468b      	mov	fp, r1
 8009d0c:	3501      	adds	r5, #1
 8009d0e:	4628      	mov	r0, r5
 8009d10:	f7f6 fc28 	bl	8000564 <__aeabi_i2d>
 8009d14:	4652      	mov	r2, sl
 8009d16:	465b      	mov	r3, fp
 8009d18:	f7f6 fc8e 	bl	8000638 <__aeabi_dmul>
 8009d1c:	4b82      	ldr	r3, [pc, #520]	; (8009f28 <_dtoa_r+0x628>)
 8009d1e:	2200      	movs	r2, #0
 8009d20:	f7f6 fad4 	bl	80002cc <__adddf3>
 8009d24:	46d0      	mov	r8, sl
 8009d26:	46d9      	mov	r9, fp
 8009d28:	4682      	mov	sl, r0
 8009d2a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8009d2e:	2e00      	cmp	r6, #0
 8009d30:	d158      	bne.n	8009de4 <_dtoa_r+0x4e4>
 8009d32:	4b7e      	ldr	r3, [pc, #504]	; (8009f2c <_dtoa_r+0x62c>)
 8009d34:	2200      	movs	r2, #0
 8009d36:	4640      	mov	r0, r8
 8009d38:	4649      	mov	r1, r9
 8009d3a:	f7f6 fac5 	bl	80002c8 <__aeabi_dsub>
 8009d3e:	4652      	mov	r2, sl
 8009d40:	465b      	mov	r3, fp
 8009d42:	4680      	mov	r8, r0
 8009d44:	4689      	mov	r9, r1
 8009d46:	f7f6 ff07 	bl	8000b58 <__aeabi_dcmpgt>
 8009d4a:	2800      	cmp	r0, #0
 8009d4c:	f040 8295 	bne.w	800a27a <_dtoa_r+0x97a>
 8009d50:	4652      	mov	r2, sl
 8009d52:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009d56:	4640      	mov	r0, r8
 8009d58:	4649      	mov	r1, r9
 8009d5a:	f7f6 fedf 	bl	8000b1c <__aeabi_dcmplt>
 8009d5e:	2800      	cmp	r0, #0
 8009d60:	f040 8289 	bne.w	800a276 <_dtoa_r+0x976>
 8009d64:	ec5b ab19 	vmov	sl, fp, d9
 8009d68:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	f2c0 8148 	blt.w	800a000 <_dtoa_r+0x700>
 8009d70:	9a00      	ldr	r2, [sp, #0]
 8009d72:	2a0e      	cmp	r2, #14
 8009d74:	f300 8144 	bgt.w	800a000 <_dtoa_r+0x700>
 8009d78:	4b67      	ldr	r3, [pc, #412]	; (8009f18 <_dtoa_r+0x618>)
 8009d7a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009d7e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009d82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	f280 80d5 	bge.w	8009f34 <_dtoa_r+0x634>
 8009d8a:	9b03      	ldr	r3, [sp, #12]
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	f300 80d1 	bgt.w	8009f34 <_dtoa_r+0x634>
 8009d92:	f040 826f 	bne.w	800a274 <_dtoa_r+0x974>
 8009d96:	4b65      	ldr	r3, [pc, #404]	; (8009f2c <_dtoa_r+0x62c>)
 8009d98:	2200      	movs	r2, #0
 8009d9a:	4640      	mov	r0, r8
 8009d9c:	4649      	mov	r1, r9
 8009d9e:	f7f6 fc4b 	bl	8000638 <__aeabi_dmul>
 8009da2:	4652      	mov	r2, sl
 8009da4:	465b      	mov	r3, fp
 8009da6:	f7f6 fecd 	bl	8000b44 <__aeabi_dcmpge>
 8009daa:	9e03      	ldr	r6, [sp, #12]
 8009dac:	4637      	mov	r7, r6
 8009dae:	2800      	cmp	r0, #0
 8009db0:	f040 8245 	bne.w	800a23e <_dtoa_r+0x93e>
 8009db4:	9d01      	ldr	r5, [sp, #4]
 8009db6:	2331      	movs	r3, #49	; 0x31
 8009db8:	f805 3b01 	strb.w	r3, [r5], #1
 8009dbc:	9b00      	ldr	r3, [sp, #0]
 8009dbe:	3301      	adds	r3, #1
 8009dc0:	9300      	str	r3, [sp, #0]
 8009dc2:	e240      	b.n	800a246 <_dtoa_r+0x946>
 8009dc4:	07f2      	lsls	r2, r6, #31
 8009dc6:	d505      	bpl.n	8009dd4 <_dtoa_r+0x4d4>
 8009dc8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009dcc:	f7f6 fc34 	bl	8000638 <__aeabi_dmul>
 8009dd0:	3501      	adds	r5, #1
 8009dd2:	2301      	movs	r3, #1
 8009dd4:	1076      	asrs	r6, r6, #1
 8009dd6:	3708      	adds	r7, #8
 8009dd8:	e777      	b.n	8009cca <_dtoa_r+0x3ca>
 8009dda:	2502      	movs	r5, #2
 8009ddc:	e779      	b.n	8009cd2 <_dtoa_r+0x3d2>
 8009dde:	9f00      	ldr	r7, [sp, #0]
 8009de0:	9e03      	ldr	r6, [sp, #12]
 8009de2:	e794      	b.n	8009d0e <_dtoa_r+0x40e>
 8009de4:	9901      	ldr	r1, [sp, #4]
 8009de6:	4b4c      	ldr	r3, [pc, #304]	; (8009f18 <_dtoa_r+0x618>)
 8009de8:	4431      	add	r1, r6
 8009dea:	910d      	str	r1, [sp, #52]	; 0x34
 8009dec:	9908      	ldr	r1, [sp, #32]
 8009dee:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009df2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009df6:	2900      	cmp	r1, #0
 8009df8:	d043      	beq.n	8009e82 <_dtoa_r+0x582>
 8009dfa:	494d      	ldr	r1, [pc, #308]	; (8009f30 <_dtoa_r+0x630>)
 8009dfc:	2000      	movs	r0, #0
 8009dfe:	f7f6 fd45 	bl	800088c <__aeabi_ddiv>
 8009e02:	4652      	mov	r2, sl
 8009e04:	465b      	mov	r3, fp
 8009e06:	f7f6 fa5f 	bl	80002c8 <__aeabi_dsub>
 8009e0a:	9d01      	ldr	r5, [sp, #4]
 8009e0c:	4682      	mov	sl, r0
 8009e0e:	468b      	mov	fp, r1
 8009e10:	4649      	mov	r1, r9
 8009e12:	4640      	mov	r0, r8
 8009e14:	f7f6 feaa 	bl	8000b6c <__aeabi_d2iz>
 8009e18:	4606      	mov	r6, r0
 8009e1a:	f7f6 fba3 	bl	8000564 <__aeabi_i2d>
 8009e1e:	4602      	mov	r2, r0
 8009e20:	460b      	mov	r3, r1
 8009e22:	4640      	mov	r0, r8
 8009e24:	4649      	mov	r1, r9
 8009e26:	f7f6 fa4f 	bl	80002c8 <__aeabi_dsub>
 8009e2a:	3630      	adds	r6, #48	; 0x30
 8009e2c:	f805 6b01 	strb.w	r6, [r5], #1
 8009e30:	4652      	mov	r2, sl
 8009e32:	465b      	mov	r3, fp
 8009e34:	4680      	mov	r8, r0
 8009e36:	4689      	mov	r9, r1
 8009e38:	f7f6 fe70 	bl	8000b1c <__aeabi_dcmplt>
 8009e3c:	2800      	cmp	r0, #0
 8009e3e:	d163      	bne.n	8009f08 <_dtoa_r+0x608>
 8009e40:	4642      	mov	r2, r8
 8009e42:	464b      	mov	r3, r9
 8009e44:	4936      	ldr	r1, [pc, #216]	; (8009f20 <_dtoa_r+0x620>)
 8009e46:	2000      	movs	r0, #0
 8009e48:	f7f6 fa3e 	bl	80002c8 <__aeabi_dsub>
 8009e4c:	4652      	mov	r2, sl
 8009e4e:	465b      	mov	r3, fp
 8009e50:	f7f6 fe64 	bl	8000b1c <__aeabi_dcmplt>
 8009e54:	2800      	cmp	r0, #0
 8009e56:	f040 80b5 	bne.w	8009fc4 <_dtoa_r+0x6c4>
 8009e5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009e5c:	429d      	cmp	r5, r3
 8009e5e:	d081      	beq.n	8009d64 <_dtoa_r+0x464>
 8009e60:	4b30      	ldr	r3, [pc, #192]	; (8009f24 <_dtoa_r+0x624>)
 8009e62:	2200      	movs	r2, #0
 8009e64:	4650      	mov	r0, sl
 8009e66:	4659      	mov	r1, fp
 8009e68:	f7f6 fbe6 	bl	8000638 <__aeabi_dmul>
 8009e6c:	4b2d      	ldr	r3, [pc, #180]	; (8009f24 <_dtoa_r+0x624>)
 8009e6e:	4682      	mov	sl, r0
 8009e70:	468b      	mov	fp, r1
 8009e72:	4640      	mov	r0, r8
 8009e74:	4649      	mov	r1, r9
 8009e76:	2200      	movs	r2, #0
 8009e78:	f7f6 fbde 	bl	8000638 <__aeabi_dmul>
 8009e7c:	4680      	mov	r8, r0
 8009e7e:	4689      	mov	r9, r1
 8009e80:	e7c6      	b.n	8009e10 <_dtoa_r+0x510>
 8009e82:	4650      	mov	r0, sl
 8009e84:	4659      	mov	r1, fp
 8009e86:	f7f6 fbd7 	bl	8000638 <__aeabi_dmul>
 8009e8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009e8c:	9d01      	ldr	r5, [sp, #4]
 8009e8e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009e90:	4682      	mov	sl, r0
 8009e92:	468b      	mov	fp, r1
 8009e94:	4649      	mov	r1, r9
 8009e96:	4640      	mov	r0, r8
 8009e98:	f7f6 fe68 	bl	8000b6c <__aeabi_d2iz>
 8009e9c:	4606      	mov	r6, r0
 8009e9e:	f7f6 fb61 	bl	8000564 <__aeabi_i2d>
 8009ea2:	3630      	adds	r6, #48	; 0x30
 8009ea4:	4602      	mov	r2, r0
 8009ea6:	460b      	mov	r3, r1
 8009ea8:	4640      	mov	r0, r8
 8009eaa:	4649      	mov	r1, r9
 8009eac:	f7f6 fa0c 	bl	80002c8 <__aeabi_dsub>
 8009eb0:	f805 6b01 	strb.w	r6, [r5], #1
 8009eb4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009eb6:	429d      	cmp	r5, r3
 8009eb8:	4680      	mov	r8, r0
 8009eba:	4689      	mov	r9, r1
 8009ebc:	f04f 0200 	mov.w	r2, #0
 8009ec0:	d124      	bne.n	8009f0c <_dtoa_r+0x60c>
 8009ec2:	4b1b      	ldr	r3, [pc, #108]	; (8009f30 <_dtoa_r+0x630>)
 8009ec4:	4650      	mov	r0, sl
 8009ec6:	4659      	mov	r1, fp
 8009ec8:	f7f6 fa00 	bl	80002cc <__adddf3>
 8009ecc:	4602      	mov	r2, r0
 8009ece:	460b      	mov	r3, r1
 8009ed0:	4640      	mov	r0, r8
 8009ed2:	4649      	mov	r1, r9
 8009ed4:	f7f6 fe40 	bl	8000b58 <__aeabi_dcmpgt>
 8009ed8:	2800      	cmp	r0, #0
 8009eda:	d173      	bne.n	8009fc4 <_dtoa_r+0x6c4>
 8009edc:	4652      	mov	r2, sl
 8009ede:	465b      	mov	r3, fp
 8009ee0:	4913      	ldr	r1, [pc, #76]	; (8009f30 <_dtoa_r+0x630>)
 8009ee2:	2000      	movs	r0, #0
 8009ee4:	f7f6 f9f0 	bl	80002c8 <__aeabi_dsub>
 8009ee8:	4602      	mov	r2, r0
 8009eea:	460b      	mov	r3, r1
 8009eec:	4640      	mov	r0, r8
 8009eee:	4649      	mov	r1, r9
 8009ef0:	f7f6 fe14 	bl	8000b1c <__aeabi_dcmplt>
 8009ef4:	2800      	cmp	r0, #0
 8009ef6:	f43f af35 	beq.w	8009d64 <_dtoa_r+0x464>
 8009efa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009efc:	1e6b      	subs	r3, r5, #1
 8009efe:	930f      	str	r3, [sp, #60]	; 0x3c
 8009f00:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009f04:	2b30      	cmp	r3, #48	; 0x30
 8009f06:	d0f8      	beq.n	8009efa <_dtoa_r+0x5fa>
 8009f08:	9700      	str	r7, [sp, #0]
 8009f0a:	e049      	b.n	8009fa0 <_dtoa_r+0x6a0>
 8009f0c:	4b05      	ldr	r3, [pc, #20]	; (8009f24 <_dtoa_r+0x624>)
 8009f0e:	f7f6 fb93 	bl	8000638 <__aeabi_dmul>
 8009f12:	4680      	mov	r8, r0
 8009f14:	4689      	mov	r9, r1
 8009f16:	e7bd      	b.n	8009e94 <_dtoa_r+0x594>
 8009f18:	0800b970 	.word	0x0800b970
 8009f1c:	0800b948 	.word	0x0800b948
 8009f20:	3ff00000 	.word	0x3ff00000
 8009f24:	40240000 	.word	0x40240000
 8009f28:	401c0000 	.word	0x401c0000
 8009f2c:	40140000 	.word	0x40140000
 8009f30:	3fe00000 	.word	0x3fe00000
 8009f34:	9d01      	ldr	r5, [sp, #4]
 8009f36:	4656      	mov	r6, sl
 8009f38:	465f      	mov	r7, fp
 8009f3a:	4642      	mov	r2, r8
 8009f3c:	464b      	mov	r3, r9
 8009f3e:	4630      	mov	r0, r6
 8009f40:	4639      	mov	r1, r7
 8009f42:	f7f6 fca3 	bl	800088c <__aeabi_ddiv>
 8009f46:	f7f6 fe11 	bl	8000b6c <__aeabi_d2iz>
 8009f4a:	4682      	mov	sl, r0
 8009f4c:	f7f6 fb0a 	bl	8000564 <__aeabi_i2d>
 8009f50:	4642      	mov	r2, r8
 8009f52:	464b      	mov	r3, r9
 8009f54:	f7f6 fb70 	bl	8000638 <__aeabi_dmul>
 8009f58:	4602      	mov	r2, r0
 8009f5a:	460b      	mov	r3, r1
 8009f5c:	4630      	mov	r0, r6
 8009f5e:	4639      	mov	r1, r7
 8009f60:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8009f64:	f7f6 f9b0 	bl	80002c8 <__aeabi_dsub>
 8009f68:	f805 6b01 	strb.w	r6, [r5], #1
 8009f6c:	9e01      	ldr	r6, [sp, #4]
 8009f6e:	9f03      	ldr	r7, [sp, #12]
 8009f70:	1bae      	subs	r6, r5, r6
 8009f72:	42b7      	cmp	r7, r6
 8009f74:	4602      	mov	r2, r0
 8009f76:	460b      	mov	r3, r1
 8009f78:	d135      	bne.n	8009fe6 <_dtoa_r+0x6e6>
 8009f7a:	f7f6 f9a7 	bl	80002cc <__adddf3>
 8009f7e:	4642      	mov	r2, r8
 8009f80:	464b      	mov	r3, r9
 8009f82:	4606      	mov	r6, r0
 8009f84:	460f      	mov	r7, r1
 8009f86:	f7f6 fde7 	bl	8000b58 <__aeabi_dcmpgt>
 8009f8a:	b9d0      	cbnz	r0, 8009fc2 <_dtoa_r+0x6c2>
 8009f8c:	4642      	mov	r2, r8
 8009f8e:	464b      	mov	r3, r9
 8009f90:	4630      	mov	r0, r6
 8009f92:	4639      	mov	r1, r7
 8009f94:	f7f6 fdb8 	bl	8000b08 <__aeabi_dcmpeq>
 8009f98:	b110      	cbz	r0, 8009fa0 <_dtoa_r+0x6a0>
 8009f9a:	f01a 0f01 	tst.w	sl, #1
 8009f9e:	d110      	bne.n	8009fc2 <_dtoa_r+0x6c2>
 8009fa0:	4620      	mov	r0, r4
 8009fa2:	ee18 1a10 	vmov	r1, s16
 8009fa6:	f7fe fe47 	bl	8008c38 <_Bfree>
 8009faa:	2300      	movs	r3, #0
 8009fac:	9800      	ldr	r0, [sp, #0]
 8009fae:	702b      	strb	r3, [r5, #0]
 8009fb0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009fb2:	3001      	adds	r0, #1
 8009fb4:	6018      	str	r0, [r3, #0]
 8009fb6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	f43f acf1 	beq.w	80099a0 <_dtoa_r+0xa0>
 8009fbe:	601d      	str	r5, [r3, #0]
 8009fc0:	e4ee      	b.n	80099a0 <_dtoa_r+0xa0>
 8009fc2:	9f00      	ldr	r7, [sp, #0]
 8009fc4:	462b      	mov	r3, r5
 8009fc6:	461d      	mov	r5, r3
 8009fc8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009fcc:	2a39      	cmp	r2, #57	; 0x39
 8009fce:	d106      	bne.n	8009fde <_dtoa_r+0x6de>
 8009fd0:	9a01      	ldr	r2, [sp, #4]
 8009fd2:	429a      	cmp	r2, r3
 8009fd4:	d1f7      	bne.n	8009fc6 <_dtoa_r+0x6c6>
 8009fd6:	9901      	ldr	r1, [sp, #4]
 8009fd8:	2230      	movs	r2, #48	; 0x30
 8009fda:	3701      	adds	r7, #1
 8009fdc:	700a      	strb	r2, [r1, #0]
 8009fde:	781a      	ldrb	r2, [r3, #0]
 8009fe0:	3201      	adds	r2, #1
 8009fe2:	701a      	strb	r2, [r3, #0]
 8009fe4:	e790      	b.n	8009f08 <_dtoa_r+0x608>
 8009fe6:	4ba6      	ldr	r3, [pc, #664]	; (800a280 <_dtoa_r+0x980>)
 8009fe8:	2200      	movs	r2, #0
 8009fea:	f7f6 fb25 	bl	8000638 <__aeabi_dmul>
 8009fee:	2200      	movs	r2, #0
 8009ff0:	2300      	movs	r3, #0
 8009ff2:	4606      	mov	r6, r0
 8009ff4:	460f      	mov	r7, r1
 8009ff6:	f7f6 fd87 	bl	8000b08 <__aeabi_dcmpeq>
 8009ffa:	2800      	cmp	r0, #0
 8009ffc:	d09d      	beq.n	8009f3a <_dtoa_r+0x63a>
 8009ffe:	e7cf      	b.n	8009fa0 <_dtoa_r+0x6a0>
 800a000:	9a08      	ldr	r2, [sp, #32]
 800a002:	2a00      	cmp	r2, #0
 800a004:	f000 80d7 	beq.w	800a1b6 <_dtoa_r+0x8b6>
 800a008:	9a06      	ldr	r2, [sp, #24]
 800a00a:	2a01      	cmp	r2, #1
 800a00c:	f300 80ba 	bgt.w	800a184 <_dtoa_r+0x884>
 800a010:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a012:	2a00      	cmp	r2, #0
 800a014:	f000 80b2 	beq.w	800a17c <_dtoa_r+0x87c>
 800a018:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a01c:	9e07      	ldr	r6, [sp, #28]
 800a01e:	9d04      	ldr	r5, [sp, #16]
 800a020:	9a04      	ldr	r2, [sp, #16]
 800a022:	441a      	add	r2, r3
 800a024:	9204      	str	r2, [sp, #16]
 800a026:	9a05      	ldr	r2, [sp, #20]
 800a028:	2101      	movs	r1, #1
 800a02a:	441a      	add	r2, r3
 800a02c:	4620      	mov	r0, r4
 800a02e:	9205      	str	r2, [sp, #20]
 800a030:	f7fe feba 	bl	8008da8 <__i2b>
 800a034:	4607      	mov	r7, r0
 800a036:	2d00      	cmp	r5, #0
 800a038:	dd0c      	ble.n	800a054 <_dtoa_r+0x754>
 800a03a:	9b05      	ldr	r3, [sp, #20]
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	dd09      	ble.n	800a054 <_dtoa_r+0x754>
 800a040:	42ab      	cmp	r3, r5
 800a042:	9a04      	ldr	r2, [sp, #16]
 800a044:	bfa8      	it	ge
 800a046:	462b      	movge	r3, r5
 800a048:	1ad2      	subs	r2, r2, r3
 800a04a:	9204      	str	r2, [sp, #16]
 800a04c:	9a05      	ldr	r2, [sp, #20]
 800a04e:	1aed      	subs	r5, r5, r3
 800a050:	1ad3      	subs	r3, r2, r3
 800a052:	9305      	str	r3, [sp, #20]
 800a054:	9b07      	ldr	r3, [sp, #28]
 800a056:	b31b      	cbz	r3, 800a0a0 <_dtoa_r+0x7a0>
 800a058:	9b08      	ldr	r3, [sp, #32]
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	f000 80af 	beq.w	800a1be <_dtoa_r+0x8be>
 800a060:	2e00      	cmp	r6, #0
 800a062:	dd13      	ble.n	800a08c <_dtoa_r+0x78c>
 800a064:	4639      	mov	r1, r7
 800a066:	4632      	mov	r2, r6
 800a068:	4620      	mov	r0, r4
 800a06a:	f7fe ff5d 	bl	8008f28 <__pow5mult>
 800a06e:	ee18 2a10 	vmov	r2, s16
 800a072:	4601      	mov	r1, r0
 800a074:	4607      	mov	r7, r0
 800a076:	4620      	mov	r0, r4
 800a078:	f7fe feac 	bl	8008dd4 <__multiply>
 800a07c:	ee18 1a10 	vmov	r1, s16
 800a080:	4680      	mov	r8, r0
 800a082:	4620      	mov	r0, r4
 800a084:	f7fe fdd8 	bl	8008c38 <_Bfree>
 800a088:	ee08 8a10 	vmov	s16, r8
 800a08c:	9b07      	ldr	r3, [sp, #28]
 800a08e:	1b9a      	subs	r2, r3, r6
 800a090:	d006      	beq.n	800a0a0 <_dtoa_r+0x7a0>
 800a092:	ee18 1a10 	vmov	r1, s16
 800a096:	4620      	mov	r0, r4
 800a098:	f7fe ff46 	bl	8008f28 <__pow5mult>
 800a09c:	ee08 0a10 	vmov	s16, r0
 800a0a0:	2101      	movs	r1, #1
 800a0a2:	4620      	mov	r0, r4
 800a0a4:	f7fe fe80 	bl	8008da8 <__i2b>
 800a0a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	4606      	mov	r6, r0
 800a0ae:	f340 8088 	ble.w	800a1c2 <_dtoa_r+0x8c2>
 800a0b2:	461a      	mov	r2, r3
 800a0b4:	4601      	mov	r1, r0
 800a0b6:	4620      	mov	r0, r4
 800a0b8:	f7fe ff36 	bl	8008f28 <__pow5mult>
 800a0bc:	9b06      	ldr	r3, [sp, #24]
 800a0be:	2b01      	cmp	r3, #1
 800a0c0:	4606      	mov	r6, r0
 800a0c2:	f340 8081 	ble.w	800a1c8 <_dtoa_r+0x8c8>
 800a0c6:	f04f 0800 	mov.w	r8, #0
 800a0ca:	6933      	ldr	r3, [r6, #16]
 800a0cc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a0d0:	6918      	ldr	r0, [r3, #16]
 800a0d2:	f7fe fe19 	bl	8008d08 <__hi0bits>
 800a0d6:	f1c0 0020 	rsb	r0, r0, #32
 800a0da:	9b05      	ldr	r3, [sp, #20]
 800a0dc:	4418      	add	r0, r3
 800a0de:	f010 001f 	ands.w	r0, r0, #31
 800a0e2:	f000 8092 	beq.w	800a20a <_dtoa_r+0x90a>
 800a0e6:	f1c0 0320 	rsb	r3, r0, #32
 800a0ea:	2b04      	cmp	r3, #4
 800a0ec:	f340 808a 	ble.w	800a204 <_dtoa_r+0x904>
 800a0f0:	f1c0 001c 	rsb	r0, r0, #28
 800a0f4:	9b04      	ldr	r3, [sp, #16]
 800a0f6:	4403      	add	r3, r0
 800a0f8:	9304      	str	r3, [sp, #16]
 800a0fa:	9b05      	ldr	r3, [sp, #20]
 800a0fc:	4403      	add	r3, r0
 800a0fe:	4405      	add	r5, r0
 800a100:	9305      	str	r3, [sp, #20]
 800a102:	9b04      	ldr	r3, [sp, #16]
 800a104:	2b00      	cmp	r3, #0
 800a106:	dd07      	ble.n	800a118 <_dtoa_r+0x818>
 800a108:	ee18 1a10 	vmov	r1, s16
 800a10c:	461a      	mov	r2, r3
 800a10e:	4620      	mov	r0, r4
 800a110:	f7fe ff64 	bl	8008fdc <__lshift>
 800a114:	ee08 0a10 	vmov	s16, r0
 800a118:	9b05      	ldr	r3, [sp, #20]
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	dd05      	ble.n	800a12a <_dtoa_r+0x82a>
 800a11e:	4631      	mov	r1, r6
 800a120:	461a      	mov	r2, r3
 800a122:	4620      	mov	r0, r4
 800a124:	f7fe ff5a 	bl	8008fdc <__lshift>
 800a128:	4606      	mov	r6, r0
 800a12a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d06e      	beq.n	800a20e <_dtoa_r+0x90e>
 800a130:	ee18 0a10 	vmov	r0, s16
 800a134:	4631      	mov	r1, r6
 800a136:	f7fe ffc1 	bl	80090bc <__mcmp>
 800a13a:	2800      	cmp	r0, #0
 800a13c:	da67      	bge.n	800a20e <_dtoa_r+0x90e>
 800a13e:	9b00      	ldr	r3, [sp, #0]
 800a140:	3b01      	subs	r3, #1
 800a142:	ee18 1a10 	vmov	r1, s16
 800a146:	9300      	str	r3, [sp, #0]
 800a148:	220a      	movs	r2, #10
 800a14a:	2300      	movs	r3, #0
 800a14c:	4620      	mov	r0, r4
 800a14e:	f7fe fd95 	bl	8008c7c <__multadd>
 800a152:	9b08      	ldr	r3, [sp, #32]
 800a154:	ee08 0a10 	vmov	s16, r0
 800a158:	2b00      	cmp	r3, #0
 800a15a:	f000 81b1 	beq.w	800a4c0 <_dtoa_r+0xbc0>
 800a15e:	2300      	movs	r3, #0
 800a160:	4639      	mov	r1, r7
 800a162:	220a      	movs	r2, #10
 800a164:	4620      	mov	r0, r4
 800a166:	f7fe fd89 	bl	8008c7c <__multadd>
 800a16a:	9b02      	ldr	r3, [sp, #8]
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	4607      	mov	r7, r0
 800a170:	f300 808e 	bgt.w	800a290 <_dtoa_r+0x990>
 800a174:	9b06      	ldr	r3, [sp, #24]
 800a176:	2b02      	cmp	r3, #2
 800a178:	dc51      	bgt.n	800a21e <_dtoa_r+0x91e>
 800a17a:	e089      	b.n	800a290 <_dtoa_r+0x990>
 800a17c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a17e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a182:	e74b      	b.n	800a01c <_dtoa_r+0x71c>
 800a184:	9b03      	ldr	r3, [sp, #12]
 800a186:	1e5e      	subs	r6, r3, #1
 800a188:	9b07      	ldr	r3, [sp, #28]
 800a18a:	42b3      	cmp	r3, r6
 800a18c:	bfbf      	itttt	lt
 800a18e:	9b07      	ldrlt	r3, [sp, #28]
 800a190:	9607      	strlt	r6, [sp, #28]
 800a192:	1af2      	sublt	r2, r6, r3
 800a194:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800a196:	bfb6      	itet	lt
 800a198:	189b      	addlt	r3, r3, r2
 800a19a:	1b9e      	subge	r6, r3, r6
 800a19c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800a19e:	9b03      	ldr	r3, [sp, #12]
 800a1a0:	bfb8      	it	lt
 800a1a2:	2600      	movlt	r6, #0
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	bfb7      	itett	lt
 800a1a8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800a1ac:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800a1b0:	1a9d      	sublt	r5, r3, r2
 800a1b2:	2300      	movlt	r3, #0
 800a1b4:	e734      	b.n	800a020 <_dtoa_r+0x720>
 800a1b6:	9e07      	ldr	r6, [sp, #28]
 800a1b8:	9d04      	ldr	r5, [sp, #16]
 800a1ba:	9f08      	ldr	r7, [sp, #32]
 800a1bc:	e73b      	b.n	800a036 <_dtoa_r+0x736>
 800a1be:	9a07      	ldr	r2, [sp, #28]
 800a1c0:	e767      	b.n	800a092 <_dtoa_r+0x792>
 800a1c2:	9b06      	ldr	r3, [sp, #24]
 800a1c4:	2b01      	cmp	r3, #1
 800a1c6:	dc18      	bgt.n	800a1fa <_dtoa_r+0x8fa>
 800a1c8:	f1ba 0f00 	cmp.w	sl, #0
 800a1cc:	d115      	bne.n	800a1fa <_dtoa_r+0x8fa>
 800a1ce:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a1d2:	b993      	cbnz	r3, 800a1fa <_dtoa_r+0x8fa>
 800a1d4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a1d8:	0d1b      	lsrs	r3, r3, #20
 800a1da:	051b      	lsls	r3, r3, #20
 800a1dc:	b183      	cbz	r3, 800a200 <_dtoa_r+0x900>
 800a1de:	9b04      	ldr	r3, [sp, #16]
 800a1e0:	3301      	adds	r3, #1
 800a1e2:	9304      	str	r3, [sp, #16]
 800a1e4:	9b05      	ldr	r3, [sp, #20]
 800a1e6:	3301      	adds	r3, #1
 800a1e8:	9305      	str	r3, [sp, #20]
 800a1ea:	f04f 0801 	mov.w	r8, #1
 800a1ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	f47f af6a 	bne.w	800a0ca <_dtoa_r+0x7ca>
 800a1f6:	2001      	movs	r0, #1
 800a1f8:	e76f      	b.n	800a0da <_dtoa_r+0x7da>
 800a1fa:	f04f 0800 	mov.w	r8, #0
 800a1fe:	e7f6      	b.n	800a1ee <_dtoa_r+0x8ee>
 800a200:	4698      	mov	r8, r3
 800a202:	e7f4      	b.n	800a1ee <_dtoa_r+0x8ee>
 800a204:	f43f af7d 	beq.w	800a102 <_dtoa_r+0x802>
 800a208:	4618      	mov	r0, r3
 800a20a:	301c      	adds	r0, #28
 800a20c:	e772      	b.n	800a0f4 <_dtoa_r+0x7f4>
 800a20e:	9b03      	ldr	r3, [sp, #12]
 800a210:	2b00      	cmp	r3, #0
 800a212:	dc37      	bgt.n	800a284 <_dtoa_r+0x984>
 800a214:	9b06      	ldr	r3, [sp, #24]
 800a216:	2b02      	cmp	r3, #2
 800a218:	dd34      	ble.n	800a284 <_dtoa_r+0x984>
 800a21a:	9b03      	ldr	r3, [sp, #12]
 800a21c:	9302      	str	r3, [sp, #8]
 800a21e:	9b02      	ldr	r3, [sp, #8]
 800a220:	b96b      	cbnz	r3, 800a23e <_dtoa_r+0x93e>
 800a222:	4631      	mov	r1, r6
 800a224:	2205      	movs	r2, #5
 800a226:	4620      	mov	r0, r4
 800a228:	f7fe fd28 	bl	8008c7c <__multadd>
 800a22c:	4601      	mov	r1, r0
 800a22e:	4606      	mov	r6, r0
 800a230:	ee18 0a10 	vmov	r0, s16
 800a234:	f7fe ff42 	bl	80090bc <__mcmp>
 800a238:	2800      	cmp	r0, #0
 800a23a:	f73f adbb 	bgt.w	8009db4 <_dtoa_r+0x4b4>
 800a23e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a240:	9d01      	ldr	r5, [sp, #4]
 800a242:	43db      	mvns	r3, r3
 800a244:	9300      	str	r3, [sp, #0]
 800a246:	f04f 0800 	mov.w	r8, #0
 800a24a:	4631      	mov	r1, r6
 800a24c:	4620      	mov	r0, r4
 800a24e:	f7fe fcf3 	bl	8008c38 <_Bfree>
 800a252:	2f00      	cmp	r7, #0
 800a254:	f43f aea4 	beq.w	8009fa0 <_dtoa_r+0x6a0>
 800a258:	f1b8 0f00 	cmp.w	r8, #0
 800a25c:	d005      	beq.n	800a26a <_dtoa_r+0x96a>
 800a25e:	45b8      	cmp	r8, r7
 800a260:	d003      	beq.n	800a26a <_dtoa_r+0x96a>
 800a262:	4641      	mov	r1, r8
 800a264:	4620      	mov	r0, r4
 800a266:	f7fe fce7 	bl	8008c38 <_Bfree>
 800a26a:	4639      	mov	r1, r7
 800a26c:	4620      	mov	r0, r4
 800a26e:	f7fe fce3 	bl	8008c38 <_Bfree>
 800a272:	e695      	b.n	8009fa0 <_dtoa_r+0x6a0>
 800a274:	2600      	movs	r6, #0
 800a276:	4637      	mov	r7, r6
 800a278:	e7e1      	b.n	800a23e <_dtoa_r+0x93e>
 800a27a:	9700      	str	r7, [sp, #0]
 800a27c:	4637      	mov	r7, r6
 800a27e:	e599      	b.n	8009db4 <_dtoa_r+0x4b4>
 800a280:	40240000 	.word	0x40240000
 800a284:	9b08      	ldr	r3, [sp, #32]
 800a286:	2b00      	cmp	r3, #0
 800a288:	f000 80ca 	beq.w	800a420 <_dtoa_r+0xb20>
 800a28c:	9b03      	ldr	r3, [sp, #12]
 800a28e:	9302      	str	r3, [sp, #8]
 800a290:	2d00      	cmp	r5, #0
 800a292:	dd05      	ble.n	800a2a0 <_dtoa_r+0x9a0>
 800a294:	4639      	mov	r1, r7
 800a296:	462a      	mov	r2, r5
 800a298:	4620      	mov	r0, r4
 800a29a:	f7fe fe9f 	bl	8008fdc <__lshift>
 800a29e:	4607      	mov	r7, r0
 800a2a0:	f1b8 0f00 	cmp.w	r8, #0
 800a2a4:	d05b      	beq.n	800a35e <_dtoa_r+0xa5e>
 800a2a6:	6879      	ldr	r1, [r7, #4]
 800a2a8:	4620      	mov	r0, r4
 800a2aa:	f7fe fc85 	bl	8008bb8 <_Balloc>
 800a2ae:	4605      	mov	r5, r0
 800a2b0:	b928      	cbnz	r0, 800a2be <_dtoa_r+0x9be>
 800a2b2:	4b87      	ldr	r3, [pc, #540]	; (800a4d0 <_dtoa_r+0xbd0>)
 800a2b4:	4602      	mov	r2, r0
 800a2b6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a2ba:	f7ff bb3b 	b.w	8009934 <_dtoa_r+0x34>
 800a2be:	693a      	ldr	r2, [r7, #16]
 800a2c0:	3202      	adds	r2, #2
 800a2c2:	0092      	lsls	r2, r2, #2
 800a2c4:	f107 010c 	add.w	r1, r7, #12
 800a2c8:	300c      	adds	r0, #12
 800a2ca:	f7fe fb19 	bl	8008900 <memcpy>
 800a2ce:	2201      	movs	r2, #1
 800a2d0:	4629      	mov	r1, r5
 800a2d2:	4620      	mov	r0, r4
 800a2d4:	f7fe fe82 	bl	8008fdc <__lshift>
 800a2d8:	9b01      	ldr	r3, [sp, #4]
 800a2da:	f103 0901 	add.w	r9, r3, #1
 800a2de:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800a2e2:	4413      	add	r3, r2
 800a2e4:	9305      	str	r3, [sp, #20]
 800a2e6:	f00a 0301 	and.w	r3, sl, #1
 800a2ea:	46b8      	mov	r8, r7
 800a2ec:	9304      	str	r3, [sp, #16]
 800a2ee:	4607      	mov	r7, r0
 800a2f0:	4631      	mov	r1, r6
 800a2f2:	ee18 0a10 	vmov	r0, s16
 800a2f6:	f7ff fa75 	bl	80097e4 <quorem>
 800a2fa:	4641      	mov	r1, r8
 800a2fc:	9002      	str	r0, [sp, #8]
 800a2fe:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a302:	ee18 0a10 	vmov	r0, s16
 800a306:	f7fe fed9 	bl	80090bc <__mcmp>
 800a30a:	463a      	mov	r2, r7
 800a30c:	9003      	str	r0, [sp, #12]
 800a30e:	4631      	mov	r1, r6
 800a310:	4620      	mov	r0, r4
 800a312:	f7fe feef 	bl	80090f4 <__mdiff>
 800a316:	68c2      	ldr	r2, [r0, #12]
 800a318:	f109 3bff 	add.w	fp, r9, #4294967295
 800a31c:	4605      	mov	r5, r0
 800a31e:	bb02      	cbnz	r2, 800a362 <_dtoa_r+0xa62>
 800a320:	4601      	mov	r1, r0
 800a322:	ee18 0a10 	vmov	r0, s16
 800a326:	f7fe fec9 	bl	80090bc <__mcmp>
 800a32a:	4602      	mov	r2, r0
 800a32c:	4629      	mov	r1, r5
 800a32e:	4620      	mov	r0, r4
 800a330:	9207      	str	r2, [sp, #28]
 800a332:	f7fe fc81 	bl	8008c38 <_Bfree>
 800a336:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800a33a:	ea43 0102 	orr.w	r1, r3, r2
 800a33e:	9b04      	ldr	r3, [sp, #16]
 800a340:	430b      	orrs	r3, r1
 800a342:	464d      	mov	r5, r9
 800a344:	d10f      	bne.n	800a366 <_dtoa_r+0xa66>
 800a346:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a34a:	d02a      	beq.n	800a3a2 <_dtoa_r+0xaa2>
 800a34c:	9b03      	ldr	r3, [sp, #12]
 800a34e:	2b00      	cmp	r3, #0
 800a350:	dd02      	ble.n	800a358 <_dtoa_r+0xa58>
 800a352:	9b02      	ldr	r3, [sp, #8]
 800a354:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800a358:	f88b a000 	strb.w	sl, [fp]
 800a35c:	e775      	b.n	800a24a <_dtoa_r+0x94a>
 800a35e:	4638      	mov	r0, r7
 800a360:	e7ba      	b.n	800a2d8 <_dtoa_r+0x9d8>
 800a362:	2201      	movs	r2, #1
 800a364:	e7e2      	b.n	800a32c <_dtoa_r+0xa2c>
 800a366:	9b03      	ldr	r3, [sp, #12]
 800a368:	2b00      	cmp	r3, #0
 800a36a:	db04      	blt.n	800a376 <_dtoa_r+0xa76>
 800a36c:	9906      	ldr	r1, [sp, #24]
 800a36e:	430b      	orrs	r3, r1
 800a370:	9904      	ldr	r1, [sp, #16]
 800a372:	430b      	orrs	r3, r1
 800a374:	d122      	bne.n	800a3bc <_dtoa_r+0xabc>
 800a376:	2a00      	cmp	r2, #0
 800a378:	ddee      	ble.n	800a358 <_dtoa_r+0xa58>
 800a37a:	ee18 1a10 	vmov	r1, s16
 800a37e:	2201      	movs	r2, #1
 800a380:	4620      	mov	r0, r4
 800a382:	f7fe fe2b 	bl	8008fdc <__lshift>
 800a386:	4631      	mov	r1, r6
 800a388:	ee08 0a10 	vmov	s16, r0
 800a38c:	f7fe fe96 	bl	80090bc <__mcmp>
 800a390:	2800      	cmp	r0, #0
 800a392:	dc03      	bgt.n	800a39c <_dtoa_r+0xa9c>
 800a394:	d1e0      	bne.n	800a358 <_dtoa_r+0xa58>
 800a396:	f01a 0f01 	tst.w	sl, #1
 800a39a:	d0dd      	beq.n	800a358 <_dtoa_r+0xa58>
 800a39c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a3a0:	d1d7      	bne.n	800a352 <_dtoa_r+0xa52>
 800a3a2:	2339      	movs	r3, #57	; 0x39
 800a3a4:	f88b 3000 	strb.w	r3, [fp]
 800a3a8:	462b      	mov	r3, r5
 800a3aa:	461d      	mov	r5, r3
 800a3ac:	3b01      	subs	r3, #1
 800a3ae:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a3b2:	2a39      	cmp	r2, #57	; 0x39
 800a3b4:	d071      	beq.n	800a49a <_dtoa_r+0xb9a>
 800a3b6:	3201      	adds	r2, #1
 800a3b8:	701a      	strb	r2, [r3, #0]
 800a3ba:	e746      	b.n	800a24a <_dtoa_r+0x94a>
 800a3bc:	2a00      	cmp	r2, #0
 800a3be:	dd07      	ble.n	800a3d0 <_dtoa_r+0xad0>
 800a3c0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a3c4:	d0ed      	beq.n	800a3a2 <_dtoa_r+0xaa2>
 800a3c6:	f10a 0301 	add.w	r3, sl, #1
 800a3ca:	f88b 3000 	strb.w	r3, [fp]
 800a3ce:	e73c      	b.n	800a24a <_dtoa_r+0x94a>
 800a3d0:	9b05      	ldr	r3, [sp, #20]
 800a3d2:	f809 ac01 	strb.w	sl, [r9, #-1]
 800a3d6:	4599      	cmp	r9, r3
 800a3d8:	d047      	beq.n	800a46a <_dtoa_r+0xb6a>
 800a3da:	ee18 1a10 	vmov	r1, s16
 800a3de:	2300      	movs	r3, #0
 800a3e0:	220a      	movs	r2, #10
 800a3e2:	4620      	mov	r0, r4
 800a3e4:	f7fe fc4a 	bl	8008c7c <__multadd>
 800a3e8:	45b8      	cmp	r8, r7
 800a3ea:	ee08 0a10 	vmov	s16, r0
 800a3ee:	f04f 0300 	mov.w	r3, #0
 800a3f2:	f04f 020a 	mov.w	r2, #10
 800a3f6:	4641      	mov	r1, r8
 800a3f8:	4620      	mov	r0, r4
 800a3fa:	d106      	bne.n	800a40a <_dtoa_r+0xb0a>
 800a3fc:	f7fe fc3e 	bl	8008c7c <__multadd>
 800a400:	4680      	mov	r8, r0
 800a402:	4607      	mov	r7, r0
 800a404:	f109 0901 	add.w	r9, r9, #1
 800a408:	e772      	b.n	800a2f0 <_dtoa_r+0x9f0>
 800a40a:	f7fe fc37 	bl	8008c7c <__multadd>
 800a40e:	4639      	mov	r1, r7
 800a410:	4680      	mov	r8, r0
 800a412:	2300      	movs	r3, #0
 800a414:	220a      	movs	r2, #10
 800a416:	4620      	mov	r0, r4
 800a418:	f7fe fc30 	bl	8008c7c <__multadd>
 800a41c:	4607      	mov	r7, r0
 800a41e:	e7f1      	b.n	800a404 <_dtoa_r+0xb04>
 800a420:	9b03      	ldr	r3, [sp, #12]
 800a422:	9302      	str	r3, [sp, #8]
 800a424:	9d01      	ldr	r5, [sp, #4]
 800a426:	ee18 0a10 	vmov	r0, s16
 800a42a:	4631      	mov	r1, r6
 800a42c:	f7ff f9da 	bl	80097e4 <quorem>
 800a430:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a434:	9b01      	ldr	r3, [sp, #4]
 800a436:	f805 ab01 	strb.w	sl, [r5], #1
 800a43a:	1aea      	subs	r2, r5, r3
 800a43c:	9b02      	ldr	r3, [sp, #8]
 800a43e:	4293      	cmp	r3, r2
 800a440:	dd09      	ble.n	800a456 <_dtoa_r+0xb56>
 800a442:	ee18 1a10 	vmov	r1, s16
 800a446:	2300      	movs	r3, #0
 800a448:	220a      	movs	r2, #10
 800a44a:	4620      	mov	r0, r4
 800a44c:	f7fe fc16 	bl	8008c7c <__multadd>
 800a450:	ee08 0a10 	vmov	s16, r0
 800a454:	e7e7      	b.n	800a426 <_dtoa_r+0xb26>
 800a456:	9b02      	ldr	r3, [sp, #8]
 800a458:	2b00      	cmp	r3, #0
 800a45a:	bfc8      	it	gt
 800a45c:	461d      	movgt	r5, r3
 800a45e:	9b01      	ldr	r3, [sp, #4]
 800a460:	bfd8      	it	le
 800a462:	2501      	movle	r5, #1
 800a464:	441d      	add	r5, r3
 800a466:	f04f 0800 	mov.w	r8, #0
 800a46a:	ee18 1a10 	vmov	r1, s16
 800a46e:	2201      	movs	r2, #1
 800a470:	4620      	mov	r0, r4
 800a472:	f7fe fdb3 	bl	8008fdc <__lshift>
 800a476:	4631      	mov	r1, r6
 800a478:	ee08 0a10 	vmov	s16, r0
 800a47c:	f7fe fe1e 	bl	80090bc <__mcmp>
 800a480:	2800      	cmp	r0, #0
 800a482:	dc91      	bgt.n	800a3a8 <_dtoa_r+0xaa8>
 800a484:	d102      	bne.n	800a48c <_dtoa_r+0xb8c>
 800a486:	f01a 0f01 	tst.w	sl, #1
 800a48a:	d18d      	bne.n	800a3a8 <_dtoa_r+0xaa8>
 800a48c:	462b      	mov	r3, r5
 800a48e:	461d      	mov	r5, r3
 800a490:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a494:	2a30      	cmp	r2, #48	; 0x30
 800a496:	d0fa      	beq.n	800a48e <_dtoa_r+0xb8e>
 800a498:	e6d7      	b.n	800a24a <_dtoa_r+0x94a>
 800a49a:	9a01      	ldr	r2, [sp, #4]
 800a49c:	429a      	cmp	r2, r3
 800a49e:	d184      	bne.n	800a3aa <_dtoa_r+0xaaa>
 800a4a0:	9b00      	ldr	r3, [sp, #0]
 800a4a2:	3301      	adds	r3, #1
 800a4a4:	9300      	str	r3, [sp, #0]
 800a4a6:	2331      	movs	r3, #49	; 0x31
 800a4a8:	7013      	strb	r3, [r2, #0]
 800a4aa:	e6ce      	b.n	800a24a <_dtoa_r+0x94a>
 800a4ac:	4b09      	ldr	r3, [pc, #36]	; (800a4d4 <_dtoa_r+0xbd4>)
 800a4ae:	f7ff ba95 	b.w	80099dc <_dtoa_r+0xdc>
 800a4b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	f47f aa6e 	bne.w	8009996 <_dtoa_r+0x96>
 800a4ba:	4b07      	ldr	r3, [pc, #28]	; (800a4d8 <_dtoa_r+0xbd8>)
 800a4bc:	f7ff ba8e 	b.w	80099dc <_dtoa_r+0xdc>
 800a4c0:	9b02      	ldr	r3, [sp, #8]
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	dcae      	bgt.n	800a424 <_dtoa_r+0xb24>
 800a4c6:	9b06      	ldr	r3, [sp, #24]
 800a4c8:	2b02      	cmp	r3, #2
 800a4ca:	f73f aea8 	bgt.w	800a21e <_dtoa_r+0x91e>
 800a4ce:	e7a9      	b.n	800a424 <_dtoa_r+0xb24>
 800a4d0:	0800b933 	.word	0x0800b933
 800a4d4:	0800baaf 	.word	0x0800baaf
 800a4d8:	0800baa2 	.word	0x0800baa2

0800a4dc <fiprintf>:
 800a4dc:	b40e      	push	{r1, r2, r3}
 800a4de:	b503      	push	{r0, r1, lr}
 800a4e0:	4601      	mov	r1, r0
 800a4e2:	ab03      	add	r3, sp, #12
 800a4e4:	4805      	ldr	r0, [pc, #20]	; (800a4fc <fiprintf+0x20>)
 800a4e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a4ea:	6800      	ldr	r0, [r0, #0]
 800a4ec:	9301      	str	r3, [sp, #4]
 800a4ee:	f000 f891 	bl	800a614 <_vfiprintf_r>
 800a4f2:	b002      	add	sp, #8
 800a4f4:	f85d eb04 	ldr.w	lr, [sp], #4
 800a4f8:	b003      	add	sp, #12
 800a4fa:	4770      	bx	lr
 800a4fc:	20000018 	.word	0x20000018

0800a500 <malloc>:
 800a500:	4b02      	ldr	r3, [pc, #8]	; (800a50c <malloc+0xc>)
 800a502:	4601      	mov	r1, r0
 800a504:	6818      	ldr	r0, [r3, #0]
 800a506:	f7fe bf2f 	b.w	8009368 <_malloc_r>
 800a50a:	bf00      	nop
 800a50c:	20000018 	.word	0x20000018

0800a510 <__malloc_lock>:
 800a510:	4801      	ldr	r0, [pc, #4]	; (800a518 <__malloc_lock+0x8>)
 800a512:	f000 bc2f 	b.w	800ad74 <__retarget_lock_acquire_recursive>
 800a516:	bf00      	nop
 800a518:	20000824 	.word	0x20000824

0800a51c <__malloc_unlock>:
 800a51c:	4801      	ldr	r0, [pc, #4]	; (800a524 <__malloc_unlock+0x8>)
 800a51e:	f000 bc2a 	b.w	800ad76 <__retarget_lock_release_recursive>
 800a522:	bf00      	nop
 800a524:	20000824 	.word	0x20000824

0800a528 <_free_r>:
 800a528:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a52a:	2900      	cmp	r1, #0
 800a52c:	d044      	beq.n	800a5b8 <_free_r+0x90>
 800a52e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a532:	9001      	str	r0, [sp, #4]
 800a534:	2b00      	cmp	r3, #0
 800a536:	f1a1 0404 	sub.w	r4, r1, #4
 800a53a:	bfb8      	it	lt
 800a53c:	18e4      	addlt	r4, r4, r3
 800a53e:	f7ff ffe7 	bl	800a510 <__malloc_lock>
 800a542:	4a1e      	ldr	r2, [pc, #120]	; (800a5bc <_free_r+0x94>)
 800a544:	9801      	ldr	r0, [sp, #4]
 800a546:	6813      	ldr	r3, [r2, #0]
 800a548:	b933      	cbnz	r3, 800a558 <_free_r+0x30>
 800a54a:	6063      	str	r3, [r4, #4]
 800a54c:	6014      	str	r4, [r2, #0]
 800a54e:	b003      	add	sp, #12
 800a550:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a554:	f7ff bfe2 	b.w	800a51c <__malloc_unlock>
 800a558:	42a3      	cmp	r3, r4
 800a55a:	d908      	bls.n	800a56e <_free_r+0x46>
 800a55c:	6825      	ldr	r5, [r4, #0]
 800a55e:	1961      	adds	r1, r4, r5
 800a560:	428b      	cmp	r3, r1
 800a562:	bf01      	itttt	eq
 800a564:	6819      	ldreq	r1, [r3, #0]
 800a566:	685b      	ldreq	r3, [r3, #4]
 800a568:	1949      	addeq	r1, r1, r5
 800a56a:	6021      	streq	r1, [r4, #0]
 800a56c:	e7ed      	b.n	800a54a <_free_r+0x22>
 800a56e:	461a      	mov	r2, r3
 800a570:	685b      	ldr	r3, [r3, #4]
 800a572:	b10b      	cbz	r3, 800a578 <_free_r+0x50>
 800a574:	42a3      	cmp	r3, r4
 800a576:	d9fa      	bls.n	800a56e <_free_r+0x46>
 800a578:	6811      	ldr	r1, [r2, #0]
 800a57a:	1855      	adds	r5, r2, r1
 800a57c:	42a5      	cmp	r5, r4
 800a57e:	d10b      	bne.n	800a598 <_free_r+0x70>
 800a580:	6824      	ldr	r4, [r4, #0]
 800a582:	4421      	add	r1, r4
 800a584:	1854      	adds	r4, r2, r1
 800a586:	42a3      	cmp	r3, r4
 800a588:	6011      	str	r1, [r2, #0]
 800a58a:	d1e0      	bne.n	800a54e <_free_r+0x26>
 800a58c:	681c      	ldr	r4, [r3, #0]
 800a58e:	685b      	ldr	r3, [r3, #4]
 800a590:	6053      	str	r3, [r2, #4]
 800a592:	4421      	add	r1, r4
 800a594:	6011      	str	r1, [r2, #0]
 800a596:	e7da      	b.n	800a54e <_free_r+0x26>
 800a598:	d902      	bls.n	800a5a0 <_free_r+0x78>
 800a59a:	230c      	movs	r3, #12
 800a59c:	6003      	str	r3, [r0, #0]
 800a59e:	e7d6      	b.n	800a54e <_free_r+0x26>
 800a5a0:	6825      	ldr	r5, [r4, #0]
 800a5a2:	1961      	adds	r1, r4, r5
 800a5a4:	428b      	cmp	r3, r1
 800a5a6:	bf04      	itt	eq
 800a5a8:	6819      	ldreq	r1, [r3, #0]
 800a5aa:	685b      	ldreq	r3, [r3, #4]
 800a5ac:	6063      	str	r3, [r4, #4]
 800a5ae:	bf04      	itt	eq
 800a5b0:	1949      	addeq	r1, r1, r5
 800a5b2:	6021      	streq	r1, [r4, #0]
 800a5b4:	6054      	str	r4, [r2, #4]
 800a5b6:	e7ca      	b.n	800a54e <_free_r+0x26>
 800a5b8:	b003      	add	sp, #12
 800a5ba:	bd30      	pop	{r4, r5, pc}
 800a5bc:	20000818 	.word	0x20000818

0800a5c0 <__sfputc_r>:
 800a5c0:	6893      	ldr	r3, [r2, #8]
 800a5c2:	3b01      	subs	r3, #1
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	b410      	push	{r4}
 800a5c8:	6093      	str	r3, [r2, #8]
 800a5ca:	da08      	bge.n	800a5de <__sfputc_r+0x1e>
 800a5cc:	6994      	ldr	r4, [r2, #24]
 800a5ce:	42a3      	cmp	r3, r4
 800a5d0:	db01      	blt.n	800a5d6 <__sfputc_r+0x16>
 800a5d2:	290a      	cmp	r1, #10
 800a5d4:	d103      	bne.n	800a5de <__sfputc_r+0x1e>
 800a5d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a5da:	f000 b94b 	b.w	800a874 <__swbuf_r>
 800a5de:	6813      	ldr	r3, [r2, #0]
 800a5e0:	1c58      	adds	r0, r3, #1
 800a5e2:	6010      	str	r0, [r2, #0]
 800a5e4:	7019      	strb	r1, [r3, #0]
 800a5e6:	4608      	mov	r0, r1
 800a5e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a5ec:	4770      	bx	lr

0800a5ee <__sfputs_r>:
 800a5ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5f0:	4606      	mov	r6, r0
 800a5f2:	460f      	mov	r7, r1
 800a5f4:	4614      	mov	r4, r2
 800a5f6:	18d5      	adds	r5, r2, r3
 800a5f8:	42ac      	cmp	r4, r5
 800a5fa:	d101      	bne.n	800a600 <__sfputs_r+0x12>
 800a5fc:	2000      	movs	r0, #0
 800a5fe:	e007      	b.n	800a610 <__sfputs_r+0x22>
 800a600:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a604:	463a      	mov	r2, r7
 800a606:	4630      	mov	r0, r6
 800a608:	f7ff ffda 	bl	800a5c0 <__sfputc_r>
 800a60c:	1c43      	adds	r3, r0, #1
 800a60e:	d1f3      	bne.n	800a5f8 <__sfputs_r+0xa>
 800a610:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a614 <_vfiprintf_r>:
 800a614:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a618:	460d      	mov	r5, r1
 800a61a:	b09d      	sub	sp, #116	; 0x74
 800a61c:	4614      	mov	r4, r2
 800a61e:	4698      	mov	r8, r3
 800a620:	4606      	mov	r6, r0
 800a622:	b118      	cbz	r0, 800a62c <_vfiprintf_r+0x18>
 800a624:	6983      	ldr	r3, [r0, #24]
 800a626:	b90b      	cbnz	r3, 800a62c <_vfiprintf_r+0x18>
 800a628:	f000 fb06 	bl	800ac38 <__sinit>
 800a62c:	4b89      	ldr	r3, [pc, #548]	; (800a854 <_vfiprintf_r+0x240>)
 800a62e:	429d      	cmp	r5, r3
 800a630:	d11b      	bne.n	800a66a <_vfiprintf_r+0x56>
 800a632:	6875      	ldr	r5, [r6, #4]
 800a634:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a636:	07d9      	lsls	r1, r3, #31
 800a638:	d405      	bmi.n	800a646 <_vfiprintf_r+0x32>
 800a63a:	89ab      	ldrh	r3, [r5, #12]
 800a63c:	059a      	lsls	r2, r3, #22
 800a63e:	d402      	bmi.n	800a646 <_vfiprintf_r+0x32>
 800a640:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a642:	f000 fb97 	bl	800ad74 <__retarget_lock_acquire_recursive>
 800a646:	89ab      	ldrh	r3, [r5, #12]
 800a648:	071b      	lsls	r3, r3, #28
 800a64a:	d501      	bpl.n	800a650 <_vfiprintf_r+0x3c>
 800a64c:	692b      	ldr	r3, [r5, #16]
 800a64e:	b9eb      	cbnz	r3, 800a68c <_vfiprintf_r+0x78>
 800a650:	4629      	mov	r1, r5
 800a652:	4630      	mov	r0, r6
 800a654:	f000 f960 	bl	800a918 <__swsetup_r>
 800a658:	b1c0      	cbz	r0, 800a68c <_vfiprintf_r+0x78>
 800a65a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a65c:	07dc      	lsls	r4, r3, #31
 800a65e:	d50e      	bpl.n	800a67e <_vfiprintf_r+0x6a>
 800a660:	f04f 30ff 	mov.w	r0, #4294967295
 800a664:	b01d      	add	sp, #116	; 0x74
 800a666:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a66a:	4b7b      	ldr	r3, [pc, #492]	; (800a858 <_vfiprintf_r+0x244>)
 800a66c:	429d      	cmp	r5, r3
 800a66e:	d101      	bne.n	800a674 <_vfiprintf_r+0x60>
 800a670:	68b5      	ldr	r5, [r6, #8]
 800a672:	e7df      	b.n	800a634 <_vfiprintf_r+0x20>
 800a674:	4b79      	ldr	r3, [pc, #484]	; (800a85c <_vfiprintf_r+0x248>)
 800a676:	429d      	cmp	r5, r3
 800a678:	bf08      	it	eq
 800a67a:	68f5      	ldreq	r5, [r6, #12]
 800a67c:	e7da      	b.n	800a634 <_vfiprintf_r+0x20>
 800a67e:	89ab      	ldrh	r3, [r5, #12]
 800a680:	0598      	lsls	r0, r3, #22
 800a682:	d4ed      	bmi.n	800a660 <_vfiprintf_r+0x4c>
 800a684:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a686:	f000 fb76 	bl	800ad76 <__retarget_lock_release_recursive>
 800a68a:	e7e9      	b.n	800a660 <_vfiprintf_r+0x4c>
 800a68c:	2300      	movs	r3, #0
 800a68e:	9309      	str	r3, [sp, #36]	; 0x24
 800a690:	2320      	movs	r3, #32
 800a692:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a696:	f8cd 800c 	str.w	r8, [sp, #12]
 800a69a:	2330      	movs	r3, #48	; 0x30
 800a69c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a860 <_vfiprintf_r+0x24c>
 800a6a0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a6a4:	f04f 0901 	mov.w	r9, #1
 800a6a8:	4623      	mov	r3, r4
 800a6aa:	469a      	mov	sl, r3
 800a6ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a6b0:	b10a      	cbz	r2, 800a6b6 <_vfiprintf_r+0xa2>
 800a6b2:	2a25      	cmp	r2, #37	; 0x25
 800a6b4:	d1f9      	bne.n	800a6aa <_vfiprintf_r+0x96>
 800a6b6:	ebba 0b04 	subs.w	fp, sl, r4
 800a6ba:	d00b      	beq.n	800a6d4 <_vfiprintf_r+0xc0>
 800a6bc:	465b      	mov	r3, fp
 800a6be:	4622      	mov	r2, r4
 800a6c0:	4629      	mov	r1, r5
 800a6c2:	4630      	mov	r0, r6
 800a6c4:	f7ff ff93 	bl	800a5ee <__sfputs_r>
 800a6c8:	3001      	adds	r0, #1
 800a6ca:	f000 80aa 	beq.w	800a822 <_vfiprintf_r+0x20e>
 800a6ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a6d0:	445a      	add	r2, fp
 800a6d2:	9209      	str	r2, [sp, #36]	; 0x24
 800a6d4:	f89a 3000 	ldrb.w	r3, [sl]
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	f000 80a2 	beq.w	800a822 <_vfiprintf_r+0x20e>
 800a6de:	2300      	movs	r3, #0
 800a6e0:	f04f 32ff 	mov.w	r2, #4294967295
 800a6e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a6e8:	f10a 0a01 	add.w	sl, sl, #1
 800a6ec:	9304      	str	r3, [sp, #16]
 800a6ee:	9307      	str	r3, [sp, #28]
 800a6f0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a6f4:	931a      	str	r3, [sp, #104]	; 0x68
 800a6f6:	4654      	mov	r4, sl
 800a6f8:	2205      	movs	r2, #5
 800a6fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6fe:	4858      	ldr	r0, [pc, #352]	; (800a860 <_vfiprintf_r+0x24c>)
 800a700:	f7f5 fd8e 	bl	8000220 <memchr>
 800a704:	9a04      	ldr	r2, [sp, #16]
 800a706:	b9d8      	cbnz	r0, 800a740 <_vfiprintf_r+0x12c>
 800a708:	06d1      	lsls	r1, r2, #27
 800a70a:	bf44      	itt	mi
 800a70c:	2320      	movmi	r3, #32
 800a70e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a712:	0713      	lsls	r3, r2, #28
 800a714:	bf44      	itt	mi
 800a716:	232b      	movmi	r3, #43	; 0x2b
 800a718:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a71c:	f89a 3000 	ldrb.w	r3, [sl]
 800a720:	2b2a      	cmp	r3, #42	; 0x2a
 800a722:	d015      	beq.n	800a750 <_vfiprintf_r+0x13c>
 800a724:	9a07      	ldr	r2, [sp, #28]
 800a726:	4654      	mov	r4, sl
 800a728:	2000      	movs	r0, #0
 800a72a:	f04f 0c0a 	mov.w	ip, #10
 800a72e:	4621      	mov	r1, r4
 800a730:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a734:	3b30      	subs	r3, #48	; 0x30
 800a736:	2b09      	cmp	r3, #9
 800a738:	d94e      	bls.n	800a7d8 <_vfiprintf_r+0x1c4>
 800a73a:	b1b0      	cbz	r0, 800a76a <_vfiprintf_r+0x156>
 800a73c:	9207      	str	r2, [sp, #28]
 800a73e:	e014      	b.n	800a76a <_vfiprintf_r+0x156>
 800a740:	eba0 0308 	sub.w	r3, r0, r8
 800a744:	fa09 f303 	lsl.w	r3, r9, r3
 800a748:	4313      	orrs	r3, r2
 800a74a:	9304      	str	r3, [sp, #16]
 800a74c:	46a2      	mov	sl, r4
 800a74e:	e7d2      	b.n	800a6f6 <_vfiprintf_r+0xe2>
 800a750:	9b03      	ldr	r3, [sp, #12]
 800a752:	1d19      	adds	r1, r3, #4
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	9103      	str	r1, [sp, #12]
 800a758:	2b00      	cmp	r3, #0
 800a75a:	bfbb      	ittet	lt
 800a75c:	425b      	neglt	r3, r3
 800a75e:	f042 0202 	orrlt.w	r2, r2, #2
 800a762:	9307      	strge	r3, [sp, #28]
 800a764:	9307      	strlt	r3, [sp, #28]
 800a766:	bfb8      	it	lt
 800a768:	9204      	strlt	r2, [sp, #16]
 800a76a:	7823      	ldrb	r3, [r4, #0]
 800a76c:	2b2e      	cmp	r3, #46	; 0x2e
 800a76e:	d10c      	bne.n	800a78a <_vfiprintf_r+0x176>
 800a770:	7863      	ldrb	r3, [r4, #1]
 800a772:	2b2a      	cmp	r3, #42	; 0x2a
 800a774:	d135      	bne.n	800a7e2 <_vfiprintf_r+0x1ce>
 800a776:	9b03      	ldr	r3, [sp, #12]
 800a778:	1d1a      	adds	r2, r3, #4
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	9203      	str	r2, [sp, #12]
 800a77e:	2b00      	cmp	r3, #0
 800a780:	bfb8      	it	lt
 800a782:	f04f 33ff 	movlt.w	r3, #4294967295
 800a786:	3402      	adds	r4, #2
 800a788:	9305      	str	r3, [sp, #20]
 800a78a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a870 <_vfiprintf_r+0x25c>
 800a78e:	7821      	ldrb	r1, [r4, #0]
 800a790:	2203      	movs	r2, #3
 800a792:	4650      	mov	r0, sl
 800a794:	f7f5 fd44 	bl	8000220 <memchr>
 800a798:	b140      	cbz	r0, 800a7ac <_vfiprintf_r+0x198>
 800a79a:	2340      	movs	r3, #64	; 0x40
 800a79c:	eba0 000a 	sub.w	r0, r0, sl
 800a7a0:	fa03 f000 	lsl.w	r0, r3, r0
 800a7a4:	9b04      	ldr	r3, [sp, #16]
 800a7a6:	4303      	orrs	r3, r0
 800a7a8:	3401      	adds	r4, #1
 800a7aa:	9304      	str	r3, [sp, #16]
 800a7ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7b0:	482c      	ldr	r0, [pc, #176]	; (800a864 <_vfiprintf_r+0x250>)
 800a7b2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a7b6:	2206      	movs	r2, #6
 800a7b8:	f7f5 fd32 	bl	8000220 <memchr>
 800a7bc:	2800      	cmp	r0, #0
 800a7be:	d03f      	beq.n	800a840 <_vfiprintf_r+0x22c>
 800a7c0:	4b29      	ldr	r3, [pc, #164]	; (800a868 <_vfiprintf_r+0x254>)
 800a7c2:	bb1b      	cbnz	r3, 800a80c <_vfiprintf_r+0x1f8>
 800a7c4:	9b03      	ldr	r3, [sp, #12]
 800a7c6:	3307      	adds	r3, #7
 800a7c8:	f023 0307 	bic.w	r3, r3, #7
 800a7cc:	3308      	adds	r3, #8
 800a7ce:	9303      	str	r3, [sp, #12]
 800a7d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a7d2:	443b      	add	r3, r7
 800a7d4:	9309      	str	r3, [sp, #36]	; 0x24
 800a7d6:	e767      	b.n	800a6a8 <_vfiprintf_r+0x94>
 800a7d8:	fb0c 3202 	mla	r2, ip, r2, r3
 800a7dc:	460c      	mov	r4, r1
 800a7de:	2001      	movs	r0, #1
 800a7e0:	e7a5      	b.n	800a72e <_vfiprintf_r+0x11a>
 800a7e2:	2300      	movs	r3, #0
 800a7e4:	3401      	adds	r4, #1
 800a7e6:	9305      	str	r3, [sp, #20]
 800a7e8:	4619      	mov	r1, r3
 800a7ea:	f04f 0c0a 	mov.w	ip, #10
 800a7ee:	4620      	mov	r0, r4
 800a7f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a7f4:	3a30      	subs	r2, #48	; 0x30
 800a7f6:	2a09      	cmp	r2, #9
 800a7f8:	d903      	bls.n	800a802 <_vfiprintf_r+0x1ee>
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d0c5      	beq.n	800a78a <_vfiprintf_r+0x176>
 800a7fe:	9105      	str	r1, [sp, #20]
 800a800:	e7c3      	b.n	800a78a <_vfiprintf_r+0x176>
 800a802:	fb0c 2101 	mla	r1, ip, r1, r2
 800a806:	4604      	mov	r4, r0
 800a808:	2301      	movs	r3, #1
 800a80a:	e7f0      	b.n	800a7ee <_vfiprintf_r+0x1da>
 800a80c:	ab03      	add	r3, sp, #12
 800a80e:	9300      	str	r3, [sp, #0]
 800a810:	462a      	mov	r2, r5
 800a812:	4b16      	ldr	r3, [pc, #88]	; (800a86c <_vfiprintf_r+0x258>)
 800a814:	a904      	add	r1, sp, #16
 800a816:	4630      	mov	r0, r6
 800a818:	f3af 8000 	nop.w
 800a81c:	4607      	mov	r7, r0
 800a81e:	1c78      	adds	r0, r7, #1
 800a820:	d1d6      	bne.n	800a7d0 <_vfiprintf_r+0x1bc>
 800a822:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a824:	07d9      	lsls	r1, r3, #31
 800a826:	d405      	bmi.n	800a834 <_vfiprintf_r+0x220>
 800a828:	89ab      	ldrh	r3, [r5, #12]
 800a82a:	059a      	lsls	r2, r3, #22
 800a82c:	d402      	bmi.n	800a834 <_vfiprintf_r+0x220>
 800a82e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a830:	f000 faa1 	bl	800ad76 <__retarget_lock_release_recursive>
 800a834:	89ab      	ldrh	r3, [r5, #12]
 800a836:	065b      	lsls	r3, r3, #25
 800a838:	f53f af12 	bmi.w	800a660 <_vfiprintf_r+0x4c>
 800a83c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a83e:	e711      	b.n	800a664 <_vfiprintf_r+0x50>
 800a840:	ab03      	add	r3, sp, #12
 800a842:	9300      	str	r3, [sp, #0]
 800a844:	462a      	mov	r2, r5
 800a846:	4b09      	ldr	r3, [pc, #36]	; (800a86c <_vfiprintf_r+0x258>)
 800a848:	a904      	add	r1, sp, #16
 800a84a:	4630      	mov	r0, r6
 800a84c:	f7fe fe6e 	bl	800952c <_printf_i>
 800a850:	e7e4      	b.n	800a81c <_vfiprintf_r+0x208>
 800a852:	bf00      	nop
 800a854:	0800bb40 	.word	0x0800bb40
 800a858:	0800bb60 	.word	0x0800bb60
 800a85c:	0800bb20 	.word	0x0800bb20
 800a860:	0800bb0c 	.word	0x0800bb0c
 800a864:	0800bb16 	.word	0x0800bb16
 800a868:	00000000 	.word	0x00000000
 800a86c:	0800a5ef 	.word	0x0800a5ef
 800a870:	0800bb12 	.word	0x0800bb12

0800a874 <__swbuf_r>:
 800a874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a876:	460e      	mov	r6, r1
 800a878:	4614      	mov	r4, r2
 800a87a:	4605      	mov	r5, r0
 800a87c:	b118      	cbz	r0, 800a886 <__swbuf_r+0x12>
 800a87e:	6983      	ldr	r3, [r0, #24]
 800a880:	b90b      	cbnz	r3, 800a886 <__swbuf_r+0x12>
 800a882:	f000 f9d9 	bl	800ac38 <__sinit>
 800a886:	4b21      	ldr	r3, [pc, #132]	; (800a90c <__swbuf_r+0x98>)
 800a888:	429c      	cmp	r4, r3
 800a88a:	d12b      	bne.n	800a8e4 <__swbuf_r+0x70>
 800a88c:	686c      	ldr	r4, [r5, #4]
 800a88e:	69a3      	ldr	r3, [r4, #24]
 800a890:	60a3      	str	r3, [r4, #8]
 800a892:	89a3      	ldrh	r3, [r4, #12]
 800a894:	071a      	lsls	r2, r3, #28
 800a896:	d52f      	bpl.n	800a8f8 <__swbuf_r+0x84>
 800a898:	6923      	ldr	r3, [r4, #16]
 800a89a:	b36b      	cbz	r3, 800a8f8 <__swbuf_r+0x84>
 800a89c:	6923      	ldr	r3, [r4, #16]
 800a89e:	6820      	ldr	r0, [r4, #0]
 800a8a0:	1ac0      	subs	r0, r0, r3
 800a8a2:	6963      	ldr	r3, [r4, #20]
 800a8a4:	b2f6      	uxtb	r6, r6
 800a8a6:	4283      	cmp	r3, r0
 800a8a8:	4637      	mov	r7, r6
 800a8aa:	dc04      	bgt.n	800a8b6 <__swbuf_r+0x42>
 800a8ac:	4621      	mov	r1, r4
 800a8ae:	4628      	mov	r0, r5
 800a8b0:	f000 f92e 	bl	800ab10 <_fflush_r>
 800a8b4:	bb30      	cbnz	r0, 800a904 <__swbuf_r+0x90>
 800a8b6:	68a3      	ldr	r3, [r4, #8]
 800a8b8:	3b01      	subs	r3, #1
 800a8ba:	60a3      	str	r3, [r4, #8]
 800a8bc:	6823      	ldr	r3, [r4, #0]
 800a8be:	1c5a      	adds	r2, r3, #1
 800a8c0:	6022      	str	r2, [r4, #0]
 800a8c2:	701e      	strb	r6, [r3, #0]
 800a8c4:	6963      	ldr	r3, [r4, #20]
 800a8c6:	3001      	adds	r0, #1
 800a8c8:	4283      	cmp	r3, r0
 800a8ca:	d004      	beq.n	800a8d6 <__swbuf_r+0x62>
 800a8cc:	89a3      	ldrh	r3, [r4, #12]
 800a8ce:	07db      	lsls	r3, r3, #31
 800a8d0:	d506      	bpl.n	800a8e0 <__swbuf_r+0x6c>
 800a8d2:	2e0a      	cmp	r6, #10
 800a8d4:	d104      	bne.n	800a8e0 <__swbuf_r+0x6c>
 800a8d6:	4621      	mov	r1, r4
 800a8d8:	4628      	mov	r0, r5
 800a8da:	f000 f919 	bl	800ab10 <_fflush_r>
 800a8de:	b988      	cbnz	r0, 800a904 <__swbuf_r+0x90>
 800a8e0:	4638      	mov	r0, r7
 800a8e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a8e4:	4b0a      	ldr	r3, [pc, #40]	; (800a910 <__swbuf_r+0x9c>)
 800a8e6:	429c      	cmp	r4, r3
 800a8e8:	d101      	bne.n	800a8ee <__swbuf_r+0x7a>
 800a8ea:	68ac      	ldr	r4, [r5, #8]
 800a8ec:	e7cf      	b.n	800a88e <__swbuf_r+0x1a>
 800a8ee:	4b09      	ldr	r3, [pc, #36]	; (800a914 <__swbuf_r+0xa0>)
 800a8f0:	429c      	cmp	r4, r3
 800a8f2:	bf08      	it	eq
 800a8f4:	68ec      	ldreq	r4, [r5, #12]
 800a8f6:	e7ca      	b.n	800a88e <__swbuf_r+0x1a>
 800a8f8:	4621      	mov	r1, r4
 800a8fa:	4628      	mov	r0, r5
 800a8fc:	f000 f80c 	bl	800a918 <__swsetup_r>
 800a900:	2800      	cmp	r0, #0
 800a902:	d0cb      	beq.n	800a89c <__swbuf_r+0x28>
 800a904:	f04f 37ff 	mov.w	r7, #4294967295
 800a908:	e7ea      	b.n	800a8e0 <__swbuf_r+0x6c>
 800a90a:	bf00      	nop
 800a90c:	0800bb40 	.word	0x0800bb40
 800a910:	0800bb60 	.word	0x0800bb60
 800a914:	0800bb20 	.word	0x0800bb20

0800a918 <__swsetup_r>:
 800a918:	4b32      	ldr	r3, [pc, #200]	; (800a9e4 <__swsetup_r+0xcc>)
 800a91a:	b570      	push	{r4, r5, r6, lr}
 800a91c:	681d      	ldr	r5, [r3, #0]
 800a91e:	4606      	mov	r6, r0
 800a920:	460c      	mov	r4, r1
 800a922:	b125      	cbz	r5, 800a92e <__swsetup_r+0x16>
 800a924:	69ab      	ldr	r3, [r5, #24]
 800a926:	b913      	cbnz	r3, 800a92e <__swsetup_r+0x16>
 800a928:	4628      	mov	r0, r5
 800a92a:	f000 f985 	bl	800ac38 <__sinit>
 800a92e:	4b2e      	ldr	r3, [pc, #184]	; (800a9e8 <__swsetup_r+0xd0>)
 800a930:	429c      	cmp	r4, r3
 800a932:	d10f      	bne.n	800a954 <__swsetup_r+0x3c>
 800a934:	686c      	ldr	r4, [r5, #4]
 800a936:	89a3      	ldrh	r3, [r4, #12]
 800a938:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a93c:	0719      	lsls	r1, r3, #28
 800a93e:	d42c      	bmi.n	800a99a <__swsetup_r+0x82>
 800a940:	06dd      	lsls	r5, r3, #27
 800a942:	d411      	bmi.n	800a968 <__swsetup_r+0x50>
 800a944:	2309      	movs	r3, #9
 800a946:	6033      	str	r3, [r6, #0]
 800a948:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a94c:	81a3      	strh	r3, [r4, #12]
 800a94e:	f04f 30ff 	mov.w	r0, #4294967295
 800a952:	e03e      	b.n	800a9d2 <__swsetup_r+0xba>
 800a954:	4b25      	ldr	r3, [pc, #148]	; (800a9ec <__swsetup_r+0xd4>)
 800a956:	429c      	cmp	r4, r3
 800a958:	d101      	bne.n	800a95e <__swsetup_r+0x46>
 800a95a:	68ac      	ldr	r4, [r5, #8]
 800a95c:	e7eb      	b.n	800a936 <__swsetup_r+0x1e>
 800a95e:	4b24      	ldr	r3, [pc, #144]	; (800a9f0 <__swsetup_r+0xd8>)
 800a960:	429c      	cmp	r4, r3
 800a962:	bf08      	it	eq
 800a964:	68ec      	ldreq	r4, [r5, #12]
 800a966:	e7e6      	b.n	800a936 <__swsetup_r+0x1e>
 800a968:	0758      	lsls	r0, r3, #29
 800a96a:	d512      	bpl.n	800a992 <__swsetup_r+0x7a>
 800a96c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a96e:	b141      	cbz	r1, 800a982 <__swsetup_r+0x6a>
 800a970:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a974:	4299      	cmp	r1, r3
 800a976:	d002      	beq.n	800a97e <__swsetup_r+0x66>
 800a978:	4630      	mov	r0, r6
 800a97a:	f7ff fdd5 	bl	800a528 <_free_r>
 800a97e:	2300      	movs	r3, #0
 800a980:	6363      	str	r3, [r4, #52]	; 0x34
 800a982:	89a3      	ldrh	r3, [r4, #12]
 800a984:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a988:	81a3      	strh	r3, [r4, #12]
 800a98a:	2300      	movs	r3, #0
 800a98c:	6063      	str	r3, [r4, #4]
 800a98e:	6923      	ldr	r3, [r4, #16]
 800a990:	6023      	str	r3, [r4, #0]
 800a992:	89a3      	ldrh	r3, [r4, #12]
 800a994:	f043 0308 	orr.w	r3, r3, #8
 800a998:	81a3      	strh	r3, [r4, #12]
 800a99a:	6923      	ldr	r3, [r4, #16]
 800a99c:	b94b      	cbnz	r3, 800a9b2 <__swsetup_r+0x9a>
 800a99e:	89a3      	ldrh	r3, [r4, #12]
 800a9a0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a9a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a9a8:	d003      	beq.n	800a9b2 <__swsetup_r+0x9a>
 800a9aa:	4621      	mov	r1, r4
 800a9ac:	4630      	mov	r0, r6
 800a9ae:	f000 fa09 	bl	800adc4 <__smakebuf_r>
 800a9b2:	89a0      	ldrh	r0, [r4, #12]
 800a9b4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a9b8:	f010 0301 	ands.w	r3, r0, #1
 800a9bc:	d00a      	beq.n	800a9d4 <__swsetup_r+0xbc>
 800a9be:	2300      	movs	r3, #0
 800a9c0:	60a3      	str	r3, [r4, #8]
 800a9c2:	6963      	ldr	r3, [r4, #20]
 800a9c4:	425b      	negs	r3, r3
 800a9c6:	61a3      	str	r3, [r4, #24]
 800a9c8:	6923      	ldr	r3, [r4, #16]
 800a9ca:	b943      	cbnz	r3, 800a9de <__swsetup_r+0xc6>
 800a9cc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a9d0:	d1ba      	bne.n	800a948 <__swsetup_r+0x30>
 800a9d2:	bd70      	pop	{r4, r5, r6, pc}
 800a9d4:	0781      	lsls	r1, r0, #30
 800a9d6:	bf58      	it	pl
 800a9d8:	6963      	ldrpl	r3, [r4, #20]
 800a9da:	60a3      	str	r3, [r4, #8]
 800a9dc:	e7f4      	b.n	800a9c8 <__swsetup_r+0xb0>
 800a9de:	2000      	movs	r0, #0
 800a9e0:	e7f7      	b.n	800a9d2 <__swsetup_r+0xba>
 800a9e2:	bf00      	nop
 800a9e4:	20000018 	.word	0x20000018
 800a9e8:	0800bb40 	.word	0x0800bb40
 800a9ec:	0800bb60 	.word	0x0800bb60
 800a9f0:	0800bb20 	.word	0x0800bb20

0800a9f4 <abort>:
 800a9f4:	b508      	push	{r3, lr}
 800a9f6:	2006      	movs	r0, #6
 800a9f8:	f000 fa4c 	bl	800ae94 <raise>
 800a9fc:	2001      	movs	r0, #1
 800a9fe:	f7f7 fdaf 	bl	8002560 <_exit>
	...

0800aa04 <__sflush_r>:
 800aa04:	898a      	ldrh	r2, [r1, #12]
 800aa06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa0a:	4605      	mov	r5, r0
 800aa0c:	0710      	lsls	r0, r2, #28
 800aa0e:	460c      	mov	r4, r1
 800aa10:	d458      	bmi.n	800aac4 <__sflush_r+0xc0>
 800aa12:	684b      	ldr	r3, [r1, #4]
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	dc05      	bgt.n	800aa24 <__sflush_r+0x20>
 800aa18:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	dc02      	bgt.n	800aa24 <__sflush_r+0x20>
 800aa1e:	2000      	movs	r0, #0
 800aa20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa24:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800aa26:	2e00      	cmp	r6, #0
 800aa28:	d0f9      	beq.n	800aa1e <__sflush_r+0x1a>
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800aa30:	682f      	ldr	r7, [r5, #0]
 800aa32:	602b      	str	r3, [r5, #0]
 800aa34:	d032      	beq.n	800aa9c <__sflush_r+0x98>
 800aa36:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800aa38:	89a3      	ldrh	r3, [r4, #12]
 800aa3a:	075a      	lsls	r2, r3, #29
 800aa3c:	d505      	bpl.n	800aa4a <__sflush_r+0x46>
 800aa3e:	6863      	ldr	r3, [r4, #4]
 800aa40:	1ac0      	subs	r0, r0, r3
 800aa42:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800aa44:	b10b      	cbz	r3, 800aa4a <__sflush_r+0x46>
 800aa46:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800aa48:	1ac0      	subs	r0, r0, r3
 800aa4a:	2300      	movs	r3, #0
 800aa4c:	4602      	mov	r2, r0
 800aa4e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800aa50:	6a21      	ldr	r1, [r4, #32]
 800aa52:	4628      	mov	r0, r5
 800aa54:	47b0      	blx	r6
 800aa56:	1c43      	adds	r3, r0, #1
 800aa58:	89a3      	ldrh	r3, [r4, #12]
 800aa5a:	d106      	bne.n	800aa6a <__sflush_r+0x66>
 800aa5c:	6829      	ldr	r1, [r5, #0]
 800aa5e:	291d      	cmp	r1, #29
 800aa60:	d82c      	bhi.n	800aabc <__sflush_r+0xb8>
 800aa62:	4a2a      	ldr	r2, [pc, #168]	; (800ab0c <__sflush_r+0x108>)
 800aa64:	40ca      	lsrs	r2, r1
 800aa66:	07d6      	lsls	r6, r2, #31
 800aa68:	d528      	bpl.n	800aabc <__sflush_r+0xb8>
 800aa6a:	2200      	movs	r2, #0
 800aa6c:	6062      	str	r2, [r4, #4]
 800aa6e:	04d9      	lsls	r1, r3, #19
 800aa70:	6922      	ldr	r2, [r4, #16]
 800aa72:	6022      	str	r2, [r4, #0]
 800aa74:	d504      	bpl.n	800aa80 <__sflush_r+0x7c>
 800aa76:	1c42      	adds	r2, r0, #1
 800aa78:	d101      	bne.n	800aa7e <__sflush_r+0x7a>
 800aa7a:	682b      	ldr	r3, [r5, #0]
 800aa7c:	b903      	cbnz	r3, 800aa80 <__sflush_r+0x7c>
 800aa7e:	6560      	str	r0, [r4, #84]	; 0x54
 800aa80:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aa82:	602f      	str	r7, [r5, #0]
 800aa84:	2900      	cmp	r1, #0
 800aa86:	d0ca      	beq.n	800aa1e <__sflush_r+0x1a>
 800aa88:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aa8c:	4299      	cmp	r1, r3
 800aa8e:	d002      	beq.n	800aa96 <__sflush_r+0x92>
 800aa90:	4628      	mov	r0, r5
 800aa92:	f7ff fd49 	bl	800a528 <_free_r>
 800aa96:	2000      	movs	r0, #0
 800aa98:	6360      	str	r0, [r4, #52]	; 0x34
 800aa9a:	e7c1      	b.n	800aa20 <__sflush_r+0x1c>
 800aa9c:	6a21      	ldr	r1, [r4, #32]
 800aa9e:	2301      	movs	r3, #1
 800aaa0:	4628      	mov	r0, r5
 800aaa2:	47b0      	blx	r6
 800aaa4:	1c41      	adds	r1, r0, #1
 800aaa6:	d1c7      	bne.n	800aa38 <__sflush_r+0x34>
 800aaa8:	682b      	ldr	r3, [r5, #0]
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d0c4      	beq.n	800aa38 <__sflush_r+0x34>
 800aaae:	2b1d      	cmp	r3, #29
 800aab0:	d001      	beq.n	800aab6 <__sflush_r+0xb2>
 800aab2:	2b16      	cmp	r3, #22
 800aab4:	d101      	bne.n	800aaba <__sflush_r+0xb6>
 800aab6:	602f      	str	r7, [r5, #0]
 800aab8:	e7b1      	b.n	800aa1e <__sflush_r+0x1a>
 800aaba:	89a3      	ldrh	r3, [r4, #12]
 800aabc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aac0:	81a3      	strh	r3, [r4, #12]
 800aac2:	e7ad      	b.n	800aa20 <__sflush_r+0x1c>
 800aac4:	690f      	ldr	r7, [r1, #16]
 800aac6:	2f00      	cmp	r7, #0
 800aac8:	d0a9      	beq.n	800aa1e <__sflush_r+0x1a>
 800aaca:	0793      	lsls	r3, r2, #30
 800aacc:	680e      	ldr	r6, [r1, #0]
 800aace:	bf08      	it	eq
 800aad0:	694b      	ldreq	r3, [r1, #20]
 800aad2:	600f      	str	r7, [r1, #0]
 800aad4:	bf18      	it	ne
 800aad6:	2300      	movne	r3, #0
 800aad8:	eba6 0807 	sub.w	r8, r6, r7
 800aadc:	608b      	str	r3, [r1, #8]
 800aade:	f1b8 0f00 	cmp.w	r8, #0
 800aae2:	dd9c      	ble.n	800aa1e <__sflush_r+0x1a>
 800aae4:	6a21      	ldr	r1, [r4, #32]
 800aae6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800aae8:	4643      	mov	r3, r8
 800aaea:	463a      	mov	r2, r7
 800aaec:	4628      	mov	r0, r5
 800aaee:	47b0      	blx	r6
 800aaf0:	2800      	cmp	r0, #0
 800aaf2:	dc06      	bgt.n	800ab02 <__sflush_r+0xfe>
 800aaf4:	89a3      	ldrh	r3, [r4, #12]
 800aaf6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aafa:	81a3      	strh	r3, [r4, #12]
 800aafc:	f04f 30ff 	mov.w	r0, #4294967295
 800ab00:	e78e      	b.n	800aa20 <__sflush_r+0x1c>
 800ab02:	4407      	add	r7, r0
 800ab04:	eba8 0800 	sub.w	r8, r8, r0
 800ab08:	e7e9      	b.n	800aade <__sflush_r+0xda>
 800ab0a:	bf00      	nop
 800ab0c:	20400001 	.word	0x20400001

0800ab10 <_fflush_r>:
 800ab10:	b538      	push	{r3, r4, r5, lr}
 800ab12:	690b      	ldr	r3, [r1, #16]
 800ab14:	4605      	mov	r5, r0
 800ab16:	460c      	mov	r4, r1
 800ab18:	b913      	cbnz	r3, 800ab20 <_fflush_r+0x10>
 800ab1a:	2500      	movs	r5, #0
 800ab1c:	4628      	mov	r0, r5
 800ab1e:	bd38      	pop	{r3, r4, r5, pc}
 800ab20:	b118      	cbz	r0, 800ab2a <_fflush_r+0x1a>
 800ab22:	6983      	ldr	r3, [r0, #24]
 800ab24:	b90b      	cbnz	r3, 800ab2a <_fflush_r+0x1a>
 800ab26:	f000 f887 	bl	800ac38 <__sinit>
 800ab2a:	4b14      	ldr	r3, [pc, #80]	; (800ab7c <_fflush_r+0x6c>)
 800ab2c:	429c      	cmp	r4, r3
 800ab2e:	d11b      	bne.n	800ab68 <_fflush_r+0x58>
 800ab30:	686c      	ldr	r4, [r5, #4]
 800ab32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d0ef      	beq.n	800ab1a <_fflush_r+0xa>
 800ab3a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ab3c:	07d0      	lsls	r0, r2, #31
 800ab3e:	d404      	bmi.n	800ab4a <_fflush_r+0x3a>
 800ab40:	0599      	lsls	r1, r3, #22
 800ab42:	d402      	bmi.n	800ab4a <_fflush_r+0x3a>
 800ab44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ab46:	f000 f915 	bl	800ad74 <__retarget_lock_acquire_recursive>
 800ab4a:	4628      	mov	r0, r5
 800ab4c:	4621      	mov	r1, r4
 800ab4e:	f7ff ff59 	bl	800aa04 <__sflush_r>
 800ab52:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ab54:	07da      	lsls	r2, r3, #31
 800ab56:	4605      	mov	r5, r0
 800ab58:	d4e0      	bmi.n	800ab1c <_fflush_r+0xc>
 800ab5a:	89a3      	ldrh	r3, [r4, #12]
 800ab5c:	059b      	lsls	r3, r3, #22
 800ab5e:	d4dd      	bmi.n	800ab1c <_fflush_r+0xc>
 800ab60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ab62:	f000 f908 	bl	800ad76 <__retarget_lock_release_recursive>
 800ab66:	e7d9      	b.n	800ab1c <_fflush_r+0xc>
 800ab68:	4b05      	ldr	r3, [pc, #20]	; (800ab80 <_fflush_r+0x70>)
 800ab6a:	429c      	cmp	r4, r3
 800ab6c:	d101      	bne.n	800ab72 <_fflush_r+0x62>
 800ab6e:	68ac      	ldr	r4, [r5, #8]
 800ab70:	e7df      	b.n	800ab32 <_fflush_r+0x22>
 800ab72:	4b04      	ldr	r3, [pc, #16]	; (800ab84 <_fflush_r+0x74>)
 800ab74:	429c      	cmp	r4, r3
 800ab76:	bf08      	it	eq
 800ab78:	68ec      	ldreq	r4, [r5, #12]
 800ab7a:	e7da      	b.n	800ab32 <_fflush_r+0x22>
 800ab7c:	0800bb40 	.word	0x0800bb40
 800ab80:	0800bb60 	.word	0x0800bb60
 800ab84:	0800bb20 	.word	0x0800bb20

0800ab88 <std>:
 800ab88:	2300      	movs	r3, #0
 800ab8a:	b510      	push	{r4, lr}
 800ab8c:	4604      	mov	r4, r0
 800ab8e:	e9c0 3300 	strd	r3, r3, [r0]
 800ab92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ab96:	6083      	str	r3, [r0, #8]
 800ab98:	8181      	strh	r1, [r0, #12]
 800ab9a:	6643      	str	r3, [r0, #100]	; 0x64
 800ab9c:	81c2      	strh	r2, [r0, #14]
 800ab9e:	6183      	str	r3, [r0, #24]
 800aba0:	4619      	mov	r1, r3
 800aba2:	2208      	movs	r2, #8
 800aba4:	305c      	adds	r0, #92	; 0x5c
 800aba6:	f7fd feb9 	bl	800891c <memset>
 800abaa:	4b05      	ldr	r3, [pc, #20]	; (800abc0 <std+0x38>)
 800abac:	6263      	str	r3, [r4, #36]	; 0x24
 800abae:	4b05      	ldr	r3, [pc, #20]	; (800abc4 <std+0x3c>)
 800abb0:	62a3      	str	r3, [r4, #40]	; 0x28
 800abb2:	4b05      	ldr	r3, [pc, #20]	; (800abc8 <std+0x40>)
 800abb4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800abb6:	4b05      	ldr	r3, [pc, #20]	; (800abcc <std+0x44>)
 800abb8:	6224      	str	r4, [r4, #32]
 800abba:	6323      	str	r3, [r4, #48]	; 0x30
 800abbc:	bd10      	pop	{r4, pc}
 800abbe:	bf00      	nop
 800abc0:	0800aecd 	.word	0x0800aecd
 800abc4:	0800aeef 	.word	0x0800aeef
 800abc8:	0800af27 	.word	0x0800af27
 800abcc:	0800af4b 	.word	0x0800af4b

0800abd0 <_cleanup_r>:
 800abd0:	4901      	ldr	r1, [pc, #4]	; (800abd8 <_cleanup_r+0x8>)
 800abd2:	f000 b8af 	b.w	800ad34 <_fwalk_reent>
 800abd6:	bf00      	nop
 800abd8:	0800ab11 	.word	0x0800ab11

0800abdc <__sfmoreglue>:
 800abdc:	b570      	push	{r4, r5, r6, lr}
 800abde:	2268      	movs	r2, #104	; 0x68
 800abe0:	1e4d      	subs	r5, r1, #1
 800abe2:	4355      	muls	r5, r2
 800abe4:	460e      	mov	r6, r1
 800abe6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800abea:	f7fe fbbd 	bl	8009368 <_malloc_r>
 800abee:	4604      	mov	r4, r0
 800abf0:	b140      	cbz	r0, 800ac04 <__sfmoreglue+0x28>
 800abf2:	2100      	movs	r1, #0
 800abf4:	e9c0 1600 	strd	r1, r6, [r0]
 800abf8:	300c      	adds	r0, #12
 800abfa:	60a0      	str	r0, [r4, #8]
 800abfc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ac00:	f7fd fe8c 	bl	800891c <memset>
 800ac04:	4620      	mov	r0, r4
 800ac06:	bd70      	pop	{r4, r5, r6, pc}

0800ac08 <__sfp_lock_acquire>:
 800ac08:	4801      	ldr	r0, [pc, #4]	; (800ac10 <__sfp_lock_acquire+0x8>)
 800ac0a:	f000 b8b3 	b.w	800ad74 <__retarget_lock_acquire_recursive>
 800ac0e:	bf00      	nop
 800ac10:	20000825 	.word	0x20000825

0800ac14 <__sfp_lock_release>:
 800ac14:	4801      	ldr	r0, [pc, #4]	; (800ac1c <__sfp_lock_release+0x8>)
 800ac16:	f000 b8ae 	b.w	800ad76 <__retarget_lock_release_recursive>
 800ac1a:	bf00      	nop
 800ac1c:	20000825 	.word	0x20000825

0800ac20 <__sinit_lock_acquire>:
 800ac20:	4801      	ldr	r0, [pc, #4]	; (800ac28 <__sinit_lock_acquire+0x8>)
 800ac22:	f000 b8a7 	b.w	800ad74 <__retarget_lock_acquire_recursive>
 800ac26:	bf00      	nop
 800ac28:	20000826 	.word	0x20000826

0800ac2c <__sinit_lock_release>:
 800ac2c:	4801      	ldr	r0, [pc, #4]	; (800ac34 <__sinit_lock_release+0x8>)
 800ac2e:	f000 b8a2 	b.w	800ad76 <__retarget_lock_release_recursive>
 800ac32:	bf00      	nop
 800ac34:	20000826 	.word	0x20000826

0800ac38 <__sinit>:
 800ac38:	b510      	push	{r4, lr}
 800ac3a:	4604      	mov	r4, r0
 800ac3c:	f7ff fff0 	bl	800ac20 <__sinit_lock_acquire>
 800ac40:	69a3      	ldr	r3, [r4, #24]
 800ac42:	b11b      	cbz	r3, 800ac4c <__sinit+0x14>
 800ac44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac48:	f7ff bff0 	b.w	800ac2c <__sinit_lock_release>
 800ac4c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800ac50:	6523      	str	r3, [r4, #80]	; 0x50
 800ac52:	4b13      	ldr	r3, [pc, #76]	; (800aca0 <__sinit+0x68>)
 800ac54:	4a13      	ldr	r2, [pc, #76]	; (800aca4 <__sinit+0x6c>)
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	62a2      	str	r2, [r4, #40]	; 0x28
 800ac5a:	42a3      	cmp	r3, r4
 800ac5c:	bf04      	itt	eq
 800ac5e:	2301      	moveq	r3, #1
 800ac60:	61a3      	streq	r3, [r4, #24]
 800ac62:	4620      	mov	r0, r4
 800ac64:	f000 f820 	bl	800aca8 <__sfp>
 800ac68:	6060      	str	r0, [r4, #4]
 800ac6a:	4620      	mov	r0, r4
 800ac6c:	f000 f81c 	bl	800aca8 <__sfp>
 800ac70:	60a0      	str	r0, [r4, #8]
 800ac72:	4620      	mov	r0, r4
 800ac74:	f000 f818 	bl	800aca8 <__sfp>
 800ac78:	2200      	movs	r2, #0
 800ac7a:	60e0      	str	r0, [r4, #12]
 800ac7c:	2104      	movs	r1, #4
 800ac7e:	6860      	ldr	r0, [r4, #4]
 800ac80:	f7ff ff82 	bl	800ab88 <std>
 800ac84:	68a0      	ldr	r0, [r4, #8]
 800ac86:	2201      	movs	r2, #1
 800ac88:	2109      	movs	r1, #9
 800ac8a:	f7ff ff7d 	bl	800ab88 <std>
 800ac8e:	68e0      	ldr	r0, [r4, #12]
 800ac90:	2202      	movs	r2, #2
 800ac92:	2112      	movs	r1, #18
 800ac94:	f7ff ff78 	bl	800ab88 <std>
 800ac98:	2301      	movs	r3, #1
 800ac9a:	61a3      	str	r3, [r4, #24]
 800ac9c:	e7d2      	b.n	800ac44 <__sinit+0xc>
 800ac9e:	bf00      	nop
 800aca0:	0800b8bc 	.word	0x0800b8bc
 800aca4:	0800abd1 	.word	0x0800abd1

0800aca8 <__sfp>:
 800aca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acaa:	4607      	mov	r7, r0
 800acac:	f7ff ffac 	bl	800ac08 <__sfp_lock_acquire>
 800acb0:	4b1e      	ldr	r3, [pc, #120]	; (800ad2c <__sfp+0x84>)
 800acb2:	681e      	ldr	r6, [r3, #0]
 800acb4:	69b3      	ldr	r3, [r6, #24]
 800acb6:	b913      	cbnz	r3, 800acbe <__sfp+0x16>
 800acb8:	4630      	mov	r0, r6
 800acba:	f7ff ffbd 	bl	800ac38 <__sinit>
 800acbe:	3648      	adds	r6, #72	; 0x48
 800acc0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800acc4:	3b01      	subs	r3, #1
 800acc6:	d503      	bpl.n	800acd0 <__sfp+0x28>
 800acc8:	6833      	ldr	r3, [r6, #0]
 800acca:	b30b      	cbz	r3, 800ad10 <__sfp+0x68>
 800accc:	6836      	ldr	r6, [r6, #0]
 800acce:	e7f7      	b.n	800acc0 <__sfp+0x18>
 800acd0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800acd4:	b9d5      	cbnz	r5, 800ad0c <__sfp+0x64>
 800acd6:	4b16      	ldr	r3, [pc, #88]	; (800ad30 <__sfp+0x88>)
 800acd8:	60e3      	str	r3, [r4, #12]
 800acda:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800acde:	6665      	str	r5, [r4, #100]	; 0x64
 800ace0:	f000 f847 	bl	800ad72 <__retarget_lock_init_recursive>
 800ace4:	f7ff ff96 	bl	800ac14 <__sfp_lock_release>
 800ace8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800acec:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800acf0:	6025      	str	r5, [r4, #0]
 800acf2:	61a5      	str	r5, [r4, #24]
 800acf4:	2208      	movs	r2, #8
 800acf6:	4629      	mov	r1, r5
 800acf8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800acfc:	f7fd fe0e 	bl	800891c <memset>
 800ad00:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ad04:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ad08:	4620      	mov	r0, r4
 800ad0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad0c:	3468      	adds	r4, #104	; 0x68
 800ad0e:	e7d9      	b.n	800acc4 <__sfp+0x1c>
 800ad10:	2104      	movs	r1, #4
 800ad12:	4638      	mov	r0, r7
 800ad14:	f7ff ff62 	bl	800abdc <__sfmoreglue>
 800ad18:	4604      	mov	r4, r0
 800ad1a:	6030      	str	r0, [r6, #0]
 800ad1c:	2800      	cmp	r0, #0
 800ad1e:	d1d5      	bne.n	800accc <__sfp+0x24>
 800ad20:	f7ff ff78 	bl	800ac14 <__sfp_lock_release>
 800ad24:	230c      	movs	r3, #12
 800ad26:	603b      	str	r3, [r7, #0]
 800ad28:	e7ee      	b.n	800ad08 <__sfp+0x60>
 800ad2a:	bf00      	nop
 800ad2c:	0800b8bc 	.word	0x0800b8bc
 800ad30:	ffff0001 	.word	0xffff0001

0800ad34 <_fwalk_reent>:
 800ad34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad38:	4606      	mov	r6, r0
 800ad3a:	4688      	mov	r8, r1
 800ad3c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ad40:	2700      	movs	r7, #0
 800ad42:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ad46:	f1b9 0901 	subs.w	r9, r9, #1
 800ad4a:	d505      	bpl.n	800ad58 <_fwalk_reent+0x24>
 800ad4c:	6824      	ldr	r4, [r4, #0]
 800ad4e:	2c00      	cmp	r4, #0
 800ad50:	d1f7      	bne.n	800ad42 <_fwalk_reent+0xe>
 800ad52:	4638      	mov	r0, r7
 800ad54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad58:	89ab      	ldrh	r3, [r5, #12]
 800ad5a:	2b01      	cmp	r3, #1
 800ad5c:	d907      	bls.n	800ad6e <_fwalk_reent+0x3a>
 800ad5e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ad62:	3301      	adds	r3, #1
 800ad64:	d003      	beq.n	800ad6e <_fwalk_reent+0x3a>
 800ad66:	4629      	mov	r1, r5
 800ad68:	4630      	mov	r0, r6
 800ad6a:	47c0      	blx	r8
 800ad6c:	4307      	orrs	r7, r0
 800ad6e:	3568      	adds	r5, #104	; 0x68
 800ad70:	e7e9      	b.n	800ad46 <_fwalk_reent+0x12>

0800ad72 <__retarget_lock_init_recursive>:
 800ad72:	4770      	bx	lr

0800ad74 <__retarget_lock_acquire_recursive>:
 800ad74:	4770      	bx	lr

0800ad76 <__retarget_lock_release_recursive>:
 800ad76:	4770      	bx	lr

0800ad78 <__swhatbuf_r>:
 800ad78:	b570      	push	{r4, r5, r6, lr}
 800ad7a:	460e      	mov	r6, r1
 800ad7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad80:	2900      	cmp	r1, #0
 800ad82:	b096      	sub	sp, #88	; 0x58
 800ad84:	4614      	mov	r4, r2
 800ad86:	461d      	mov	r5, r3
 800ad88:	da08      	bge.n	800ad9c <__swhatbuf_r+0x24>
 800ad8a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ad8e:	2200      	movs	r2, #0
 800ad90:	602a      	str	r2, [r5, #0]
 800ad92:	061a      	lsls	r2, r3, #24
 800ad94:	d410      	bmi.n	800adb8 <__swhatbuf_r+0x40>
 800ad96:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ad9a:	e00e      	b.n	800adba <__swhatbuf_r+0x42>
 800ad9c:	466a      	mov	r2, sp
 800ad9e:	f000 f8fb 	bl	800af98 <_fstat_r>
 800ada2:	2800      	cmp	r0, #0
 800ada4:	dbf1      	blt.n	800ad8a <__swhatbuf_r+0x12>
 800ada6:	9a01      	ldr	r2, [sp, #4]
 800ada8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800adac:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800adb0:	425a      	negs	r2, r3
 800adb2:	415a      	adcs	r2, r3
 800adb4:	602a      	str	r2, [r5, #0]
 800adb6:	e7ee      	b.n	800ad96 <__swhatbuf_r+0x1e>
 800adb8:	2340      	movs	r3, #64	; 0x40
 800adba:	2000      	movs	r0, #0
 800adbc:	6023      	str	r3, [r4, #0]
 800adbe:	b016      	add	sp, #88	; 0x58
 800adc0:	bd70      	pop	{r4, r5, r6, pc}
	...

0800adc4 <__smakebuf_r>:
 800adc4:	898b      	ldrh	r3, [r1, #12]
 800adc6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800adc8:	079d      	lsls	r5, r3, #30
 800adca:	4606      	mov	r6, r0
 800adcc:	460c      	mov	r4, r1
 800adce:	d507      	bpl.n	800ade0 <__smakebuf_r+0x1c>
 800add0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800add4:	6023      	str	r3, [r4, #0]
 800add6:	6123      	str	r3, [r4, #16]
 800add8:	2301      	movs	r3, #1
 800adda:	6163      	str	r3, [r4, #20]
 800addc:	b002      	add	sp, #8
 800adde:	bd70      	pop	{r4, r5, r6, pc}
 800ade0:	ab01      	add	r3, sp, #4
 800ade2:	466a      	mov	r2, sp
 800ade4:	f7ff ffc8 	bl	800ad78 <__swhatbuf_r>
 800ade8:	9900      	ldr	r1, [sp, #0]
 800adea:	4605      	mov	r5, r0
 800adec:	4630      	mov	r0, r6
 800adee:	f7fe fabb 	bl	8009368 <_malloc_r>
 800adf2:	b948      	cbnz	r0, 800ae08 <__smakebuf_r+0x44>
 800adf4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800adf8:	059a      	lsls	r2, r3, #22
 800adfa:	d4ef      	bmi.n	800addc <__smakebuf_r+0x18>
 800adfc:	f023 0303 	bic.w	r3, r3, #3
 800ae00:	f043 0302 	orr.w	r3, r3, #2
 800ae04:	81a3      	strh	r3, [r4, #12]
 800ae06:	e7e3      	b.n	800add0 <__smakebuf_r+0xc>
 800ae08:	4b0d      	ldr	r3, [pc, #52]	; (800ae40 <__smakebuf_r+0x7c>)
 800ae0a:	62b3      	str	r3, [r6, #40]	; 0x28
 800ae0c:	89a3      	ldrh	r3, [r4, #12]
 800ae0e:	6020      	str	r0, [r4, #0]
 800ae10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae14:	81a3      	strh	r3, [r4, #12]
 800ae16:	9b00      	ldr	r3, [sp, #0]
 800ae18:	6163      	str	r3, [r4, #20]
 800ae1a:	9b01      	ldr	r3, [sp, #4]
 800ae1c:	6120      	str	r0, [r4, #16]
 800ae1e:	b15b      	cbz	r3, 800ae38 <__smakebuf_r+0x74>
 800ae20:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ae24:	4630      	mov	r0, r6
 800ae26:	f000 f8c9 	bl	800afbc <_isatty_r>
 800ae2a:	b128      	cbz	r0, 800ae38 <__smakebuf_r+0x74>
 800ae2c:	89a3      	ldrh	r3, [r4, #12]
 800ae2e:	f023 0303 	bic.w	r3, r3, #3
 800ae32:	f043 0301 	orr.w	r3, r3, #1
 800ae36:	81a3      	strh	r3, [r4, #12]
 800ae38:	89a0      	ldrh	r0, [r4, #12]
 800ae3a:	4305      	orrs	r5, r0
 800ae3c:	81a5      	strh	r5, [r4, #12]
 800ae3e:	e7cd      	b.n	800addc <__smakebuf_r+0x18>
 800ae40:	0800abd1 	.word	0x0800abd1

0800ae44 <_raise_r>:
 800ae44:	291f      	cmp	r1, #31
 800ae46:	b538      	push	{r3, r4, r5, lr}
 800ae48:	4604      	mov	r4, r0
 800ae4a:	460d      	mov	r5, r1
 800ae4c:	d904      	bls.n	800ae58 <_raise_r+0x14>
 800ae4e:	2316      	movs	r3, #22
 800ae50:	6003      	str	r3, [r0, #0]
 800ae52:	f04f 30ff 	mov.w	r0, #4294967295
 800ae56:	bd38      	pop	{r3, r4, r5, pc}
 800ae58:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ae5a:	b112      	cbz	r2, 800ae62 <_raise_r+0x1e>
 800ae5c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ae60:	b94b      	cbnz	r3, 800ae76 <_raise_r+0x32>
 800ae62:	4620      	mov	r0, r4
 800ae64:	f000 f830 	bl	800aec8 <_getpid_r>
 800ae68:	462a      	mov	r2, r5
 800ae6a:	4601      	mov	r1, r0
 800ae6c:	4620      	mov	r0, r4
 800ae6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ae72:	f000 b817 	b.w	800aea4 <_kill_r>
 800ae76:	2b01      	cmp	r3, #1
 800ae78:	d00a      	beq.n	800ae90 <_raise_r+0x4c>
 800ae7a:	1c59      	adds	r1, r3, #1
 800ae7c:	d103      	bne.n	800ae86 <_raise_r+0x42>
 800ae7e:	2316      	movs	r3, #22
 800ae80:	6003      	str	r3, [r0, #0]
 800ae82:	2001      	movs	r0, #1
 800ae84:	e7e7      	b.n	800ae56 <_raise_r+0x12>
 800ae86:	2400      	movs	r4, #0
 800ae88:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ae8c:	4628      	mov	r0, r5
 800ae8e:	4798      	blx	r3
 800ae90:	2000      	movs	r0, #0
 800ae92:	e7e0      	b.n	800ae56 <_raise_r+0x12>

0800ae94 <raise>:
 800ae94:	4b02      	ldr	r3, [pc, #8]	; (800aea0 <raise+0xc>)
 800ae96:	4601      	mov	r1, r0
 800ae98:	6818      	ldr	r0, [r3, #0]
 800ae9a:	f7ff bfd3 	b.w	800ae44 <_raise_r>
 800ae9e:	bf00      	nop
 800aea0:	20000018 	.word	0x20000018

0800aea4 <_kill_r>:
 800aea4:	b538      	push	{r3, r4, r5, lr}
 800aea6:	4d07      	ldr	r5, [pc, #28]	; (800aec4 <_kill_r+0x20>)
 800aea8:	2300      	movs	r3, #0
 800aeaa:	4604      	mov	r4, r0
 800aeac:	4608      	mov	r0, r1
 800aeae:	4611      	mov	r1, r2
 800aeb0:	602b      	str	r3, [r5, #0]
 800aeb2:	f7f7 fb45 	bl	8002540 <_kill>
 800aeb6:	1c43      	adds	r3, r0, #1
 800aeb8:	d102      	bne.n	800aec0 <_kill_r+0x1c>
 800aeba:	682b      	ldr	r3, [r5, #0]
 800aebc:	b103      	cbz	r3, 800aec0 <_kill_r+0x1c>
 800aebe:	6023      	str	r3, [r4, #0]
 800aec0:	bd38      	pop	{r3, r4, r5, pc}
 800aec2:	bf00      	nop
 800aec4:	20000820 	.word	0x20000820

0800aec8 <_getpid_r>:
 800aec8:	f7f7 bb32 	b.w	8002530 <_getpid>

0800aecc <__sread>:
 800aecc:	b510      	push	{r4, lr}
 800aece:	460c      	mov	r4, r1
 800aed0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aed4:	f000 f894 	bl	800b000 <_read_r>
 800aed8:	2800      	cmp	r0, #0
 800aeda:	bfab      	itete	ge
 800aedc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800aede:	89a3      	ldrhlt	r3, [r4, #12]
 800aee0:	181b      	addge	r3, r3, r0
 800aee2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800aee6:	bfac      	ite	ge
 800aee8:	6563      	strge	r3, [r4, #84]	; 0x54
 800aeea:	81a3      	strhlt	r3, [r4, #12]
 800aeec:	bd10      	pop	{r4, pc}

0800aeee <__swrite>:
 800aeee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aef2:	461f      	mov	r7, r3
 800aef4:	898b      	ldrh	r3, [r1, #12]
 800aef6:	05db      	lsls	r3, r3, #23
 800aef8:	4605      	mov	r5, r0
 800aefa:	460c      	mov	r4, r1
 800aefc:	4616      	mov	r6, r2
 800aefe:	d505      	bpl.n	800af0c <__swrite+0x1e>
 800af00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af04:	2302      	movs	r3, #2
 800af06:	2200      	movs	r2, #0
 800af08:	f000 f868 	bl	800afdc <_lseek_r>
 800af0c:	89a3      	ldrh	r3, [r4, #12]
 800af0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800af12:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800af16:	81a3      	strh	r3, [r4, #12]
 800af18:	4632      	mov	r2, r6
 800af1a:	463b      	mov	r3, r7
 800af1c:	4628      	mov	r0, r5
 800af1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800af22:	f000 b817 	b.w	800af54 <_write_r>

0800af26 <__sseek>:
 800af26:	b510      	push	{r4, lr}
 800af28:	460c      	mov	r4, r1
 800af2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af2e:	f000 f855 	bl	800afdc <_lseek_r>
 800af32:	1c43      	adds	r3, r0, #1
 800af34:	89a3      	ldrh	r3, [r4, #12]
 800af36:	bf15      	itete	ne
 800af38:	6560      	strne	r0, [r4, #84]	; 0x54
 800af3a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800af3e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800af42:	81a3      	strheq	r3, [r4, #12]
 800af44:	bf18      	it	ne
 800af46:	81a3      	strhne	r3, [r4, #12]
 800af48:	bd10      	pop	{r4, pc}

0800af4a <__sclose>:
 800af4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af4e:	f000 b813 	b.w	800af78 <_close_r>
	...

0800af54 <_write_r>:
 800af54:	b538      	push	{r3, r4, r5, lr}
 800af56:	4d07      	ldr	r5, [pc, #28]	; (800af74 <_write_r+0x20>)
 800af58:	4604      	mov	r4, r0
 800af5a:	4608      	mov	r0, r1
 800af5c:	4611      	mov	r1, r2
 800af5e:	2200      	movs	r2, #0
 800af60:	602a      	str	r2, [r5, #0]
 800af62:	461a      	mov	r2, r3
 800af64:	f7f7 fb23 	bl	80025ae <_write>
 800af68:	1c43      	adds	r3, r0, #1
 800af6a:	d102      	bne.n	800af72 <_write_r+0x1e>
 800af6c:	682b      	ldr	r3, [r5, #0]
 800af6e:	b103      	cbz	r3, 800af72 <_write_r+0x1e>
 800af70:	6023      	str	r3, [r4, #0]
 800af72:	bd38      	pop	{r3, r4, r5, pc}
 800af74:	20000820 	.word	0x20000820

0800af78 <_close_r>:
 800af78:	b538      	push	{r3, r4, r5, lr}
 800af7a:	4d06      	ldr	r5, [pc, #24]	; (800af94 <_close_r+0x1c>)
 800af7c:	2300      	movs	r3, #0
 800af7e:	4604      	mov	r4, r0
 800af80:	4608      	mov	r0, r1
 800af82:	602b      	str	r3, [r5, #0]
 800af84:	f7f7 fb2f 	bl	80025e6 <_close>
 800af88:	1c43      	adds	r3, r0, #1
 800af8a:	d102      	bne.n	800af92 <_close_r+0x1a>
 800af8c:	682b      	ldr	r3, [r5, #0]
 800af8e:	b103      	cbz	r3, 800af92 <_close_r+0x1a>
 800af90:	6023      	str	r3, [r4, #0]
 800af92:	bd38      	pop	{r3, r4, r5, pc}
 800af94:	20000820 	.word	0x20000820

0800af98 <_fstat_r>:
 800af98:	b538      	push	{r3, r4, r5, lr}
 800af9a:	4d07      	ldr	r5, [pc, #28]	; (800afb8 <_fstat_r+0x20>)
 800af9c:	2300      	movs	r3, #0
 800af9e:	4604      	mov	r4, r0
 800afa0:	4608      	mov	r0, r1
 800afa2:	4611      	mov	r1, r2
 800afa4:	602b      	str	r3, [r5, #0]
 800afa6:	f7f7 fb2a 	bl	80025fe <_fstat>
 800afaa:	1c43      	adds	r3, r0, #1
 800afac:	d102      	bne.n	800afb4 <_fstat_r+0x1c>
 800afae:	682b      	ldr	r3, [r5, #0]
 800afb0:	b103      	cbz	r3, 800afb4 <_fstat_r+0x1c>
 800afb2:	6023      	str	r3, [r4, #0]
 800afb4:	bd38      	pop	{r3, r4, r5, pc}
 800afb6:	bf00      	nop
 800afb8:	20000820 	.word	0x20000820

0800afbc <_isatty_r>:
 800afbc:	b538      	push	{r3, r4, r5, lr}
 800afbe:	4d06      	ldr	r5, [pc, #24]	; (800afd8 <_isatty_r+0x1c>)
 800afc0:	2300      	movs	r3, #0
 800afc2:	4604      	mov	r4, r0
 800afc4:	4608      	mov	r0, r1
 800afc6:	602b      	str	r3, [r5, #0]
 800afc8:	f7f7 fb29 	bl	800261e <_isatty>
 800afcc:	1c43      	adds	r3, r0, #1
 800afce:	d102      	bne.n	800afd6 <_isatty_r+0x1a>
 800afd0:	682b      	ldr	r3, [r5, #0]
 800afd2:	b103      	cbz	r3, 800afd6 <_isatty_r+0x1a>
 800afd4:	6023      	str	r3, [r4, #0]
 800afd6:	bd38      	pop	{r3, r4, r5, pc}
 800afd8:	20000820 	.word	0x20000820

0800afdc <_lseek_r>:
 800afdc:	b538      	push	{r3, r4, r5, lr}
 800afde:	4d07      	ldr	r5, [pc, #28]	; (800affc <_lseek_r+0x20>)
 800afe0:	4604      	mov	r4, r0
 800afe2:	4608      	mov	r0, r1
 800afe4:	4611      	mov	r1, r2
 800afe6:	2200      	movs	r2, #0
 800afe8:	602a      	str	r2, [r5, #0]
 800afea:	461a      	mov	r2, r3
 800afec:	f7f7 fb22 	bl	8002634 <_lseek>
 800aff0:	1c43      	adds	r3, r0, #1
 800aff2:	d102      	bne.n	800affa <_lseek_r+0x1e>
 800aff4:	682b      	ldr	r3, [r5, #0]
 800aff6:	b103      	cbz	r3, 800affa <_lseek_r+0x1e>
 800aff8:	6023      	str	r3, [r4, #0]
 800affa:	bd38      	pop	{r3, r4, r5, pc}
 800affc:	20000820 	.word	0x20000820

0800b000 <_read_r>:
 800b000:	b538      	push	{r3, r4, r5, lr}
 800b002:	4d07      	ldr	r5, [pc, #28]	; (800b020 <_read_r+0x20>)
 800b004:	4604      	mov	r4, r0
 800b006:	4608      	mov	r0, r1
 800b008:	4611      	mov	r1, r2
 800b00a:	2200      	movs	r2, #0
 800b00c:	602a      	str	r2, [r5, #0]
 800b00e:	461a      	mov	r2, r3
 800b010:	f7f7 fab0 	bl	8002574 <_read>
 800b014:	1c43      	adds	r3, r0, #1
 800b016:	d102      	bne.n	800b01e <_read_r+0x1e>
 800b018:	682b      	ldr	r3, [r5, #0]
 800b01a:	b103      	cbz	r3, 800b01e <_read_r+0x1e>
 800b01c:	6023      	str	r3, [r4, #0]
 800b01e:	bd38      	pop	{r3, r4, r5, pc}
 800b020:	20000820 	.word	0x20000820

0800b024 <round>:
 800b024:	ec51 0b10 	vmov	r0, r1, d0
 800b028:	b570      	push	{r4, r5, r6, lr}
 800b02a:	f3c1 550a 	ubfx	r5, r1, #20, #11
 800b02e:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 800b032:	2c13      	cmp	r4, #19
 800b034:	ee10 2a10 	vmov	r2, s0
 800b038:	460b      	mov	r3, r1
 800b03a:	dc19      	bgt.n	800b070 <round+0x4c>
 800b03c:	2c00      	cmp	r4, #0
 800b03e:	da09      	bge.n	800b054 <round+0x30>
 800b040:	3401      	adds	r4, #1
 800b042:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800b046:	d103      	bne.n	800b050 <round+0x2c>
 800b048:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800b04c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800b050:	2200      	movs	r2, #0
 800b052:	e028      	b.n	800b0a6 <round+0x82>
 800b054:	4d15      	ldr	r5, [pc, #84]	; (800b0ac <round+0x88>)
 800b056:	4125      	asrs	r5, r4
 800b058:	ea01 0605 	and.w	r6, r1, r5
 800b05c:	4332      	orrs	r2, r6
 800b05e:	d00e      	beq.n	800b07e <round+0x5a>
 800b060:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800b064:	fa42 f404 	asr.w	r4, r2, r4
 800b068:	4423      	add	r3, r4
 800b06a:	ea23 0305 	bic.w	r3, r3, r5
 800b06e:	e7ef      	b.n	800b050 <round+0x2c>
 800b070:	2c33      	cmp	r4, #51	; 0x33
 800b072:	dd07      	ble.n	800b084 <round+0x60>
 800b074:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800b078:	d101      	bne.n	800b07e <round+0x5a>
 800b07a:	f7f5 f927 	bl	80002cc <__adddf3>
 800b07e:	ec41 0b10 	vmov	d0, r0, r1
 800b082:	bd70      	pop	{r4, r5, r6, pc}
 800b084:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 800b088:	f04f 35ff 	mov.w	r5, #4294967295
 800b08c:	40f5      	lsrs	r5, r6
 800b08e:	4228      	tst	r0, r5
 800b090:	d0f5      	beq.n	800b07e <round+0x5a>
 800b092:	2101      	movs	r1, #1
 800b094:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800b098:	fa01 f404 	lsl.w	r4, r1, r4
 800b09c:	1912      	adds	r2, r2, r4
 800b09e:	bf28      	it	cs
 800b0a0:	185b      	addcs	r3, r3, r1
 800b0a2:	ea22 0205 	bic.w	r2, r2, r5
 800b0a6:	4619      	mov	r1, r3
 800b0a8:	4610      	mov	r0, r2
 800b0aa:	e7e8      	b.n	800b07e <round+0x5a>
 800b0ac:	000fffff 	.word	0x000fffff

0800b0b0 <_init>:
 800b0b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0b2:	bf00      	nop
 800b0b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0b6:	bc08      	pop	{r3}
 800b0b8:	469e      	mov	lr, r3
 800b0ba:	4770      	bx	lr

0800b0bc <_fini>:
 800b0bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0be:	bf00      	nop
 800b0c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0c2:	bc08      	pop	{r3}
 800b0c4:	469e      	mov	lr, r3
 800b0c6:	4770      	bx	lr
