// Seed: 1099258289
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_20 :
  assert property (@(posedge (1) or posedge (id_4) | {id_2, 1, id_1 + id_10}) id_20)
  else;
  wire id_21;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    output wire id_2,
    input tri1 id_3,
    output wire id_4
    , id_38,
    input wire id_5,
    output supply1 id_6,
    input wor id_7,
    inout tri0 id_8,
    output tri1 id_9,
    input tri id_10,
    output wor id_11
    , id_39,
    input tri1 id_12
    , id_40,
    input tri0 id_13,
    input uwire id_14,
    input tri1 id_15,
    output supply1 id_16,
    input tri1 id_17,
    output tri1 id_18,
    input wor id_19,
    input wor id_20,
    output uwire id_21,
    output tri1 id_22,
    input supply1 id_23
    , id_41,
    input wor id_24,
    input wor id_25,
    input supply0 id_26,
    input tri id_27,
    input tri0 id_28,
    output tri0 id_29,
    input tri0 id_30,
    output wire id_31,
    output supply1 id_32,
    input supply1 id_33,
    input supply0 id_34,
    input supply0 id_35,
    input tri0 id_36
);
  always disable id_42;
  module_0 modCall_1 (
      id_40,
      id_39,
      id_42,
      id_41,
      id_41,
      id_41,
      id_38,
      id_38,
      id_41,
      id_41,
      id_38,
      id_39,
      id_39,
      id_38,
      id_41,
      id_40,
      id_40,
      id_40,
      id_42
  );
  id_43(
      .id_0((id_38)), .id_1(id_28), .id_2(), .id_3(1), .id_4(id_42)
  );
endmodule
