{"sha": "e78f06a8c35fcdab58cef654a3a2bc37a5d3c790", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZTc4ZjA2YThjMzVmY2RhYjU4Y2VmNjU0YTNhMmJjMzdhNWQzYzc5MA==", "commit": {"author": {"name": "Michael Meissner", "email": "meissner@linux.vnet.ibm.com", "date": "2014-01-16T17:08:52Z"}, "committer": {"name": "Michael Meissner", "email": "meissner@gcc.gnu.org", "date": "2014-01-16T17:08:52Z"}, "message": "re PR target/59844 (Powerpc64le cannot bootstrap with -O3/-mcpu=power8)\n\n2014-01-16  Michael Meissner  <meissner@linux.vnet.ibm.com>\n\n\tPR target/59844\n\t* config/rs6000/rs6000.md (reload_vsx_from_gprsf): Add little\n\tendian support, remove tests for WORDS_BIG_ENDIAN.\n\t(p8_mfvsrd_3_<mode>): Likewise.\n\t(reload_gpr_from_vsx<mode>): Likewise.\n\t(reload_gpr_from_vsxsf): Likewise.\n\t(p8_mfvsrd_4_disf): Likewise.\n\nFrom-SVN: r206668", "tree": {"sha": "ad9a94dff89b8d1ed13aa9ccdf2324d60cd5ad14", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/ad9a94dff89b8d1ed13aa9ccdf2324d60cd5ad14"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/e78f06a8c35fcdab58cef654a3a2bc37a5d3c790", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e78f06a8c35fcdab58cef654a3a2bc37a5d3c790", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e78f06a8c35fcdab58cef654a3a2bc37a5d3c790", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e78f06a8c35fcdab58cef654a3a2bc37a5d3c790/comments", "author": null, "committer": null, "parents": [{"sha": "9d1ae52c147f15b4cd6d6625b4667c73cd2ee558", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9d1ae52c147f15b4cd6d6625b4667c73cd2ee558", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9d1ae52c147f15b4cd6d6625b4667c73cd2ee558"}], "stats": {"total": 20, "additions": 15, "deletions": 5}, "files": [{"sha": "1f17de0ec2802d1d268c68791aa2997990b7eee7", "filename": "gcc/ChangeLog", "status": "modified", "additions": 10, "deletions": 0, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e78f06a8c35fcdab58cef654a3a2bc37a5d3c790/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e78f06a8c35fcdab58cef654a3a2bc37a5d3c790/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=e78f06a8c35fcdab58cef654a3a2bc37a5d3c790", "patch": "@@ -1,3 +1,13 @@\n+2014-01-16  Michael Meissner  <meissner@linux.vnet.ibm.com>\n+\n+\tPR target/59844\n+\t* config/rs6000/rs6000.md (reload_vsx_from_gprsf): Add little\n+\tendian support, remove tests for WORDS_BIG_ENDIAN.\n+\t(p8_mfvsrd_3_<mode>): Likewise.\n+\t(reload_gpr_from_vsx<mode>): Likewise.\n+\t(reload_gpr_from_vsxsf): Likewise.\n+\t(p8_mfvsrd_4_disf): Likewise.\n+\n 2014-01-16  Richard Biener  <rguenther@suse.de>\n \n \tPR rtl-optimization/46590"}, {"sha": "726b3b09edcb785b139676ae206c76bba3974e17", "filename": "gcc/config/rs6000/rs6000.md", "status": "modified", "additions": 5, "deletions": 5, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e78f06a8c35fcdab58cef654a3a2bc37a5d3c790/gcc%2Fconfig%2Frs6000%2Frs6000.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e78f06a8c35fcdab58cef654a3a2bc37a5d3c790/gcc%2Fconfig%2Frs6000%2Frs6000.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.md?ref=e78f06a8c35fcdab58cef654a3a2bc37a5d3c790", "patch": "@@ -9972,7 +9972,7 @@\n \t(unspec:SF [(match_operand:SF 1 \"register_operand\" \"r\")]\n \t\t   UNSPEC_P8V_RELOAD_FROM_GPR))\n    (clobber (match_operand:DI 2 \"register_operand\" \"=r\"))]\n-  \"TARGET_POWERPC64 && TARGET_DIRECT_MOVE && WORDS_BIG_ENDIAN\"\n+  \"TARGET_POWERPC64 && TARGET_DIRECT_MOVE\"\n   \"#\"\n   \"&& reload_completed\"\n   [(const_int 0)]\n@@ -9999,7 +9999,7 @@\n   [(set (match_operand:DF 0 \"register_operand\" \"=r\")\n \t(unspec:DF [(match_operand:FMOVE128_GPR 1 \"register_operand\" \"wa\")]\n \t\t   UNSPEC_P8V_RELOAD_FROM_VSX))]\n-  \"TARGET_POWERPC64 && TARGET_DIRECT_MOVE && WORDS_BIG_ENDIAN\"\n+  \"TARGET_POWERPC64 && TARGET_DIRECT_MOVE\"\n   \"mfvsrd %0,%x1\"\n   [(set_attr \"type\" \"mftgpr\")])\n \n@@ -10009,7 +10009,7 @@\n \t [(match_operand:FMOVE128_GPR 1 \"register_operand\" \"wa\")]\n \t UNSPEC_P8V_RELOAD_FROM_VSX))\n    (clobber (match_operand:FMOVE128_GPR 2 \"register_operand\" \"=wa\"))]\n-  \"TARGET_POWERPC64 && TARGET_DIRECT_MOVE && WORDS_BIG_ENDIAN\"\n+  \"TARGET_POWERPC64 && TARGET_DIRECT_MOVE\"\n   \"#\"\n   \"&& reload_completed\"\n   [(const_int 0)]\n@@ -10036,7 +10036,7 @@\n \t(unspec:SF [(match_operand:SF 1 \"register_operand\" \"wa\")]\n \t\t   UNSPEC_P8V_RELOAD_FROM_VSX))\n    (clobber (match_operand:V4SF 2 \"register_operand\" \"=wa\"))]\n-  \"TARGET_POWERPC64 && TARGET_DIRECT_MOVE && WORDS_BIG_ENDIAN\"\n+  \"TARGET_POWERPC64 && TARGET_DIRECT_MOVE\"\n   \"#\"\n   \"&& reload_completed\"\n   [(const_int 0)]\n@@ -10058,7 +10058,7 @@\n   [(set (match_operand:DI 0 \"register_operand\" \"=r\")\n \t(unspec:DI [(match_operand:V4SF 1 \"register_operand\" \"wa\")]\n \t\t   UNSPEC_P8V_RELOAD_FROM_VSX))]\n-  \"TARGET_POWERPC64 && TARGET_DIRECT_MOVE && WORDS_BIG_ENDIAN\"\n+  \"TARGET_POWERPC64 && TARGET_DIRECT_MOVE\"\n   \"mfvsrd %0,%x1\"\n   [(set_attr \"type\" \"mftgpr\")])\n "}]}