Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec 17 01:06:52 2025
| Host         : SimiBook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tbs_core_board_timing_summary_routed.rpt -pb tbs_core_board_timing_summary_routed.pb -rpx tbs_core_board_timing_summary_routed.rpx -warn_on_violation
| Design       : tbs_core_board
| Device       : 7s25-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   1000        
LUTAR-1    Warning           LUT drives async reset alert  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3303)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9558)
5. checking no_input_delay (9)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3303)
---------------------------
 There are 3303 register/latch pins with no clock driven by root clock pin: clock_i (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9558)
---------------------------------------------------
 There are 9558 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 9595          inf        0.000                      0                 9595           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          9595 Endpoints
Min Delay          9595 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/n1224_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/dac_control_0/n1631_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.852ns  (logic 2.608ns (14.609%)  route 15.244ns (85.391%))
  Logic Levels:           12  (CARRY4=3 FDCE=1 LUT2=2 LUT3=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y22         FDCE                         0.000     0.000 r  tbs_core_0/debouncer_2/n1224_reg/C
    SLICE_X27Y22         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  tbs_core_0/debouncer_2/n1224_reg/Q
                         net (fo=42, routed)          2.514     2.970    tbs_core_0/debouncer_2/control_mode_debounced
    SLICE_X23Y10         LUT3 (Prop_lut3_I1_O)        0.124     3.094 r  tbs_core_0/debouncer_2/n1631[10]_i_3/O
                         net (fo=43, routed)          1.853     4.947    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/n1079
    SLICE_X21Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.071 f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/n2635[269]_i_4/O
                         net (fo=54, routed)          2.539     7.610    tbs_core_0/adaptive_ctrl_0/n1102_reg
    SLICE_X28Y33         LUT3 (Prop_lut3_I0_O)        0.124     7.734 f  tbs_core_0/adaptive_ctrl_0/n1306_i_1/O
                         net (fo=34, routed)          2.025     9.759    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X22Y14         LUT2 (Prop_lut2_I1_O)        0.148     9.907 r  tbs_core_0/adaptive_ctrl_0/n1496[9]_i_6/O
                         net (fo=11, routed)          1.454    11.361    tbs_core_0/adaptive_ctrl_0/n1496[9]_i_6_n_0
    SLICE_X16Y12         LUT6 (Prop_lut6_I3_O)        0.328    11.689 r  tbs_core_0/adaptive_ctrl_0/n1498[3]_i_11/O
                         net (fo=7, routed)           1.721    13.409    tbs_core_0/adaptive_ctrl_0/n1498[3]_i_11_n_0
    SLICE_X23Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.533 r  tbs_core_0/adaptive_ctrl_0/n1630[4]_i_2/O
                         net (fo=5, routed)           0.975    14.509    tbs_core_0/adaptive_ctrl_0/n198[3]
    SLICE_X21Y7          LUT2 (Prop_lut2_I0_O)        0.124    14.633 r  tbs_core_0/adaptive_ctrl_0/n1631[3]_i_4/O
                         net (fo=1, routed)           0.000    14.633    tbs_core_0/dac_control_0/n1631_reg[3]_1[3]
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.034 r  tbs_core_0/dac_control_0/n1631_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.034    tbs_core_0/dac_control_0/n1631_reg[3]_i_2_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.148 r  tbs_core_0/dac_control_0/n1631_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.148    tbs_core_0/dac_control_0/n1631_reg[7]_i_2_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.387 f  tbs_core_0/dac_control_0/n1631_reg[10]_i_4/O[2]
                         net (fo=2, routed)           0.970    16.356    tbs_core_0/adaptive_ctrl_0/n1631_reg[0][0]
    SLICE_X22Y11         LUT6 (Prop_lut6_I3_O)        0.302    16.658 r  tbs_core_0/adaptive_ctrl_0/n1631[10]_i_1/O
                         net (fo=11, routed)          1.194    17.852    tbs_core_0/dac_control_0/E[0]
    SLICE_X22Y8          FDCE                                         r  tbs_core_0/dac_control_0/n1631_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/n1224_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/dac_control_0/n1631_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.852ns  (logic 2.608ns (14.609%)  route 15.244ns (85.391%))
  Logic Levels:           12  (CARRY4=3 FDCE=1 LUT2=2 LUT3=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y22         FDCE                         0.000     0.000 r  tbs_core_0/debouncer_2/n1224_reg/C
    SLICE_X27Y22         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  tbs_core_0/debouncer_2/n1224_reg/Q
                         net (fo=42, routed)          2.514     2.970    tbs_core_0/debouncer_2/control_mode_debounced
    SLICE_X23Y10         LUT3 (Prop_lut3_I1_O)        0.124     3.094 r  tbs_core_0/debouncer_2/n1631[10]_i_3/O
                         net (fo=43, routed)          1.853     4.947    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/n1079
    SLICE_X21Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.071 f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/n2635[269]_i_4/O
                         net (fo=54, routed)          2.539     7.610    tbs_core_0/adaptive_ctrl_0/n1102_reg
    SLICE_X28Y33         LUT3 (Prop_lut3_I0_O)        0.124     7.734 f  tbs_core_0/adaptive_ctrl_0/n1306_i_1/O
                         net (fo=34, routed)          2.025     9.759    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X22Y14         LUT2 (Prop_lut2_I1_O)        0.148     9.907 r  tbs_core_0/adaptive_ctrl_0/n1496[9]_i_6/O
                         net (fo=11, routed)          1.454    11.361    tbs_core_0/adaptive_ctrl_0/n1496[9]_i_6_n_0
    SLICE_X16Y12         LUT6 (Prop_lut6_I3_O)        0.328    11.689 r  tbs_core_0/adaptive_ctrl_0/n1498[3]_i_11/O
                         net (fo=7, routed)           1.721    13.409    tbs_core_0/adaptive_ctrl_0/n1498[3]_i_11_n_0
    SLICE_X23Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.533 r  tbs_core_0/adaptive_ctrl_0/n1630[4]_i_2/O
                         net (fo=5, routed)           0.975    14.509    tbs_core_0/adaptive_ctrl_0/n198[3]
    SLICE_X21Y7          LUT2 (Prop_lut2_I0_O)        0.124    14.633 r  tbs_core_0/adaptive_ctrl_0/n1631[3]_i_4/O
                         net (fo=1, routed)           0.000    14.633    tbs_core_0/dac_control_0/n1631_reg[3]_1[3]
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.034 r  tbs_core_0/dac_control_0/n1631_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.034    tbs_core_0/dac_control_0/n1631_reg[3]_i_2_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.148 r  tbs_core_0/dac_control_0/n1631_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.148    tbs_core_0/dac_control_0/n1631_reg[7]_i_2_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.387 f  tbs_core_0/dac_control_0/n1631_reg[10]_i_4/O[2]
                         net (fo=2, routed)           0.970    16.356    tbs_core_0/adaptive_ctrl_0/n1631_reg[0][0]
    SLICE_X22Y11         LUT6 (Prop_lut6_I3_O)        0.302    16.658 r  tbs_core_0/adaptive_ctrl_0/n1631[10]_i_1/O
                         net (fo=11, routed)          1.194    17.852    tbs_core_0/dac_control_0/E[0]
    SLICE_X22Y8          FDCE                                         r  tbs_core_0/dac_control_0/n1631_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/n1224_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/dac_control_0/n1631_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.852ns  (logic 2.608ns (14.609%)  route 15.244ns (85.391%))
  Logic Levels:           12  (CARRY4=3 FDCE=1 LUT2=2 LUT3=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y22         FDCE                         0.000     0.000 r  tbs_core_0/debouncer_2/n1224_reg/C
    SLICE_X27Y22         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  tbs_core_0/debouncer_2/n1224_reg/Q
                         net (fo=42, routed)          2.514     2.970    tbs_core_0/debouncer_2/control_mode_debounced
    SLICE_X23Y10         LUT3 (Prop_lut3_I1_O)        0.124     3.094 r  tbs_core_0/debouncer_2/n1631[10]_i_3/O
                         net (fo=43, routed)          1.853     4.947    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/n1079
    SLICE_X21Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.071 f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/n2635[269]_i_4/O
                         net (fo=54, routed)          2.539     7.610    tbs_core_0/adaptive_ctrl_0/n1102_reg
    SLICE_X28Y33         LUT3 (Prop_lut3_I0_O)        0.124     7.734 f  tbs_core_0/adaptive_ctrl_0/n1306_i_1/O
                         net (fo=34, routed)          2.025     9.759    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X22Y14         LUT2 (Prop_lut2_I1_O)        0.148     9.907 r  tbs_core_0/adaptive_ctrl_0/n1496[9]_i_6/O
                         net (fo=11, routed)          1.454    11.361    tbs_core_0/adaptive_ctrl_0/n1496[9]_i_6_n_0
    SLICE_X16Y12         LUT6 (Prop_lut6_I3_O)        0.328    11.689 r  tbs_core_0/adaptive_ctrl_0/n1498[3]_i_11/O
                         net (fo=7, routed)           1.721    13.409    tbs_core_0/adaptive_ctrl_0/n1498[3]_i_11_n_0
    SLICE_X23Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.533 r  tbs_core_0/adaptive_ctrl_0/n1630[4]_i_2/O
                         net (fo=5, routed)           0.975    14.509    tbs_core_0/adaptive_ctrl_0/n198[3]
    SLICE_X21Y7          LUT2 (Prop_lut2_I0_O)        0.124    14.633 r  tbs_core_0/adaptive_ctrl_0/n1631[3]_i_4/O
                         net (fo=1, routed)           0.000    14.633    tbs_core_0/dac_control_0/n1631_reg[3]_1[3]
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.034 r  tbs_core_0/dac_control_0/n1631_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.034    tbs_core_0/dac_control_0/n1631_reg[3]_i_2_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.148 r  tbs_core_0/dac_control_0/n1631_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.148    tbs_core_0/dac_control_0/n1631_reg[7]_i_2_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.387 f  tbs_core_0/dac_control_0/n1631_reg[10]_i_4/O[2]
                         net (fo=2, routed)           0.970    16.356    tbs_core_0/adaptive_ctrl_0/n1631_reg[0][0]
    SLICE_X22Y11         LUT6 (Prop_lut6_I3_O)        0.302    16.658 r  tbs_core_0/adaptive_ctrl_0/n1631[10]_i_1/O
                         net (fo=11, routed)          1.194    17.852    tbs_core_0/dac_control_0/E[0]
    SLICE_X22Y8          FDCE                                         r  tbs_core_0/dac_control_0/n1631_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/n1224_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/dac_control_0/n1631_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.852ns  (logic 2.608ns (14.609%)  route 15.244ns (85.391%))
  Logic Levels:           12  (CARRY4=3 FDCE=1 LUT2=2 LUT3=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y22         FDCE                         0.000     0.000 r  tbs_core_0/debouncer_2/n1224_reg/C
    SLICE_X27Y22         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  tbs_core_0/debouncer_2/n1224_reg/Q
                         net (fo=42, routed)          2.514     2.970    tbs_core_0/debouncer_2/control_mode_debounced
    SLICE_X23Y10         LUT3 (Prop_lut3_I1_O)        0.124     3.094 r  tbs_core_0/debouncer_2/n1631[10]_i_3/O
                         net (fo=43, routed)          1.853     4.947    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/n1079
    SLICE_X21Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.071 f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/n2635[269]_i_4/O
                         net (fo=54, routed)          2.539     7.610    tbs_core_0/adaptive_ctrl_0/n1102_reg
    SLICE_X28Y33         LUT3 (Prop_lut3_I0_O)        0.124     7.734 f  tbs_core_0/adaptive_ctrl_0/n1306_i_1/O
                         net (fo=34, routed)          2.025     9.759    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X22Y14         LUT2 (Prop_lut2_I1_O)        0.148     9.907 r  tbs_core_0/adaptive_ctrl_0/n1496[9]_i_6/O
                         net (fo=11, routed)          1.454    11.361    tbs_core_0/adaptive_ctrl_0/n1496[9]_i_6_n_0
    SLICE_X16Y12         LUT6 (Prop_lut6_I3_O)        0.328    11.689 r  tbs_core_0/adaptive_ctrl_0/n1498[3]_i_11/O
                         net (fo=7, routed)           1.721    13.409    tbs_core_0/adaptive_ctrl_0/n1498[3]_i_11_n_0
    SLICE_X23Y10         LUT6 (Prop_lut6_I2_O)        0.124    13.533 r  tbs_core_0/adaptive_ctrl_0/n1630[4]_i_2/O
                         net (fo=5, routed)           0.975    14.509    tbs_core_0/adaptive_ctrl_0/n198[3]
    SLICE_X21Y7          LUT2 (Prop_lut2_I0_O)        0.124    14.633 r  tbs_core_0/adaptive_ctrl_0/n1631[3]_i_4/O
                         net (fo=1, routed)           0.000    14.633    tbs_core_0/dac_control_0/n1631_reg[3]_1[3]
    SLICE_X21Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.034 r  tbs_core_0/dac_control_0/n1631_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.034    tbs_core_0/dac_control_0/n1631_reg[3]_i_2_n_0
    SLICE_X21Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.148 r  tbs_core_0/dac_control_0/n1631_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.148    tbs_core_0/dac_control_0/n1631_reg[7]_i_2_n_0
    SLICE_X21Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.387 f  tbs_core_0/dac_control_0/n1631_reg[10]_i_4/O[2]
                         net (fo=2, routed)           0.970    16.356    tbs_core_0/adaptive_ctrl_0/n1631_reg[0][0]
    SLICE_X22Y11         LUT6 (Prop_lut6_I3_O)        0.302    16.658 r  tbs_core_0/adaptive_ctrl_0/n1631[10]_i_1/O
                         net (fo=11, routed)          1.194    17.852    tbs_core_0/dac_control_0/E[0]
    SLICE_X22Y8          FDCE                                         r  tbs_core_0/dac_control_0/n1631_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/uart_0/uart_rx_0/n3049_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/n2635_reg[152]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.743ns  (logic 1.320ns (7.440%)  route 16.423ns (92.560%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDCE                         0.000     0.000 r  tbs_core_0/uart_0/uart_rx_0/n3049_reg/C
    SLICE_X31Y16         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  tbs_core_0/uart_0/uart_rx_0/n3049_reg/Q
                         net (fo=13, routed)          1.395     1.814    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X27Y18         LUT4 (Prop_lut4_I2_O)        0.327     2.141 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_14/O
                         net (fo=1, routed)           0.871     3.012    tbs_core_0/debouncer_2/n2635[269]_i_5
    SLICE_X28Y19         LUT6 (Prop_lut6_I4_O)        0.326     3.338 r  tbs_core_0/debouncer_2/n2635[269]_i_9/O
                         net (fo=1, routed)           0.161     3.499    tbs_core_0/uart_0/uart_rx_0/n2153_reg[0]_1
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124     3.623 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_5/O
                         net (fo=4, routed)           1.185     4.808    tbs_core_0/uart_0/uart_rx_0/n3048_reg[0]_0
    SLICE_X33Y23         LUT5 (Prop_lut5_I3_O)        0.124     4.932 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_2/O
                         net (fo=3039, routed)       12.811    17.743    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/n2636_reg[0]_0
    SLICE_X22Y25         FDCE                                         f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/n2635_reg[152]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/uart_0/uart_rx_0/n3049_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/n2635_reg[153]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.743ns  (logic 1.320ns (7.440%)  route 16.423ns (92.560%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDCE                         0.000     0.000 r  tbs_core_0/uart_0/uart_rx_0/n3049_reg/C
    SLICE_X31Y16         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  tbs_core_0/uart_0/uart_rx_0/n3049_reg/Q
                         net (fo=13, routed)          1.395     1.814    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X27Y18         LUT4 (Prop_lut4_I2_O)        0.327     2.141 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_14/O
                         net (fo=1, routed)           0.871     3.012    tbs_core_0/debouncer_2/n2635[269]_i_5
    SLICE_X28Y19         LUT6 (Prop_lut6_I4_O)        0.326     3.338 r  tbs_core_0/debouncer_2/n2635[269]_i_9/O
                         net (fo=1, routed)           0.161     3.499    tbs_core_0/uart_0/uart_rx_0/n2153_reg[0]_1
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124     3.623 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_5/O
                         net (fo=4, routed)           1.185     4.808    tbs_core_0/uart_0/uart_rx_0/n3048_reg[0]_0
    SLICE_X33Y23         LUT5 (Prop_lut5_I3_O)        0.124     4.932 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_2/O
                         net (fo=3039, routed)       12.811    17.743    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/n2636_reg[0]_0
    SLICE_X22Y25         FDCE                                         f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/n2635_reg[153]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/uart_0/uart_rx_0/n3049_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/n2635_reg[162]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.743ns  (logic 1.320ns (7.440%)  route 16.423ns (92.560%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDCE                         0.000     0.000 r  tbs_core_0/uart_0/uart_rx_0/n3049_reg/C
    SLICE_X31Y16         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  tbs_core_0/uart_0/uart_rx_0/n3049_reg/Q
                         net (fo=13, routed)          1.395     1.814    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X27Y18         LUT4 (Prop_lut4_I2_O)        0.327     2.141 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_14/O
                         net (fo=1, routed)           0.871     3.012    tbs_core_0/debouncer_2/n2635[269]_i_5
    SLICE_X28Y19         LUT6 (Prop_lut6_I4_O)        0.326     3.338 r  tbs_core_0/debouncer_2/n2635[269]_i_9/O
                         net (fo=1, routed)           0.161     3.499    tbs_core_0/uart_0/uart_rx_0/n2153_reg[0]_1
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124     3.623 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_5/O
                         net (fo=4, routed)           1.185     4.808    tbs_core_0/uart_0/uart_rx_0/n3048_reg[0]_0
    SLICE_X33Y23         LUT5 (Prop_lut5_I3_O)        0.124     4.932 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_2/O
                         net (fo=3039, routed)       12.811    17.743    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/n2636_reg[0]_0
    SLICE_X23Y25         FDCE                                         f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/n2635_reg[162]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/uart_0/uart_rx_0/n3049_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/n2635_reg[163]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.743ns  (logic 1.320ns (7.440%)  route 16.423ns (92.560%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDCE                         0.000     0.000 r  tbs_core_0/uart_0/uart_rx_0/n3049_reg/C
    SLICE_X31Y16         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  tbs_core_0/uart_0/uart_rx_0/n3049_reg/Q
                         net (fo=13, routed)          1.395     1.814    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X27Y18         LUT4 (Prop_lut4_I2_O)        0.327     2.141 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_14/O
                         net (fo=1, routed)           0.871     3.012    tbs_core_0/debouncer_2/n2635[269]_i_5
    SLICE_X28Y19         LUT6 (Prop_lut6_I4_O)        0.326     3.338 r  tbs_core_0/debouncer_2/n2635[269]_i_9/O
                         net (fo=1, routed)           0.161     3.499    tbs_core_0/uart_0/uart_rx_0/n2153_reg[0]_1
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124     3.623 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_5/O
                         net (fo=4, routed)           1.185     4.808    tbs_core_0/uart_0/uart_rx_0/n3048_reg[0]_0
    SLICE_X33Y23         LUT5 (Prop_lut5_I3_O)        0.124     4.932 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_2/O
                         net (fo=3039, routed)       12.811    17.743    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/n2636_reg[0]_0
    SLICE_X23Y25         FDCE                                         f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/n2635_reg[163]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/uart_0/uart_rx_0/n3049_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/n2635_reg[164]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.743ns  (logic 1.320ns (7.440%)  route 16.423ns (92.560%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDCE                         0.000     0.000 r  tbs_core_0/uart_0/uart_rx_0/n3049_reg/C
    SLICE_X31Y16         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  tbs_core_0/uart_0/uart_rx_0/n3049_reg/Q
                         net (fo=13, routed)          1.395     1.814    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X27Y18         LUT4 (Prop_lut4_I2_O)        0.327     2.141 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_14/O
                         net (fo=1, routed)           0.871     3.012    tbs_core_0/debouncer_2/n2635[269]_i_5
    SLICE_X28Y19         LUT6 (Prop_lut6_I4_O)        0.326     3.338 r  tbs_core_0/debouncer_2/n2635[269]_i_9/O
                         net (fo=1, routed)           0.161     3.499    tbs_core_0/uart_0/uart_rx_0/n2153_reg[0]_1
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124     3.623 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_5/O
                         net (fo=4, routed)           1.185     4.808    tbs_core_0/uart_0/uart_rx_0/n3048_reg[0]_0
    SLICE_X33Y23         LUT5 (Prop_lut5_I3_O)        0.124     4.932 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_2/O
                         net (fo=3039, routed)       12.811    17.743    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/n2636_reg[0]_0
    SLICE_X23Y25         FDCE                                         f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/n2635_reg[164]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/uart_0/uart_rx_0/n3049_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/n2635_reg[166]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.743ns  (logic 1.320ns (7.440%)  route 16.423ns (92.560%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDCE                         0.000     0.000 r  tbs_core_0/uart_0/uart_rx_0/n3049_reg/C
    SLICE_X31Y16         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  tbs_core_0/uart_0/uart_rx_0/n3049_reg/Q
                         net (fo=13, routed)          1.395     1.814    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X27Y18         LUT4 (Prop_lut4_I2_O)        0.327     2.141 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_14/O
                         net (fo=1, routed)           0.871     3.012    tbs_core_0/debouncer_2/n2635[269]_i_5
    SLICE_X28Y19         LUT6 (Prop_lut6_I4_O)        0.326     3.338 r  tbs_core_0/debouncer_2/n2635[269]_i_9/O
                         net (fo=1, routed)           0.161     3.499    tbs_core_0/uart_0/uart_rx_0/n2153_reg[0]_1
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124     3.623 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_5/O
                         net (fo=4, routed)           1.185     4.808    tbs_core_0/uart_0/uart_rx_0/n3048_reg[0]_0
    SLICE_X33Y23         LUT5 (Prop_lut5_I3_O)        0.124     4.932 f  tbs_core_0/uart_0/uart_rx_0/n2635[269]_i_2/O
                         net (fo=3039, routed)       12.811    17.743    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/n2636_reg[0]_0
    SLICE_X23Y25         FDCE                                         f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/n2635_reg[166]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tbs_core_0/spike_memory_0/n2152_reg[283]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/spike_memory_0/n2152_reg[302]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.128ns (63.513%)  route 0.074ns (36.487%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDCE                         0.000     0.000 r  tbs_core_0/spike_memory_0/n2152_reg[283]/C
    SLICE_X33Y44         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  tbs_core_0/spike_memory_0/n2152_reg[283]/Q
                         net (fo=2, routed)           0.074     0.202    tbs_core_0/spike_memory_0/p_13_in[17]
    SLICE_X32Y44         FDCE                                         r  tbs_core_0/spike_memory_0/n2152_reg[302]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/spike_memory_0/n2152_reg[60]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/spike_memory_0/n2152_reg[79]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.128ns (62.108%)  route 0.078ns (37.892%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE                         0.000     0.000 r  tbs_core_0/spike_memory_0/n2152_reg[60]/C
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  tbs_core_0/spike_memory_0/n2152_reg[60]/Q
                         net (fo=2, routed)           0.078     0.206    tbs_core_0/spike_memory_0/p_2_in[3]
    SLICE_X24Y37         FDCE                                         r  tbs_core_0/spike_memory_0/n2152_reg[79]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_5/sync_chain_0/n1145_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/debouncer_5/sync_chain_0/n1145_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDCE                         0.000     0.000 r  tbs_core_0/debouncer_5/sync_chain_0/n1145_reg[0]/C
    SLICE_X38Y27         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tbs_core_0/debouncer_5/sync_chain_0/n1145_reg[0]/Q
                         net (fo=1, routed)           0.065     0.206    tbs_core_0/debouncer_5/sync_chain_0/n1139[1]
    SLICE_X38Y27         FDCE                                         r  tbs_core_0/debouncer_5/sync_chain_0/n1145_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/spike_memory_0/n2152_reg[1326]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/spike_memory_0/n2152_reg[1345]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.128ns (62.028%)  route 0.078ns (37.972%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE                         0.000     0.000 r  tbs_core_0/spike_memory_0/n2152_reg[1326]/C
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  tbs_core_0/spike_memory_0/n2152_reg[1326]/Q
                         net (fo=2, routed)           0.078     0.206    tbs_core_0/spike_memory_0/p_68_in[15]
    SLICE_X39Y44         FDCE                                         r  tbs_core_0/spike_memory_0/n2152_reg[1345]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/spike_memory_0/n2152_reg[1460]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/spike_memory_0/n2152_reg[1479]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.128ns (61.625%)  route 0.080ns (38.375%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDCE                         0.000     0.000 r  tbs_core_0/spike_memory_0/n2152_reg[1460]/C
    SLICE_X38Y37         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  tbs_core_0/spike_memory_0/n2152_reg[1460]/Q
                         net (fo=2, routed)           0.080     0.208    tbs_core_0/spike_memory_0/p_75_in[16]
    SLICE_X39Y37         FDCE                                         r  tbs_core_0/spike_memory_0/n2152_reg[1479]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/spike_memory_0/n2152_reg[1049]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/spike_memory_0/n2152_reg[1068]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.387%)  route 0.068ns (32.613%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y45         FDCE                         0.000     0.000 r  tbs_core_0/spike_memory_0/n2152_reg[1049]/C
    SLICE_X29Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tbs_core_0/spike_memory_0/n2152_reg[1049]/Q
                         net (fo=2, routed)           0.068     0.209    tbs_core_0/spike_memory_0/p_54_in[4]
    SLICE_X28Y45         FDCE                                         r  tbs_core_0/spike_memory_0/n2152_reg[1068]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/spike_memory_0/n2152_reg[1233]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/spike_memory_0/n2152_reg[1252]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.387%)  route 0.068ns (32.613%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE                         0.000     0.000 r  tbs_core_0/spike_memory_0/n2152_reg[1233]/C
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tbs_core_0/spike_memory_0/n2152_reg[1233]/Q
                         net (fo=2, routed)           0.068     0.209    tbs_core_0/spike_memory_0/p_63_in[17]
    SLICE_X40Y46         FDCE                                         r  tbs_core_0/spike_memory_0/n2152_reg[1252]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/spike_memory_0/n2152_reg[491]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/spike_memory_0/n2152_reg[510]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.387%)  route 0.068ns (32.613%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDCE                         0.000     0.000 r  tbs_core_0/spike_memory_0/n2152_reg[491]/C
    SLICE_X37Y36         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tbs_core_0/spike_memory_0/n2152_reg[491]/Q
                         net (fo=2, routed)           0.068     0.209    tbs_core_0/spike_memory_0/p_24_in[16]
    SLICE_X36Y36         FDCE                                         r  tbs_core_0/spike_memory_0/n2152_reg[510]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/spike_memory_0/n2152_reg[2150]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/spike_memory_0/n2152_reg[2169]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.212ns  (logic 0.141ns (66.629%)  route 0.071ns (33.371%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y44         FDCE                         0.000     0.000 r  tbs_core_0/spike_memory_0/n2152_reg[2150]/C
    SLICE_X25Y44         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  tbs_core_0/spike_memory_0/n2152_reg[2150]/Q
                         net (fo=2, routed)           0.071     0.212    tbs_core_0/spike_memory_0/p_112_in[3]
    SLICE_X24Y44         FDCE                                         r  tbs_core_0/spike_memory_0/n2152_reg[2169]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/spike_memory_0/n2152_reg[67]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tbs_core_0/spike_memory_0/n2152_reg[86]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.222ns  (logic 0.148ns (66.589%)  route 0.074ns (33.411%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDCE                         0.000     0.000 r  tbs_core_0/spike_memory_0/n2152_reg[67]/C
    SLICE_X26Y38         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  tbs_core_0/spike_memory_0/n2152_reg[67]/Q
                         net (fo=2, routed)           0.074     0.222    tbs_core_0/spike_memory_0/p_2_in[10]
    SLICE_X27Y38         FDCE                                         r  tbs_core_0/spike_memory_0/n2152_reg[86]/D
  -------------------------------------------------------------------    -------------------





