Classic Timing Analyzer report for sim1
Mon Oct 30 12:30:12 2017
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.468 ns    ; RxD  ; 1  ; --         ; 16fc     ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.657 ns    ; 1    ; d  ; 16fc       ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 11.681 ns   ; RxD  ; d  ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.202 ns   ; RxD  ; 1  ; --         ; 16fc     ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5F256C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; 16fc            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------+
; tsu                                                      ;
+-------+--------------+------------+------+----+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To ; To Clock ;
+-------+--------------+------------+------+----+----------+
; N/A   ; None         ; 4.468 ns   ; RxD  ; 1  ; 16fc     ;
+-------+--------------+------------+------+----+----------+


+------------------------------------------------------------+
; tco                                                        ;
+-------+--------------+------------+------+----+------------+
; Slack ; Required tco ; Actual tco ; From ; To ; From Clock ;
+-------+--------------+------------+------+----+------------+
; N/A   ; None         ; 7.657 ns   ; 1    ; d  ; 16fc       ;
+-------+--------------+------------+------+----+------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 11.681 ns       ; RxD  ; d  ;
+-------+-------------------+-----------------+------+----+


+----------------------------------------------------------------+
; th                                                             ;
+---------------+-------------+-----------+------+----+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To ; To Clock ;
+---------------+-------------+-----------+------+----+----------+
; N/A           ; None        ; -4.202 ns ; RxD  ; 1  ; 16fc     ;
+---------------+-------------+-----------+------+----+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Oct 30 12:30:12 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sim1 -c sim1 --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "16fc" is an undefined clock
Info: No valid register-to-register data paths exist for clock "16fc"
Info: tsu for register "1" (data pin = "RxD", clock pin = "16fc") is 4.468 ns
    Info: + Longest pin to register delay is 7.376 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_C2; Fanout = 2; PIN Node = 'RxD'
        Info: 2: + IC(5.981 ns) + CELL(0.460 ns) = 7.376 ns; Loc. = LCFF_X1_Y6_N9; Fanout = 1; REG Node = '1'
        Info: Total cell delay = 1.395 ns ( 18.91 % )
        Info: Total interconnect delay = 5.981 ns ( 81.09 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "16fc" to destination register is 2.868 ns
        Info: 1: + IC(0.000 ns) + CELL(0.915 ns) = 0.915 ns; Loc. = PIN_K4; Fanout = 1; CLK Node = '16fc'
        Info: 2: + IC(1.287 ns) + CELL(0.666 ns) = 2.868 ns; Loc. = LCFF_X1_Y6_N9; Fanout = 1; REG Node = '1'
        Info: Total cell delay = 1.581 ns ( 55.13 % )
        Info: Total interconnect delay = 1.287 ns ( 44.87 % )
Info: tco from clock "16fc" to destination pin "d" through register "1" is 7.657 ns
    Info: + Longest clock path from clock "16fc" to source register is 2.868 ns
        Info: 1: + IC(0.000 ns) + CELL(0.915 ns) = 0.915 ns; Loc. = PIN_K4; Fanout = 1; CLK Node = '16fc'
        Info: 2: + IC(1.287 ns) + CELL(0.666 ns) = 2.868 ns; Loc. = LCFF_X1_Y6_N9; Fanout = 1; REG Node = '1'
        Info: Total cell delay = 1.581 ns ( 55.13 % )
        Info: Total interconnect delay = 1.287 ns ( 44.87 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 4.485 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N9; Fanout = 1; REG Node = '1'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X1_Y6_N8; Fanout = 1; COMB Node = '11'
        Info: 3: + IC(1.056 ns) + CELL(3.036 ns) = 4.485 ns; Loc. = PIN_L2; Fanout = 0; PIN Node = 'd'
        Info: Total cell delay = 3.429 ns ( 76.45 % )
        Info: Total interconnect delay = 1.056 ns ( 23.55 % )
Info: Longest tpd from source pin "RxD" to destination pin "d" is 11.681 ns
    Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_C2; Fanout = 2; PIN Node = 'RxD'
    Info: 2: + IC(6.003 ns) + CELL(0.651 ns) = 7.589 ns; Loc. = LCCOMB_X1_Y6_N8; Fanout = 1; COMB Node = '11'
    Info: 3: + IC(1.056 ns) + CELL(3.036 ns) = 11.681 ns; Loc. = PIN_L2; Fanout = 0; PIN Node = 'd'
    Info: Total cell delay = 4.622 ns ( 39.57 % )
    Info: Total interconnect delay = 7.059 ns ( 60.43 % )
Info: th for register "1" (data pin = "RxD", clock pin = "16fc") is -4.202 ns
    Info: + Longest clock path from clock "16fc" to destination register is 2.868 ns
        Info: 1: + IC(0.000 ns) + CELL(0.915 ns) = 0.915 ns; Loc. = PIN_K4; Fanout = 1; CLK Node = '16fc'
        Info: 2: + IC(1.287 ns) + CELL(0.666 ns) = 2.868 ns; Loc. = LCFF_X1_Y6_N9; Fanout = 1; REG Node = '1'
        Info: Total cell delay = 1.581 ns ( 55.13 % )
        Info: Total interconnect delay = 1.287 ns ( 44.87 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.376 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_C2; Fanout = 2; PIN Node = 'RxD'
        Info: 2: + IC(5.981 ns) + CELL(0.460 ns) = 7.376 ns; Loc. = LCFF_X1_Y6_N9; Fanout = 1; REG Node = '1'
        Info: Total cell delay = 1.395 ns ( 18.91 % )
        Info: Total interconnect delay = 5.981 ns ( 81.09 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 172 megabytes
    Info: Processing ended: Mon Oct 30 12:30:12 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


