set NETLIST_CACHE(Logic_64_32,cells) {{schematic Logic}}
set netlist_props verilog
set netlist_level 1000
set NETLIST_CACHE(Logic_64_32,version) MMI_SUE4.4.0
set NETLIST_CACHE(Logic_64_32) {{module Logic_64_32 (A, B, Out, S);} {	input	[31:0]	A;} {	input	[31:0]	B;} {	input	[1:0]	S;} {	output	[31:0]	Out;} { } {	Logic Logic(.Out(Out[0]), .a(A[0]), .b(B[0]), .S(S[1:0]));} {	Logic Logic_1(.Out(Out[1]), .a(A[1]), .b(B[1]), .S(S[1:0]));} {	Logic Logic_2(.Out(Out[2]), .a(A[2]), .b(B[2]), .S(S[1:0]));} {	Logic Logic_3(.Out(Out[3]), .a(A[3]), .b(B[3]), .S(S[1:0]));} {	Logic Logic_4(.Out(Out[4]), .a(A[4]), .b(B[4]), .S(S[1:0]));} {	Logic Logic_5(.Out(Out[5]), .a(A[5]), .b(B[5]), .S(S[1:0]));} {	Logic Logic_6(.Out(Out[6]), .a(A[6]), .b(B[6]), .S(S[1:0]));} {	Logic Logic_7(.Out(Out[7]), .a(A[7]), .b(B[7]), .S(S[1:0]));} {	Logic Logic_8(.Out(Out[8]), .a(A[8]), .b(B[8]), .S(S[1:0]));} {	Logic Logic_9(.Out(Out[9]), .a(A[9]), .b(B[9]), .S(S[1:0]));} {	Logic Logic_10(.Out(Out[10]), .a(A[10]), .b(B[10]), .S(S[1:0]));} {	Logic Logic_11(.Out(Out[11]), .a(A[11]), .b(B[11]), .S(S[1:0]));} {	Logic Logic_12(.Out(Out[12]), .a(A[12]), .b(B[12]), .S(S[1:0]));} {	Logic Logic_13(.Out(Out[13]), .a(A[13]), .b(B[13]), .S(S[1:0]));} {	Logic Logic_14(.Out(Out[14]), .a(A[14]), .b(B[14]), .S(S[1:0]));} {	Logic Logic_15(.Out(Out[15]), .a(A[15]), .b(B[15]), .S(S[1:0]));} {	Logic Logic_16(.Out(Out[16]), .a(A[16]), .b(B[16]), .S(S[1:0]));} {	Logic Logic_17(.Out(Out[17]), .a(A[17]), .b(B[17]), .S(S[1:0]));} {	Logic Logic_18(.Out(Out[18]), .a(A[18]), .b(B[18]), .S(S[1:0]));} {	Logic Logic_19(.Out(Out[19]), .a(A[19]), .b(B[19]), .S(S[1:0]));} {	Logic Logic_20(.Out(Out[20]), .a(A[20]), .b(B[20]), .S(S[1:0]));} {	Logic Logic_21(.Out(Out[21]), .a(A[21]), .b(B[21]), .S(S[1:0]));} {	Logic Logic_22(.Out(Out[22]), .a(A[22]), .b(B[22]), .S(S[1:0]));} {	Logic Logic_23(.Out(Out[23]), .a(A[23]), .b(B[23]), .S(S[1:0]));} {	Logic Logic_24(.Out(Out[24]), .a(A[24]), .b(B[24]), .S(S[1:0]));} {	Logic Logic_25(.Out(Out[25]), .a(A[25]), .b(B[25]), .S(S[1:0]));} {	Logic Logic_26(.Out(Out[26]), .a(A[26]), .b(B[26]), .S(S[1:0]));} {	Logic Logic_27(.Out(Out[27]), .a(A[27]), .b(B[27]), .S(S[1:0]));} {	Logic Logic_28(.Out(Out[28]), .a(A[28]), .b(B[28]), .S(S[1:0]));} {	Logic Logic_29(.Out(Out[29]), .a(A[29]), .b(B[29]), .S(S[1:0]));} {	Logic Logic_30(.Out(Out[30]), .a(A[30]), .b(B[30]), .S(S[1:0]));} {	Logic Logic_31(.Out(Out[31]), .a(A[31]), .b(B[31]), .S(S[1:0]));} {} {endmodule		// Logic_64_32} {}}
set NETLIST_CACHE(Logic_64_32,names) {{370 3400 {0 A[30]} {2 A[30]}} {370 1770 {0 B[15]} {2 B[15]}} {370 250 {0 S[1:0]}} {570 760 {0 Out[6]} {2 Out[6]}} {370 2430 {0 B[21]} {2 B[21]}} {370 100 {0 A[0]} {2 A[0]}} {470 1000 {0 Logic_8}} {370 2980 {0 B[26]} {2 B[26]}} {370 1460 {0 S[1:0]}} {370 650 {0 A[5]} {2 A[5]}} {470 1550 {0 Logic_13}} {470 120 {0 Logic}} {370 2190 {0 A[19]} {2 A[19]}} {470 3090 {0 Logic_27}} {370 2120 {0 S[1:0]}} {570 1640 {0 Out[14]} {2 Out[14]}} {370 1310 {0 A[11]} {2 A[11]}} {470 2210 {0 Logic_19}} {470 670 {0 Logic_5}} {570 3180 {0 Out[28]} {2 Out[28]}} {370 2670 {0 S[1:0]}} {570 2300 {0 Out[20]} {2 Out[20]}} {370 1860 {0 A[16]} {2 A[16]}} {370 340 {0 B[2]} {2 B[2]}} {470 2760 {0 Logic_24}} {370 3330 {0 S[1:0]}} {570 2850 {0 Out[25]} {2 Out[25]}} {370 2520 {0 A[22]} {2 A[22]}} {370 890 {0 B[7]} {2 B[7]}} {370 1000 {0 B[8]} {2 B[8]}} {470 3420 {0 Logic_30}} {570 3510 {0 Out[31]} {2 Out[31]}} {370 1550 {0 B[13]} {2 B[13]}} {570 540 {0 Out[4]} {2 Out[4]}} {370 3090 {0 B[27]} {2 B[27]}} {570 1090 {0 Out[9]} {2 Out[9]}} {370 2210 {0 B[19]} {2 B[19]}} {370 580 {0 S[1:0]}} {370 2760 {0 B[24]} {2 B[24]}} {370 430 {0 A[3]} {2 A[3]}} {370 1240 {0 S[1:0]}} {470 1330 {0 Logic_11}} {370 3420 {0 B[30]} {2 B[30]}} {370 1790 {0 S[1:0]}} {570 1420 {0 Out[12]} {2 Out[12]}} {370 980 {0 A[8]} {2 A[8]}} {470 1880 {0 Logic_16}} {470 450 {0 Logic_3}} {370 910 {0 S[1:0]}} {370 2450 {0 S[1:0]}} {570 1970 {0 Out[17]} {2 Out[17]}} {370 1640 {0 A[14]} {2 A[14]}} {370 120 {0 B[0]} {2 B[0]}} {470 2540 {0 Logic_22}} {370 3180 {0 A[28]} {2 A[28]}} {370 3110 {0 S[1:0]}} {570 2630 {0 Out[23]} {2 Out[23]}} {370 2300 {0 A[20]} {2 A[20]}} {370 670 {0 B[5]} {2 B[5]}} {470 3200 {0 Logic_28}} {370 2850 {0 A[25]} {2 A[25]}} {570 320 {0 Out[2]} {2 Out[2]}} {370 1330 {0 B[11]} {2 B[11]}} {370 3510 {0 A[31]} {2 A[31]}} {370 1880 {0 B[16]} {2 B[16]}} {370 360 {0 S[1:0]}} {570 870 {0 Out[7]} {2 Out[7]}} {370 1090 {0 A[9]} {2 A[9]}} {370 2540 {0 B[22]} {2 B[22]}} {370 210 {0 A[1]} {2 A[1]}} {370 1020 {0 S[1:0]}} {470 1110 {0 Logic_9}} {570 2080 {0 Out[18]} {2 Out[18]}} {370 3200 {0 B[28]} {2 B[28]}} {370 1570 {0 S[1:0]}} {370 760 {0 A[6]} {2 A[6]}} {570 1200 {0 Out[10]} {2 Out[10]}} {470 1660 {0 Logic_14}} {470 230 {0 Logic_1}} {370 2230 {0 S[1:0]}} {570 1750 {0 Out[15]} {2 Out[15]}} {370 1420 {0 A[12]} {2 A[12]}} {470 2320 {0 Logic_20}} {470 780 {0 Logic_6}} {570 3290 {0 Out[29]} {2 Out[29]}} {370 2780 {0 S[1:0]}} {570 2410 {0 Out[21]} {2 Out[21]}} {370 1970 {0 A[17]} {2 A[17]}} {370 450 {0 B[3]} {2 B[3]}} {470 2870 {0 Logic_25}} {370 1900 {0 S[1:0]}} {370 3440 {0 S[1:0]}} {570 2960 {0 Out[26]} {2 Out[26]}} {370 2630 {0 A[23]} {2 A[23]}} {570 100 {0 Out[0]} {2 Out[0]}} {370 1110 {0 B[9]} {2 B[9]}} {470 3530 {0 Logic_31}} {370 1660 {0 B[14]} {2 B[14]}} {370 140 {0 S[1:0]}} {570 650 {0 Out[5]} {2 Out[5]}} {370 2320 {0 B[20]} {2 B[20]}} {370 690 {0 S[1:0]}} {370 2870 {0 B[25]} {2 B[25]}} {370 540 {0 A[4]} {2 A[4]}} {370 1350 {0 S[1:0]}} {470 1440 {0 Logic_12}} {370 2080 {0 A[18]} {2 A[18]}} {370 3530 {0 B[31]} {2 B[31]}} {370 2010 {0 S[1:0]}} {570 1530 {0 Out[13]} {2 Out[13]}} {370 1200 {0 A[10]} {2 A[10]}} {470 2100 {0 Logic_18}} {470 1990 {0 Logic_17}} {470 560 {0 Logic_4}} {180 140 {1 S[1:0]}} {570 3070 {0 Out[27]} {2 Out[27]}} {370 2560 {0 S[1:0]}} {370 1750 {0 A[15]} {2 A[15]}} {370 230 {0 B[1]} {2 B[1]}} {470 2650 {0 Logic_23}} {370 3290 {0 A[29]} {2 A[29]}} {370 3220 {0 S[1:0]}} {570 2740 {0 Out[24]} {2 Out[24]}} {370 2410 {0 A[21]} {2 A[21]}} {370 780 {0 B[6]} {2 B[6]}} {470 3310 {0 Logic_29}} {570 3400 {0 Out[30]} {2 Out[30]}} {370 2960 {0 A[26]} {2 A[26]}} {370 1440 {0 B[12]} {2 B[12]}} {570 430 {0 Out[3]} {2 Out[3]}} {370 2100 {0 B[18]} {2 B[18]}} {370 1990 {0 B[17]} {2 B[17]}} {370 470 {0 S[1:0]}} {570 980 {0 Out[8]} {2 Out[8]}} {370 2650 {0 B[23]} {2 B[23]}} {370 320 {0 A[2]} {2 A[2]}} {370 1130 {0 S[1:0]}} {470 1220 {0 Logic_10}} {570 2190 {0 Out[19]} {2 Out[19]}} {370 3310 {0 B[29]} {2 B[29]}} {370 1680 {0 S[1:0]}} {570 1310 {0 Out[11]} {2 Out[11]}} {370 870 {0 A[7]} {2 A[7]}} {470 1770 {0 Logic_15}} {470 340 {0 Logic_2}} {370 800 {0 S[1:0]}} {370 2340 {0 S[1:0]}} {570 1860 {0 Out[16]} {2 Out[16]}} {370 1530 {0 A[13]} {2 A[13]}} {470 2430 {0 Logic_21}} {470 890 {0 Logic_7}} {370 3070 {0 A[27]} {2 A[27]}} {370 3000 {0 S[1:0]}} {370 2890 {0 S[1:0]}} {570 2520 {0 Out[22]} {2 Out[22]}} {370 560 {0 B[4]} {2 B[4]}} {470 2980 {0 Logic_26}} {370 3550 {0 S[1:0]}} {370 2740 {0 A[24]} {2 A[24]}} {570 210 {0 Out[1]} {2 Out[1]}} {370 1220 {0 B[10]} {2 B[10]}}}
set NETLIST_CACHE(Logic_64_32,wires) {{230 3550 370 3550 S[1:0]} {230 3440 370 3440 S[1:0]} {230 3440 230 3550 S[1:0]} {230 3330 370 3330 S[1:0]} {230 3330 230 3440 S[1:0]} {230 3220 370 3220 S[1:0]} {230 3220 230 3330 S[1:0]} {230 3110 370 3110 S[1:0]} {230 3110 230 3220 S[1:0]} {230 3000 370 3000 S[1:0]} {230 3000 230 3110 S[1:0]} {230 2890 370 2890 S[1:0]} {230 2890 230 3000 S[1:0]} {230 2780 370 2780 S[1:0]} {230 2780 230 2890 S[1:0]} {230 2670 370 2670 S[1:0]} {230 2670 230 2780 S[1:0]} {230 2560 370 2560 S[1:0]} {230 2560 230 2670 S[1:0]} {230 2450 370 2450 S[1:0]} {230 2450 230 2560 S[1:0]} {230 2340 370 2340 S[1:0]} {230 2340 230 2450 S[1:0]} {230 2230 370 2230 S[1:0]} {230 2230 230 2340 S[1:0]} {230 2120 370 2120 S[1:0]} {230 2120 230 2230 S[1:0]} {230 2010 370 2010 S[1:0]} {230 2010 230 2120 S[1:0]} {230 1900 370 1900 S[1:0]} {230 1900 230 2010 S[1:0]} {230 1790 370 1790 S[1:0]} {230 1790 230 1900 S[1:0]} {230 1680 370 1680 S[1:0]} {230 1680 230 1790 S[1:0]} {230 1570 370 1570 S[1:0]} {230 1570 230 1680 S[1:0]} {230 1460 370 1460 S[1:0]} {230 1460 230 1570 S[1:0]} {230 1350 370 1350 S[1:0]} {230 1350 230 1460 S[1:0]} {230 1240 370 1240 S[1:0]} {230 1240 230 1350 S[1:0]} {230 1130 370 1130 S[1:0]} {230 1130 230 1240 S[1:0]} {230 1020 370 1020 S[1:0]} {230 1020 230 1130 S[1:0]} {230 910 370 910 S[1:0]} {230 910 230 1020 S[1:0]} {230 800 370 800 S[1:0]} {230 800 230 910 S[1:0]} {230 690 370 690 S[1:0]} {230 690 230 800 S[1:0]} {230 580 370 580 S[1:0]} {230 580 230 690 S[1:0]} {230 470 370 470 S[1:0]} {230 470 230 580 S[1:0]} {230 360 370 360 S[1:0]} {230 360 230 470 S[1:0]} {230 250 370 250 S[1:0]} {230 250 230 360 S[1:0]} {230 140 230 250 S[1:0]} {180 140 230 140 S[1:0]} {230 140 370 140 S[1:0]}}
