// Seed: 3594687410
module module_0 (
    input  tri  id_0,
    output tri0 id_1
);
  localparam id_3 = 1;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    input wand id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wand id_5
);
  wire id_7, id_8;
  wire id_9 = id_7;
  module_0 modCall_1 (
      id_3,
      id_1
  );
endmodule
module module_2 (
    input supply0 id_0,
    output logic id_1,
    input wand id_2,
    output tri id_3,
    id_12,
    input supply1 id_4,
    output uwire id_5,
    input tri0 id_6,
    output tri0 id_7,
    input wire id_8,
    input tri1 id_9,
    input uwire id_10
);
  assign id_5 = ~id_8 - -1 - "";
  assign id_5 = id_8;
  always id_1 <= 1;
  uwire id_13, id_14, id_15;
  assign id_3 = id_0;
  wire id_16;
  module_0 modCall_1 (
      id_6,
      id_5
  );
  assign modCall_1.type_4 = 0;
  id_17(
      id_0, -1, -1, {id_8}, id_13, -1
  );
endmodule
