#******************************************************************************
#*                                                                           **
#* Copyright (C) Infineon Technologies (2014)                                **
#*                                                                           **
#* All rights reserved.                                                      **
#*                                                                           **
#* This document contains proprietary information belonging to Infineon      **
#* Technologies. Passing on and copying of this document, and communication  **
#* of its contents is not permitted without prior written authorization.     **
#*                                                                           **
#******************************************************************************
#*                                                                           **
#*  $FILENAME   : AURIX_TC277.properties $                                   **
#*                                                                           **
#*  $CC VERSION : \main\19 $                                                 **
#*                                                                           **
#*  $DATE       : 2016-08-26 $                                               **
#*                                                                           **
#*  AUTHOR      : DL-AUTOSAR-Engineering                                     **
#*                                                                           **
#*  VENDOR      : Infineon Technologies                                      **
#*                                                                           **
#* DESCRIPTION: Resource manager for TC277                                   **
#*       Note on Port Unique Id:                                             **
#*       UniqueId:277 stands for TC27x 292 pin package                       **
#*                                                                           **
#*  MAY BE CHANGED BY USER [yes/no]: No                                      **
#*                                                                           **
#******************************************************************************
#******************************************************************************
#                            Common Published Info
#******************************************************************************
Rel.Derivate: _TRICORE_TC277
Rel.SubDerivate:TC277T_64F200S,TC277TC_64F200S,TC277TP_64F200S
#******************************************************************************
#                                   PORT
#******************************************************************************

# Variable to specify maximum available Ports
Port.MaxAvailablePort: 40
# Variables to specify all the I/O and the read only ports that exist on the microcontroller
Port.PortsAvailable: _0_ _1_ _2_ _10_ _11_ _12_ _13_ _14_ _15_ _20_ _21_ _22_ _23_ _32_ _33_ _34_ _40_

# Variables to specify the read only ports that exist on the microcontroller
Port.AvailableReadOnlyPorts: _40_

# Variable to specify the List of LVDSM mode
Port.AvailableLVDSMPorts: _13_ _22_

# Variable to specify the List of LVDSH mode
Port.AvailableLVDSHPorts: _21_

# Variable to specify the LVDSH pin pair available
Port.Port0_AvailablePinPairLVDSH:
Port.Port1_AvailablePinPairLVDSH
Port.Port2_AvailablePinPairLVDSH:
Port.Port10_AvailablePinPairLVDSH:
Port.Port11_AvailablePinPairLVDSH:
Port.Port12_AvailablePinPairLVDSH:
Port.Port13_AvailablePinPairLVDSH:
Port.Port14_AvailablePinPairLVDSH:
Port.Port15_AvailablePinPairLVDSH:
Port.Port20_AvailablePinPairLVDSH:
Port.Port21_AvailablePinPairLVDSH:  2 3 4 5
Port.Port22_AvailablePinPairLVDSH:
Port.Port23_AvailablePinPairLVDSH:
Port.Port32_AvailablePinPairLVDSH:
Port.Port33_AvailablePinPairLVDSH:
Port.Port34_AvailablePinPairLVDSH:
Port.Port40_AvailablePinPairLVDSH:

# Variable to specify the LVDSM pin pair available
Port.Port0_AvailablePinPairLVDSM:
Port.Port1_AvailablePinPairLVDSM:
Port.Port2_AvailablePinPairLVDSM:
Port.Port10_AvailablePinPairLVDSM:
Port.Port11_AvailablePinPairLVDSM:
Port.Port12_AvailablePinPairLVDSM:
Port.Port13_AvailablePinPairLVDSM:  0 1 2 3
Port.Port14_AvailablePinPairLVDSM:
Port.Port15_AvailablePinPairLVDSM:
Port.Port20_AvailablePinPairLVDSM:
Port.Port21_AvailablePinPairLVDSM:
Port.Port22_AvailablePinPairLVDSM:  0 1 2 3
Port.Port23_AvailablePinPairLVDSM:
Port.Port32_AvailablePinPairLVDSM:
Port.Port33_AvailablePinPairLVDSM:
Port.Port34_AvailablePinPairLVDSM:
Port.Port40_AvailablePinPairLVDSM:

# Variables to specify the Usage of the LVDS pins
Port.LVDSHRxPort21PinPair: Pin_2_Pin_3
Port.LVDSHTxPort21PinPair: Pin_4_Pin_5

# Variable to specify the Maximum LPCR register used
Port.MaxLPCRReg: 3

# Variable to specify the list of PCSR supporting register for Ethernet signals
Port.AvailablePCSREth: _11_

# Variable to specify the LVDSM pin pair available
Port.Port0_AvailablePinPCSR:  4 5 10 11
Port.Port1_AvailablePinPCSR:
Port.Port2_AvailablePinPCSR:
Port.Port10_AvailablePinPCSR:
Port.Port11_AvailablePinPCSR:  2 3 6
Port.Port12_AvailablePinPCSR:
Port.Port13_AvailablePinPCSR:
Port.Port14_AvailablePinPCSR:
Port.Port15_AvailablePinPCSR:
Port.Port20_AvailablePinPCSR:
Port.Port21_AvailablePinPCSR:
Port.Port22_AvailablePinPCSR:
Port.Port23_AvailablePinPCSR:
Port.Port32_AvailablePinPCSR:
Port.Port33_AvailablePinPCSR:
Port.Port34_AvailablePinPCSR:
Port.Port40_AvailablePinPCSR:  1 2 3 5

# Variable to specify the list of PCSR supporting register for VADC signals
Port.AvailablePCSRVADC: _0_ _40_
# Variables to specify the ports that support analog/digital inputs i.e., support Pn_DISC register
Port.AvailableAnalogDigitalPorts: _40_

# Variables to specify the last read only port that exist on the microcontroller
Port.AvailableLastAnalogPort: _40_

# Variables to specify the available pins for each of the port for the microcontroller
Port.Port0_AvailablePins: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_ _9_ _10_ _11_ _12_
Port.Port1_AvailablePins: _3_ _4_ _5_ _6_ _7_
Port.Port2_AvailablePins: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_ _9_ _10_ _11_
Port.Port10_AvailablePins: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_
Port.Port11_AvailablePins: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_ _9_ _10_ _11_ _12_ _13_ _14_ _15_
Port.Port12_AvailablePins: _0_ _1_
Port.Port13_AvailablePins: _0_ _1_ _2_ _3_
Port.Port14_AvailablePins: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_ _9_ _10_
Port.Port15_AvailablePins: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_
Port.Port20_AvailablePins: _0_ _1_ _2_ _3_ _6_ _7_ _8_ _9_ _10_ _11_ _12_ _13_ _14_
Port.Port21_AvailablePins: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_
Port.Port22_AvailablePins: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_ _9_ _10_ _11_
Port.Port23_AvailablePins: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_
Port.Port32_AvailablePins: _0_ _2_ _3_ _4_ _5_ _6_ _7_
Port.Port33_AvailablePins: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_ _9_ _10_ _11_ _12_ _13_ _14_ _15_
Port.Port34_AvailablePins: _1_ _2_ _3_ _4_ _5_
Port.Port40_AvailablePins: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_ _9_

# Total number of available ports
Port.TotalNumOfPort: 17

# Available Port Numbers
Port.AvailablePorts: 0 1 2 10 11 12 13 14 15 20 21 22 23 32 33 34 40

# Available Port pin Numbers
Port.PortNoOfpins: 13 5 12 9 16 2 4 11 9 13 8 12 8 7 16 5 10

# Ids of Port Pins
Port.PinId_Port0: 0 1 2 3 4 5 6 7 8 9 10 11 12
Port.PinId_Port1: 19 20 21 22 23
Port.PinId_Port2: 32 33 34 35 36 37 38 39 40 41 42 43
Port.PinId_Port10: 160 161 162 163 164 165 166 167 168
Port.PinId_Port11: 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191
Port.PinId_Port12: 192 193
Port.PinId_Port13: 208 209 210 211
Port.PinId_Port14: 224 225 226 227 228 229 230 231 232 233 234
Port.PinId_Port15: 240 241 242 243 244 245 246 247 248
Port.PinId_Port20: 320 321 322 323 326 327 328 329 330 331 332 333 334
Port.PinId_Port21: 336 337 338 339 340 341 342 343
Port.PinId_Port22: 352 353 354 355 356 357 358 359 360 361 362 363
Port.PinId_Port23: 368 369 370 371 372 373 374 375
Port.PinId_Port32: 512 514 515 516 517 518 519
Port.PinId_Port33: 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543
Port.PinId_Port34: 545 546 547 548 549
Port.PinId_Port40: 640 641 642 643 644 645 646 647 648 649

# Available modes of a port pin (Initial Mode selection)
###############################   Port 0 #######################################
Port.InitialModes0_0: \
ALT1 = GTM _TOUT9, \
ALT2 = ASCLIN 3 _ASCLK3, \
ALT3 = ASCLIN 3 _ATX3, \
ALT4 = RESERVED, \
ALT5 = CAN node 1 _TXDCAN1, \
ALT6 = RESERVED, \
ALT7 = CCU60 _COUT63

Port.InitialModes0_1: \
ALT1 = GTM _TOUT10, \
ALT2 = ASCLIN 3 _ATX3, \
ALT3 = RESERVED, \
ALT4 = DSADC _DSCOUT5, \
ALT5 = RESERVED, \
ALT6 = SENT _SPC0, \
ALT7 = CCU61 _CC60

Port.InitialModes0_2: \
ALT1 = GTM _TOUT11, \
ALT2 = ASCLIN 3 _ASCLK3, \
ALT3 = RESERVED, \
ALT4 = PSI5 _PSITX0, \
ALT5 = CAN node 3 _TXDCAN3, \
ALT6 = RESERVED, \
ALT7 = CCU61 _COUT60

Port.InitialModes0_3: \
ALT1 = GTM _TOUT12, \
ALT2 = ASCLIN 3 _ASLSO3, \
ALT3 = RESERVED, \
ALT4 = DSADC _DSCOUT3, \
ALT5 = RESERVED, \
ALT6 = SENT _SPC2, \
ALT7 = CCU61 _CC61

Port.InitialModes0_4: \
ALT1 = GTM _TOUT13, \
ALT2 = PSI5_PSISTX, \
ALT3 = RESERVED, \
ALT4 = PSI5 _PSITX1, \
ALT5 = VADC _VADCG4BFL0, \
ALT6 = SENT _SPC3, \
ALT7 = CCU61 _COUT61

Port.InitialModes0_5: \
ALT1 = GTM _TOUT14, \
ALT2 = DSADC _DSCGPWMN, \
ALT3 = RESERVED, \
ALT4 = DSADC _DSCOUT2, \
ALT5 = VADC _VADCG4BFL1, \
ALT6 = SENT _SPC4, \
ALT7 = CCU61 _CC62

Port.InitialModes0_6: \
ALT1 = GTM _TOUT15, \
ALT2 = DSADC _DSCGPWMP, \
ALT3 = VADC _VADCG4BFL2, \
ALT4 = PSI5 _PSITX2, \
ALT5 = VADC _VADCEMUX10, \
ALT6 = SENT _SPC5, \
ALT7 = CCU61 _COUT62

Port.InitialModes0_7: \
ALT1 = GTM _TOUT16, \
ALT2 = RESERVED, \
ALT3 = VADC _VADCG4BFL3, \
ALT4 = DSADC _DSCOUT4, \
ALT5 = VADC _VADCEMUX11, \
ALT6 = SENT _SPC6, \
ALT7 = CCU61 _CC60

Port.InitialModes0_8: \
ALT1 = GTM _TOUT17, \
ALT2 = QSPI3 _SLSO36, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = VADC _VADCEMUX12, \
ALT6 = SENT _SPC7, \
ALT7 = CCU61 _CC61

Port.InitialModes0_9: \
ALT1 = GTM _TOUT18, \
ALT2 = QSPI3 _SLSO37, \
ALT3 = ASCLIN 3 _ARTS3, \
ALT4 = DSADC _DSCOUT1, \
ALT5 = RESERVED, \
ALT6 = SENT _SPC8, \
ALT7 = CCU61 _CC62

Port.InitialModes0_10: \
ALT1 = GTM _TOUT19, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = SENT _SPC9, \
ALT7 = CCU61 _COUT63

Port.InitialModes0_11: \
ALT1 = GTM _TOUT20, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = DSADC _DSCOUT0, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes0_12: \
ALT1 = GTM _TOUT21, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = CCU61 _COUT63

###############################   Port 1 #######################################
Port.InitialModes1_3: \
ALT1 = GTM _TOUT111, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = QSPI3 _SLSO39, \
ALT5 = CAN node 1 _TXDCAN1, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes1_4: \
ALT1 = GTM _TOUT112, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = QSPI3 _SLSO310, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes1_5: \
ALT1 = GTM _TOUT113, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = QSPI3 _MRST3, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes1_6: \
ALT1 = GTM _TOUT114, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = QSPI3 _MTSR3, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes1_7: \
ALT1 = GTM _TOUT115, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = QSPI3 _SCLK3, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes2_0: \
ALT1 = GTM _TOUT0, \
ALT2 = ASCLIN2 _ATX2, \
ALT3 = QSPI3 _SLSO31, \
ALT4 = DSADC _DSCGPWMN, \
ALT5 = CAN node 0 _TXDCAN0, \
ALT6 = ERAY _TXDA, \
ALT7 = CCU60 _CC60

Port.InitialModes2_1: \
ALT1 = GTM _TOUT1, \
ALT2 = RESERVED, \
ALT3 = QSPI3 _SLSO32, \
ALT4 = DSADC _DSCGPWMP, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = CCU60 _COUT60

Port.InitialModes2_2: \
ALT1 = GTM _TOUT2, \
ALT2 = ASCLIN1 _ATX1, \
ALT3 = QSPI3 _SLSO33, \
ALT4 = PSI5 _PSITX0, \
ALT5 = CAN node 2 _TXDCAN2, \
ALT6 = ERAY _TXDB, \
ALT7 = CCU60 _CC61

Port.InitialModes2_3: \
ALT1 = GTM _TOUT3, \
ALT2 = ASCLIN 2 _ASLSO2, \
ALT3 = QSPI3 _SLSO34, \
ALT4 = DSADC _DSCOUT5, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = CCU60 _COUT61

Port.InitialModes2_4: \
ALT1 = GTM _TOUT4, \
ALT2 = ASCLIN 2 _ASCLK2, \
ALT3 = QSPI3 _SLSO30, \
ALT4 = PSI5_PSISCLK, \
ALT5 = I2C0 _SDA0, \
ALT6 = ERAY _TXENA, \
ALT7 = CCU60 _CC62

Port.InitialModes2_5: \
ALT1 = GTM _TOUT5, \
ALT2 = CAN _TXDCAN0, \
ALT3 = QSPI3 _MRST3, \
ALT4 = DSADC _DSCOUT4, \
ALT5 = I2C0 _SCL0, \
ALT6 = ERAY _TXENB, \
ALT7 = CCU60 _COUT62

Port.InitialModes2_6: \
ALT1 = GTM _TOUT6, \
ALT2 = PSI5_PSISTX, \
ALT3 = QSPI3 _MTSR3, \
ALT4 = PSI5 _PSITX1, \
ALT5 = VADC _VADCEMUX00, \
ALT6 = RESERVED, \
ALT7 = CCU60 _CC60

Port.InitialModes2_7: \
ALT1 = GTM _TOUT7, \
ALT2 = RESERVED, \
ALT3 = QSPI3 _SCLK3, \
ALT4 = DSADC _DSCOUT3, \
ALT5 = VADC _VADCEMUX01, \
ALT6 = SENT _SPC1, \
ALT7 = CCU60 _CC61

Port.InitialModes2_8: \
ALT1 = GTM _TOUT8, \
ALT2 = QSPI3 _SLSO35, \
ALT3 = RESERVED, \
ALT4 = PSI5 _PSITX2, \
ALT5 = VADC _VADCEMUX02, \
ALT6 = ETH _ETHMDC, \
ALT7 = CCU60 _CC62

Port.InitialModes2_9: \
ALT1 = GTM _TOUT116, \
ALT2 = ASCLIN2 _ATX2, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = CAN node 1 _TXDCAN1, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes2_10: \
ALT1 = GTM _TOUT117, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes2_11: \
ALT1 = GTM _TOUT118, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

###############################   Port 10 ######################################
Port.InitialModes10_0: \
ALT1 = GTM _TOUT102, \
ALT2 = RESERVED, \
ALT3 = QSPI1 _SLSO110, \
ALT4 = RESERVED, \
ALT5 = VADC _VADCG6BFL0, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes10_1: \
ALT1 = GTM _TOUT103, \
ALT2 = QSPI1 _MTSR1, \
ALT3 = QSPI1 _MRST1, \
ALT4 = MSC0_EN01, \
ALT5 = VADC _VADCG6BFL1, \
ALT6 = MSC0 _END03, \
ALT7 = RESERVED

Port.InitialModes10_2: \
ALT1 = GTM _TOUT104, \
ALT2 = RESERVED, \
ALT3 = QSPI1 _SCLK1, \
ALT4 = MSC0 _EN00, \
ALT5 = VADC _VADCG6BFL2, \
ALT6 = MSC0 _END02, \
ALT7 = RESERVED

Port.InitialModes10_3: \
ALT1 = GTM _TOUT105, \
ALT2 = VADC _VADCG6BFL3, \
ALT3 = QSPI1 _MTSR1, \
ALT4 = MSC0 _EN00, \
ALT5 = MSC0 _END02, \
ALT6 = CAN node 2 _TXDCAN2, \
ALT7 = RESERVED

Port.InitialModes10_4: \
ALT1 = GTM _TOUT106, \
ALT2 = RESERVED, \
ALT3 = QSPI1 _SLSO18, \
ALT4 = QSPI1 _MTSR1, \
ALT5 = MSC0 _EN00, \
ALT6 = MSC0 _END02, \
ALT7 = RESERVED

Port.InitialModes10_5: \
ALT1 = GTM _TOUT107, \
ALT2 = ASCLIN2 _ATX2, \
ALT3 = QSPI3 _SLSO38, \
ALT4 = QSPI1 _SLSO19, \
ALT5 = GPT120 _T6OUT, \
ALT6 = ASCLIN2 _ASLSO2, \
ALT7 = RESERVED

Port.InitialModes10_6: \
ALT1 = GTM _TOUT108, \
ALT2 = ASCLIN2 _ASCLK2, \
ALT3 = QSPI3 _MTSR3, \
ALT4 = GPT120 _T3OUT, \
ALT5 = RESERVED, \
ALT6 = QSPI1 _MRST1, \
ALT7 = VADC _VADCG7BFL0

Port.InitialModes10_7: \
ALT1 = GTM _TOUT109, \
ALT2 = RESERVED, \
ALT3 = QSPI3 _MRST3, \
ALT4 = VADC _VADCG7BFL1, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes10_8: \
ALT1 = GTM _TOUT110, \
ALT2 = ASCLIN2 _ARTS2, \
ALT3 = QSPI3 _SCLK3, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

###############################   Port 11 ######################################
Port.InitialModes11_0: \
ALT1 = GTM _TOUT119, \
ALT2 = ASCLIN3 _ATX3, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = ETH _ETHTXD3, \
ALT7 = RESERVED

Port.InitialModes11_1: \
ALT1 = GTM _TOUT120, \
ALT2 = ASCLIN3 _ASCLK3, \
ALT3 = ASCLIN3 _ATX3, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = ETH _ETHTXD2, \
ALT7 = RESERVED

Port.InitialModes11_2: \
ALT1 = GTM _TOUT95, \
ALT2 = MSC0 _END03, \
ALT3 = QSPI0 _SLSO05, \
ALT4 = QSPI1 _SLSO15, \
ALT5 = MSC0 _EN01, \
ALT6 = ETH _ETHTXD1, \
ALT7 = CCU60 _COUT63

Port.InitialModes11_3: \
ALT1 = GTM _TOUT96, \
ALT2 = RESERVED, \
ALT3 = QSPI1 _MRST1, \
ALT4 = ERAY _TXDA, \
ALT5 = RESERVED, \
ALT6 = ETH _ETHTXD0, \
ALT7 = CCU60 _COUT62

Port.InitialModes11_4: \
ALT1 = GTM _TOUT121, \
ALT2 = ASCLIN3 _ASCLK3, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = ETH _ETHTXER, \
ALT7 = RESERVED

Port.InitialModes11_5: \
ALT1 = GTM _TOUT122, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes11_6: \
ALT1 = GTM _TOUT97, \
ALT2 = ERAY _TXENB, \
ALT3 = QSPI1 _SCLK1, \
ALT4 = ERAY _TXENA, \
ALT5 = MSC0 _FCLP0, \
ALT6 = ETH _ETHTXEN, \
ALT7 = CCU60 _COUT61

Port.InitialModes11_7: \
ALT1 = GTM _TOUT123, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes11_8: \
ALT1 = GTM _TOUT124, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes11_9: \
ALT1 = GTM _TOUT98, \
ALT2 = RESERVED, \
ALT3 = QSPI1 _MTSR1, \
ALT4 = RESERVED, \
ALT5 = MSC0 _SOP0, \
ALT6 = RESERVED, \
ALT7 = CCU60 _COUT60

Port.InitialModes11_10: \
ALT1 = GTM _TOUT99, \
ALT2 = RESERVED, \
ALT3 = QSPI0 _SLSO03, \
ALT4 = QSPI1 _SLSO13, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = CCU60 _CC62

Port.InitialModes11_11: \
ALT1 = GTM _TOUT100, \
ALT2 = MSC0 _END02, \
ALT3 = QSPI0 _SLSO04, \
ALT4 = QSPI1 _SLSO14, \
ALT5 = MSC0 _EN00, \
ALT6 = ERAY _TXENB, \
ALT7 = CCU60 _CC61

Port.InitialModes11_12: \
ALT1 = GTM _TOUT101, \
ALT2 = ASCLIN 1 _ATX1, \
ALT3 = GTM _GTMCLK2, \
ALT4 = ERAY _TXDB, \
ALT5 = CAN node 3 _TXDCAN3, \
ALT6 = SCU _EXTCLK1, \
ALT7 = CCU60 _CC60

Port.InitialModes11_13: \
ALT1 = GTM _TOUT125, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes11_14: \
ALT1 = GTM _TOUT126, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes11_15: \
ALT1 = GTM _TOUT127, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

###############################   Port 12 ######################################
Port.InitialModes12_0: \
ALT1 = GTM _TOUT128, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = ETH _ETHMDC, \
ALT7 = RESERVED

Port.InitialModes12_1: \
ALT1 = GTM _TOUT129, \
ALT2 = ASCLIN3 _ASLSO3, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = CAN node 0 _TXDCAN0, \
ALT6 = RESERVED, \
ALT7 = RESERVED

###############################   Port 13 ######################################
Port.InitialModes13_0: \
ALT1 = GTM _TOUT91, \
ALT2 = MSC0 _END03, \
ALT3 = QSPI2 output (LVDS)_SCLK2N, \
ALT4 = MSC0 _EN01, \
ALT5 = MSC0 output (LVDS)_FCLN0, \
ALT6 = MSC0 output (LVDS)_FCLND0, \
ALT7 = RESERVED

Port.InitialModes13_1: \
ALT1 = GTM _TOUT92, \
ALT2 = RESERVED, \
ALT3 = QSPI2 output (LVDS)_SCLK2P, \
ALT4 = RESERVED, \
ALT5 = MSC0 output (LVDS)_FCLP0, \
ALT6 = I2C0 _SCL0, \
ALT7 = RESERVED

Port.InitialModes13_2: \
ALT1 = GTM _TOUT93, \
ALT2 = RESERVED, \
ALT3 = QSPI2 output (LVDS)_MTSR2N, \
ALT4 = MSC0 _FCLP0, \
ALT5 = MSC0 output (LVDS)_SON0, \
ALT6 = I2C0 _SDA0, \
ALT7 = MSC0 output (LVDS)_SOND0

Port.InitialModes13_3: \
ALT1 = GTM _TOUT94, \
ALT2 = RESERVED, \
ALT3 = QSPI2 output (LVDS)_MTSR2P, \
ALT4 = RESERVED, \
ALT5 = MSC0 output (LVDS)_SOP0, \
ALT6 = RESERVED, \
ALT7 = RESERVED

###############################   Port 14 ######################################
Port.InitialModes14_0: \
ALT1 = GTM _TOUT80, \
ALT2 = ASCLIN0 _ATX0, \
ALT3 = ERAY _TXDA, \
ALT4 = ERAY _TXDB, \
ALT5 = CAN node 1 _TXDCAN1, \
ALT6 = ASCLIN0 _ASCLK0, \
ALT7 = CCU60 _COUT62

Port.InitialModes14_1: \
ALT1 = GTM _TOUT81, \
ALT2 = ASCLIN0 _ATX0, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = CCU60 _COUT63

Port.InitialModes14_2: \
ALT1 = GTM _TOUT82, \
ALT2 = ASCLIN2 _ATX2, \
ALT3 = QSPI2 _SLSO21, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = ASCLIN2 _ASCLK2, \
ALT7 = RESERVED

Port.InitialModes14_3: \
ALT1 = GTM _TOUT83, \
ALT2 = ASCLIN2 _ATX2, \
ALT3 = QSPI2 _SLSO23, \
ALT4 = ASCLIN1 _ASLSO1, \
ALT5 = ASCLIN3 _ASLSO3, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes14_4: \
ALT1 = GTM _TOUT84, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes14_5: \
ALT1 = GTM _TOUT85, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = ERAY _TXDB, \
ALT7 = RESERVED

Port.InitialModes14_6: \
ALT1 = GTM _TOUT86, \
ALT2 = RESERVED, \
ALT3 = QSPI2 _SLSO22, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = ERAY _TXENB, \
ALT7 = RESERVED

Port.InitialModes14_7: \
ALT1 = GTM _TOUT87, \
ALT2 = ASCLIN0 _ARTS0, \
ALT3 = QSPI2 _SLSO24, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes14_8: \
ALT1 = GTM _TOUT88, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes14_9: \
ALT1 = GTM _TOUT89, \
ALT2 = MSC0 _END03, \
ALT3 = MSC0 _EN01, \
ALT4 = RESERVED, \
ALT5 = ERAY _TXENB, \
ALT6 = ERAY _TXENA, \
ALT7 = RESERVED

Port.InitialModes14_10: \
ALT1 = GTM _TOUT90, \
ALT2 = MSC0 _END02, \
ALT3 = MSC0 _EN00, \
ALT4 = ASCLIN1 _ATX1, \
ALT5 = CAN node 2 _TXDCAN2, \
ALT6 = ERAY _TXDA, \
ALT7 = RESERVED

###############################   Port 15 ######################################
Port.InitialModes15_0: \
ALT1 = GTM _TOUT71, \
ALT2 = ASCLIN1 _ATX1, \
ALT3 = QSPI0 _SLSO013, \
ALT4 = RESERVED, \
ALT5 = CAN node 2 _TXDCAN2, \
ALT6 = ASCLIN1 _ASCLK1, \
ALT7 = RESERVED

Port.InitialModes15_1: \
ALT1 = GTM _TOUT72, \
ALT2 = ASCLIN1 _ATX1, \
ALT3 = QSPI2 _SLSO25, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes15_2: \
ALT1 = GTM _TOUT73, \
ALT2 = ASCLIN0 _ATX0, \
ALT3 = QSPI2 _SLSO20, \
ALT4 = RESERVED, \
ALT5 = CAN node 1 _TXDCAN1, \
ALT6 = ASCLIN0 _ASCLK0, \
ALT7 = RESERVED

Port.InitialModes15_3: \
ALT1 = GTM _TOUT74, \
ALT2 = ASCLIN0 _ATX0, \
ALT3 = QSPI2 _SCLK2, \
ALT4 = MSC0 _END03, \
ALT5 = MSC0 _EN01, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes15_4: \
ALT1 = GTM _TOUT75, \
ALT2 = ASCLIN1 _ATX1, \
ALT3 = QSPILIN2 _MRST2, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = I2C0 _SCL0, \
ALT7 = CCU60 _CC62

Port.InitialModes15_5: \
ALT1 = GTM _TOUT76, \
ALT2 = ASCLIN1 _ATX1, \
ALT3 = QSPI2 _MTSR2, \
ALT4 = MSC0 _END02, \
ALT5 = MSC0 _EN00, \
ALT6 = I2C0 _SDA0, \
ALT7 = CCU60 _CC61

Port.InitialModes15_6: \
ALT1 = GTM _TOUT77, \
ALT2 = ASCLIN3 _ATX3, \
ALT3 = QSPI2 _MTSR2, \
ALT4 = RESERVED, \
ALT5 = QSPI2 _SCLK2, \
ALT6 = ASCLIN3 _ASCLK3, \
ALT7 = CCU60 _CC60

Port.InitialModes15_7: \
ALT1 = GTM _TOUT78, \
ALT2 = ASCLIN3 _ATX3, \
ALT3 = QSPI2 _MRST2, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = CCU60 _COUT60

Port.InitialModes15_8: \
ALT1 = GTM _TOUT79, \
ALT2 = RESERVED, \
ALT3 = QSPI2 _SCLK2, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = ASCLIN3 _ASCLK3, \
ALT7 = CCU60 _COUT61

###############################   Port 20 ######################################
Port.InitialModes20_0: \
ALT1 = GTM _TOUT59, \
ALT2 = ASCLIN3 _ATX3, \
ALT3 = ASCLIN3 _ASCLK3, \
ALT4 = RESERVED, \
ALT5 = HSCT _SYSCLK, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes20_1: \
ALT1 = GTM _TOUT60, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes20_2: \
ALT1 = RESERVED, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes20_3: \
ALT1 = GTM _TOUT61, \
ALT2 = ASCLIN3 _ATX3, \
ALT3 = QSPI0 _SLSO09, \
ALT4 = QSPI2 _SLSO29, \
ALT5 = CAN node 3 _TXDCAN3, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes20_6: \
ALT1 = GTM _TOUT62, \
ALT2 = ASCLIN1 _ARTS1, \
ALT3 = QSPI0 _SLSO08, \
ALT4 = QSPI2 _SLSO28, \
ALT5 = RESERVED, \
ALT6 = SCU _WDT2LCK, \
ALT7 = RESERVED

Port.InitialModes20_7: \
ALT1 = GTM _TOUT63, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = SCU _WDT1LCK, \
ALT7 = CCU61 _COUT63

Port.InitialModes20_8: \
ALT1 = GTM _TOUT64, \
ALT2 = ASCLIN1 _ASLSO1, \
ALT3 = QSPI0 _SLSO00, \
ALT4 = QSPI1 _SLSO10, \
ALT5 = CAN node 0 _TXDCAN0, \
ALT6 = SCU _WDT0LCK, \
ALT7 = CCU61 _CC60

Port.InitialModes20_9: \
ALT1 = GTM _TOUT65, \
ALT2 = RESERVED, \
ALT3 = QSPI0 _SLSO01, \
ALT4 = QSPI1 _SLSO11, \
ALT5 = RESERVED, \
ALT6 = SCU _WDTSLCK, \
ALT7 = CCU61 _CC61

Port.InitialModes20_10: \
ALT1 = GTM _TOUT66, \
ALT2 = ASCLIN1 _ATX1, \
ALT3 = QSPI0 _SLSO06, \
ALT4 = QSPI2 _SLSO27, \
ALT5 = CAN node 3 _TXDCAN3, \
ALT6 = ASCLIN1 _ASCLK1, \
ALT7 = CCU61 _CC62

Port.InitialModes20_11: \
ALT1 = GTM _TOUT67, \
ALT2 = RESERVED, \
ALT3 = QSPI0 _SCLK0, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = CCU61 _COUT60

Port.InitialModes20_12: \
ALT1 = GTM _TOUT68, \
ALT2 = RESERVED, \
ALT3 = QSPI0 _MRST0, \
ALT4 = QSPI0 _MTSR0, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = CCU61 _COUT61

Port.InitialModes20_13: \
ALT1 = GTM _TOUT69, \
ALT2 = RESERVED, \
ALT3 = QSPI0 _SLSO02, \
ALT4 = QSPI1 _SLSO12, \
ALT5 = QSPI0 _SCLK0, \
ALT6 = RESERVED, \
ALT7 = CCU61 _COUT62

Port.InitialModes20_14: \
ALT1 = GTM _TOUT70, \
ALT2 = RESERVED, \
ALT3 = QSPI0 _MTSR0, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

###############################   Port 21 ######################################
Port.InitialModes21_0: \
ALT1 = GTM _TOUT51, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = ETH _ETHMDC, \
ALT7 = RESERVED

Port.InitialModes21_1: \
ALT1 = GTM _TOUT52, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = ETH _ETHMDIO, \
ALT7 = _

Port.InitialModes21_2: \
ALT1 = GTM _TOUT53, \
ALT2 = ASCLIN3 _ASLSO3, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = ETH _ETHMDC, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes21_3: \
ALT1 = GTM _TOUT54, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes21_4: \
ALT1 = GTM _TOUT55, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes21_5: \
ALT1 = GTM _TOUT56, \
ALT2 = ASCLIN3 _ASCLK3, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes21_6: \
ALT1 = GTM _TOUT57, \
ALT2 = ASCLIN 3 _ASLSO3, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = HSCT _SYSCLK, \
ALT6 = RESERVED, \
ALT7 = GPT120 _T3OUT

Port.InitialModes21_7: \
ALT1 = GTM _TOUT58, \
ALT2 = ASCLIN 3 _ATX3, \
ALT3 = ASCLIN3 _ASCLK3, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = GPT120 _T6OUT

###############################   Port 22 ######################################
Port.InitialModes22_0: \
ALT1 = GTM _TOUT47, \
ALT2 = ASCLIN3 output (LVDS)_ATX3N, \
ALT3 = QSPI3 _MTSR3, \
ALT4 = QSPI3 output (LVDS)_SCLK3N, \
ALT5 = MSC1 output (LVDS)_FCLN1, \
ALT6 = MSC1 output (LVDS)_FCLND1, \
ALT7 = RESERVED

Port.InitialModes22_1: \
ALT1 = GTM _TOUT48, \
ALT2 = ASCLIN3 output (LVDS)_ATX3P, \
ALT3 = QSPI3 _MRST3, \
ALT4 = QSPI3 output (LVDS)_SCLK3P, \
ALT5 = MSC1 output (LVDS)_FCLP1, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes22_2: \
ALT1 = GTM _TOUT49, \
ALT2 = RESERVED, \
ALT3 = QSPI3 _SLSO312, \
ALT4 = QSPI3 output (LVDS)_MTSR3N, \
ALT5 = MSC1 output (LVDS)_SON1, \
ALT6 = MSC1 output (LVDS)_SOND1, \
ALT7 = RESERVED

Port.InitialModes22_3: \
ALT1 = GTM _TOUT50, \
ALT2 = RESERVED, \
ALT3 = QSPI3 _SCLK3, \
ALT4 = QSPI3 output (LVDS)_MTSR3P, \
ALT5 = MSC1 output (LVDS)_SOP1, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes22_4: \
ALT1 = GTM _TOUT130, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = QSPI0 _SLSO012, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes22_5: \
ALT1 = GTM _TOUT131, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = QSPI0 _MTSR0, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes22_6: \
ALT1 = GTM _TOUT132, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = QSPI0 _MRST0, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes22_7: \
ALT1 = GTM _TOUT133, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = QSPI0 _SCLK0, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes22_8: \
ALT1 = GTM _TOUT134, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = QSPI0 _SCLK0, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes22_9: \
ALT1 = GTM _TOUT135, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = QSPI0 _MRST0, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes22_10: \
ALT1 = GTM _TOUT136, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = QSPI0 _MTSR0, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes22_11: \
ALT1 = GTM _TOUT137, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = QSPI0 _SLSO010, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

###############################   Port 23 ######################################
Port.InitialModes23_0: \
ALT1 = GTM _TOUT41, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes23_1: \
ALT1 = GTM _TOUT42, \
ALT2 = ASLIN 1 _ARTS1, \
ALT3 = QSPI3 _SLSO313, \
ALT4 = GTM _GTMCLK0, \
ALT5 = RESERVED, \
ALT6 = SCU _EXTCLK0, \
ALT7 = RESERVED

Port.InitialModes23_2: \
ALT1 = GTM _TOUT43, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes23_3: \
ALT1 = GTM _TOUT44, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes23_4: \
ALT1 = GTM _TOUT45, \
ALT2 = RESERVED, \
ALT3 = QSPI3 _SLSO35, \
ALT4 = MSC1 _END12, \
ALT5 = MSC1 _EN10, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes23_5: \
ALT1 = GTM _TOUT46, \
ALT2 = RESERVED, \
ALT3 = QSPI3 _SLSO34, \
ALT4 = MSC1 _END13, \
ALT5 = MSC1 _EN11, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes23_6: \
ALT1 = GTM _TOUT138, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = QSPI0 _SLSO011, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes23_7: \
ALT1 = GTM _TOUT139, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

###############################   Port 32 ######################################
Port.InitialModes32_0: \
ALT1 = GTM_TOUT36, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes32_2: \
ALT1 = GTM _TOUT38, \
ALT2 = ASCLIN3 _ATX3, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = SCU _DCDCSYNC, \
ALT7 = RESERVED

Port.InitialModes32_3: \
ALT1 = GTM _TOUT39, \
ALT2 = ASCLIN3 _ATX3, \
ALT3 = RESERVED, \
ALT4 = ASCLIN3 _ASCLK3, \
ALT5 = CAN node 3 _TXDCAN3, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes32_4: \
ALT1 = GTM _TOUT40, \
ALT2 = RESERVED, \
ALT3 = MSC1 _END12, \
ALT4 = GTM _GTMCLK1, \
ALT5 = MSC1 _EN10, \
ALT6 = SCU _EXTCLK1, \
ALT7 = CCU60 _COUT63

Port.InitialModes32_5: \
ALT1 = GTM _TOUT140, \
ALT2 = ASCLIN2 _ATX2, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = CAN node 2 _TXDCAN2, \
ALT7 = RESERVED

Port.InitialModes32_6: \
ALT1 = GTM _TOUT141, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = QSPI2 _SLSO212, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes32_7: \
ALT1 = GTM _TOUT142, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

###############################   Port 33 ######################################
Port.InitialModes33_0: \
ALT1 = GTM _TOUT22, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = VADC _VADCG2BFL0, \
ALT7 = RESERVED

Port.InitialModes33_1: \
ALT1 = GTM _TOUT23, \
ALT2 = ASCLIN3 _ASLSO3, \
ALT3 = RESERVED, \
ALT4 = DSADC _DSCOUT2, \
ALT5 = VADC _VADCEMUX02, \
ALT6 = VADC _VADCG2BFL1, \
ALT7 = RESERVED

Port.InitialModes33_2: \
ALT1 = GTM _TOUT24, \
ALT2 = ASCLIN3 _ASCLK3, \
ALT3 = RESERVED, \
ALT4 = PSI5 _PSITX0, \
ALT5 = VADC _VADCEMUX01, \
ALT6 = VADC _VADCG2BFL2, \
ALT7 = RESERVED

Port.InitialModes33_3: \
ALT1 = GTM _TOUT25, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = DSADC _DSCOUT1, \
ALT5 = VADC _VADCEMUX00, \
ALT6 = VADC _VADCG2BFL3, \
ALT7 = RESERVED

Port.InitialModes33_4: \
ALT1 = GTM _TOUT26, \
ALT2 = ASCLIN 2 _ARTS2, \
ALT3 = RESERVED, \
ALT4 = PSI5 _PSITX1, \
ALT5 = VADC _VADCEMUX12, \
ALT6 = VADC _VADCG0BFL0, \
ALT7 = RESERVED

Port.InitialModes33_5: \
ALT1 = GTM _TOUT27, \
ALT2 = QSPI0 _SLSO07, \
ALT3 = QSPI1 _SLSO17, \
ALT4 = DSADC _DSCOUT0, \
ALT5 = VADC _VADCEMUX11, \
ALT6 = VADC _VADCG0BFL1, \
ALT7 = RESERVED

Port.InitialModes33_6: \
ALT1 = GTM _TOUT28, \
ALT2 = ASCLIN 2 _ASLSO2, \
ALT3 = RESERVED, \
ALT4 = PSI5 _PSITX2, \
ALT5 = VADC _VADCEMUX10, \
ALT6 = VADC _VADCG1BFL0, \
ALT7 = PSI5_PSISTX

Port.InitialModes33_7: \
ALT1 = GTM _TOUT29, \
ALT2 = ASCLIN 2 _ASCLK2, \
ALT3 = QSPI3 _SLSO37, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = VADC _VADCG1BFL1, \
ALT7 = RESERVED

Port.InitialModes33_8: \
ALT1 = GTM _TOUT30, \
ALT2 = ASCLIN 2 _ATX2, \
ALT3 = QSPI3 _SLSO32, \
ALT4 = RESERVED, \
ALT5 = CAN node 0 _TXDCAN0, \
ALT6 = RESERVED, \
ALT7 = CCU61 _COUT62

Port.InitialModes33_9: \
ALT1 = GTM _TOUT31, \
ALT2 = ASCLIN 2 _ATX2, \
ALT3 = QSPI3 _SLSO31, \
ALT4 = ASCLIN 2 _ASCLK2, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = CCU61 _CC62

Port.InitialModes33_10: \
ALT1 = GTM _TOUT32, \
ALT2 = QSPI1 _SLSO16, \
ALT3 = QSPI3 _SLSO311, \
ALT4 = ASCLIN 1 _ASLSO1, \
ALT5 = PSI5_PSISCLK, \
ALT6 = RESERVED, \
ALT7 = CCU61 _COUT61

Port.InitialModes33_11: \
ALT1 = GTM _TOUT33, \
ALT2 = ASCLIN 1 _ASCLK1, \
ALT3 = QSPI3 _SCLK3, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = DSADC _DSCGPWMN, \
ALT7 = CCU61 _CC61

Port.InitialModes33_12: \
ALT1 = GTM _TOUT34, \
ALT2 = ASCLIN 1 _ATX1, \
ALT3 = QSPI3 _MTSR3, \
ALT4 = ASCLIN 1 _ASCLK1, \
ALT5 = RESERVED, \
ALT6 = DSADC _DSCGPWMP, \
ALT7 = CCU61 _COUT60

Port.InitialModes33_13: \
ALT1 = GTM _TOUT35, \
ALT2 = ASCLIN 1 _ATX1, \
ALT3 = QSPI3 _MRST3, \
ALT4 = QSPI 2 _SLSO26, \
ALT5 = RESERVED, \
ALT6 = SCU _DCDCSYNC, \
ALT7 = CCU61 _CC60

Port.InitialModes33_14: \
ALT1 = GTM _TOUT143, \
ALT2 = RESERVED, \
ALT3 = QSPI2 _SCLK2, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = CCU60 _CC62

Port.InitialModes33_15: \
ALT1 = GTM _TOUT144, \
ALT2 = RESERVED, \
ALT3 = QSPI2 _SLSO211, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = CCU60 _COUT62

###############################   Port 34 ######################################
Port.InitialModes34_1: \
ALT1 = GTM _TOUT146, \
ALT2 = ASCLIN0 input_ATX0, \
ALT3 = RESERVED, \
ALT4 = CAN node 0 input_TXDCAN0, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = CCU60 _COUT63

Port.InitialModes34_2: \
ALT1 = GTM _TOUT147, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = CCU60 _CC60

Port.InitialModes34_3: \
ALT1 = GTM _TOUT148, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = QSPI2 _SLSO210, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = CCU60 _COUT60

Port.InitialModes34_4: \
ALT1 = GTM _TOUT149, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = QSPI2 _MRST2, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = CCU60 _CC61

Port.InitialModes34_5: \
ALT1 = GTM _TOUT150, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = QSPI2 _MTSR2, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = CCU60 _COUT61

###############################   Port 40 ######################################
Port.InitialModes40_0: \
ALT1 = RESERVED, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes40_1: \
ALT1 = RESERVED, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes40_2: \
ALT1 = RESERVED, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes40_3: \
ALT1 = RESERVED, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes40_4: \
ALT1 = RESERVED, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes40_5: \
ALT1 = RESERVED, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes40_6: \
ALT1 = RESERVED, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes40_7: \
ALT1 = RESERVED, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes40_8: \
ALT1 = RESERVED, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

Port.InitialModes40_9: \
ALT1 = RESERVED, \
ALT2 = RESERVED, \
ALT3 = RESERVED, \
ALT4 = RESERVED, \
ALT5 = RESERVED, \
ALT6 = RESERVED, \
ALT7 = RESERVED

#******************************************************************************
#                                   DIO
#******************************************************************************

# Variable to specify maximum available Ports
Dio.MaxAvailablePort: 40

# Multiplicity for DioPort
Dio.DioPortMin: 1
Dio.DioPortMax: 17

# Variables to specify the read only ports that exist on the microcontroller
Dio.AvailableReadOnlyPorts: _40_

# Channels that exist for each of the port.
# Note: Do not define for those ports that do not exist on the uC
Dio.DioChannels_Port0: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_ _9_ _10_ _11_ _12_
Dio.DioChannels_Port1: _3_ _4_ _5_ _6_ _7_
Dio.DioChannels_Port2: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_ _9_ _10_ _11_
Dio.DioChannels_Port10: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_
Dio.DioChannels_Port11: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_ _9_ _10_ _11_ _12_ _13_ _14_ _15_
Dio.DioChannels_Port12: _0_ _1_
Dio.DioChannels_Port13: _0_ _1_ _2_ _3_
Dio.DioChannels_Port14: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_ _9_ _10_
Dio.DioChannels_Port15: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_
Dio.DioChannels_Port20: _0_ _1_ _2_ _3_ _6_ _7_ _8_ _9_ _10_ _11_ _12_ _13_ _14_
Dio.DioChannels_Port21: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_
Dio.DioChannels_Port22: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_ _9_ _10_ _11_
Dio.DioChannels_Port23: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_
Dio.DioChannels_Port32: _0_ _2_ _3_ _4_ _5_ _6_ _7_
Dio.DioChannels_Port33: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_ _9_ _10_ _11_ _12_ _13_ _14_ _15_
Dio.DioChannels_Port34: _1_ _2_ _3_ _4_ _5_
Dio.DioChannels_Port40: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_ _8_ _9_

# Mask value for the channel group to mask all the channels for the port.
# Note: Do not define for those ports that do not exist on the uC
Dio.DioPortMask_Port0: 0x1FFF
Dio.DioPortMask_Port1: 0x00F8
Dio.DioPortMask_Port2: 0x0FFF
Dio.DioPortMask_Port10: 0x01FF
Dio.DioPortMask_Port11: 0xFFFF
Dio.DioPortMask_Port12: 0x0003
Dio.DioPortMask_Port13: 0x000F
Dio.DioPortMask_Port14: 0x07FF
Dio.DioPortMask_Port15: 0x01FF
Dio.DioPortMask_Port20: 0x7FCF
Dio.DioPortMask_Port21: 0x00FF
Dio.DioPortMask_Port22: 0x0FFF
Dio.DioPortMask_Port23: 0x00FF
Dio.DioPortMask_Port32: 0x00FD
Dio.DioPortMask_Port33: 0xFFFF
Dio.DioPortMask_Port34: 0x003E
Dio.DioPortMask_Port40: 0x03FF

# Available port
Dio.AvailablePorts: _0_ _1_ _2_ _10_ _11_ _12_ _13_ _14_ _15_ _20_ _21_ _22_ _23_ _32_ _33_ _34_ _40_

# Most significant pin of the port that is available on the microcontroller
Dio.Port0_MSPin: 12
Dio.Port1_MSPin: 7
Dio.Port2_MSPin: 11
Dio.Port10_MSPin: 8
Dio.Port11_MSPin: 15
Dio.Port12_MSPin: 1
Dio.Port13_MSPin: 3
Dio.Port14_MSPin: 10
Dio.Port15_MSPin: 8
Dio.Port20_MSPin: 14
Dio.Port21_MSPin: 7
Dio.Port22_MSPin: 11
Dio.Port23_MSPin: 7
Dio.Port32_MSPin: 7
Dio.Port33_MSPin: 15
Dio.Port34_MSPin: 5
Dio.Port40_MSPin: 9
#******************************************************************************
#                                   ERU
#******************************************************************************
Eru0.InLine: ERU_INPUT00_PORT15_PIN4,ERU_INPUT01_CCU60_COUT60,ERU_INPUT02_PORT10_PIN7,ERU_INPUT03_MSC0_FCLP
Eru1.InLine: ERU_INPUT10_PORT14_PIN3,ERU_INPUT11_CCU61_COUT60,ERU_INPUT12_PORT10_PIN8,ERU_INPUT13_STM0_STMIR0
Eru2.InLine: ERU_INPUT20_PORT10_PIN2,ERU_INPUT21_PORT02_PIN1,ERU_INPUT22_PORT00_PIN4,ERU_INPUT23_ERAY0_MT
Eru3.InLine: ERU_INPUT30_PORT10_PIN3,ERU_INPUT31_PORT14_PIN1,ERU_INPUT32_PORT02_PIN0,ERU_INPUT33_STM1_STMIR0
Eru4.InLine: ERU_INPUT40_PORT33_PIN7,ERU_INPUT41_GTM_TOM0_12,ERU_INPUT42_GPT120_T3OUT,ERU_INPUT43_PORT15_PIN5
Eru5.InLine: ERU_INPUT50_PORT15_PIN8,ERU_INPUT51_GTM_TOM1_12,ERU_INPUT52_GPT120_T6OUT,ERU_INPUT53_STM2_STMIR0
Eru6.InLine: ERU_INPUT60_PORT20_PIN0,ERU_INPUT61_ESR0,ERU_INPUT62_RESERVED,ERU_INPUT63_PORT11_PIN10
Eru7.InLine: ERU_INPUT70_PORT20_PIN9,ERU_INPUT71_ESR1,ERU_INPUT72_PORT15_PIN1,ERU_INPUT73_RESERVED
Eru0.DefInLine: ERU_INPUT00_PORT15_PIN4
Eru1.DefInLine: ERU_INPUT10_PORT14_PIN3
Eru2.DefInLine: ERU_INPUT20_PORT10_PIN2
Eru3.DefInLine: ERU_INPUT30_PORT10_PIN3
Eru4.DefInLine: ERU_INPUT40_PORT33_PIN7
Eru5.DefInLine: ERU_INPUT50_PORT15_PIN8
Eru6.DefInLine: ERU_INPUT60_PORT20_PIN0
Eru7.DefInLine: ERU_INPUT70_PORT20_PIN9
#******************************************************************************
#                                   IRQ
#******************************************************************************

# IRQ:  SRN available for ASCLIN
# Note: Specify only those SRNs that are available in the uC
Irq.AscLinSrnAvailable:                                    \
IrqAscLin0 IrqAscLin1                                      \
IrqAscLin2 IrqAscLin3

# IRQ:  SRN available for QSPI
# Note: Specify only those SRNs that are available in the uC
Irq.QspiSrnAvailable:                                      \
IrqQspi0 IrqQspi1                                          \
IrqQspi2 IrqQspi3

Irq.QspiHCSrnAvailable: NO

# IRQ:  Available MSC modules
# Note: Specify only those available MSC modules in the uC
Irq.MscAvailable:                                       \
IrqMsc0 IrqMsc1

Irq.MscSrnAvailable:                                    \
IrqMsc0Srn0 IrqMsc0Srn1                                 \
IrqMsc0Srn2 IrqMsc0Srn3                                 \
IrqMsc0Srn4			                        \
IrqMsc1Srn0 IrqMsc1Srn1                                 \
IrqMsc1Srn2 IrqMsc1Srn3                                 \
IrqMsc1Srn4

# IRQ:  Available CCU6 modules
# Note: Specify only those available CCU6 modules in the uC
Irq.CCU6Available:                                    \
IrqCCU60 IrqCCU61

# IRQ:  Available GPT12 modules
# Note: Specify only those available GPT12 modules in the uC
Irq.GPT12Available:                                    \
IrqGPT120

# IRQ:  Available STM modules
# Note: Specify only those available STM modules in the uC
Irq.STMAvailable:                                    \
IrqSTM0 IrqSTM1 IrqSTM2

# IRQ:  Available DMA Channels
# Note: Specify only those available DMA modules in the uC
Irq.DMAChAvailable:                                    \
IrqDMAErr IrqDMACh0 IrqDMACh1 IrqDMACh2 IrqDMACh3      \
IrqDMACh4 IrqDMACh5 IrqDMACh6 IrqDMACh7 IrqDMACh8      \
IrqDMACh9 IrqDMACh10 IrqDMACh11 IrqDMACh12 IrqDMACh13  \
IrqDMACh14 IrqDMACh15 IrqDMACh16 IrqDMACh17 IrqDMACh18 \
IrqDMACh19 IrqDMACh20 IrqDMACh21 IrqDMACh22 IrqDMACh23 \
IrqDMACh24 IrqDMACh25 IrqDMACh26 IrqDMACh27 IrqDMACh28 \
IrqDMACh29 IrqDMACh30 IrqDMACh31 IrqDMACh32 IrqDMACh33 \
IrqDMACh34 IrqDMACh35 IrqDMACh36 IrqDMACh37 IrqDMACh38 \
IrqDMACh39 IrqDMACh40 IrqDMACh41 IrqDMACh42 IrqDMACh43 \
IrqDMACh44 IrqDMACh45 IrqDMACh46 IrqDMACh47 IrqDMACh48 \
IrqDMACh49 IrqDMACh50 IrqDMACh51 IrqDMACh52 IrqDMACh53 \
IrqDMACh54 IrqDMACh55 IrqDMACh56 IrqDMACh57 IrqDMACh58 \
IrqDMACh59 IrqDMACh60 IrqDMACh61 IrqDMACh62 IrqDMACh63 

# IRQ:  Available Number of DMA Channels
# Note: Specify only those available DMA modules in the uC
Irq.NoOfDmaChannels:                                    \
IrqDmaCh0To47 IrqDmaCh48To63

# IRQ:  Available CAN modules
# Note: Specify only those available CAN modules in the uC
Irq.CanSrnAvailable:                                  \
IrqCanSrn0 IrqCanSrn1                                 \
IrqCanSrn2 IrqCanSrn3                                 \
IrqCanSrn4 IrqCanSrn5                                 \
IrqCanSrn6 IrqCanSrn7                                 \
IrqCanSrn8 IrqCanSrn9                                 \
IrqCanSrn10 IrqCanSrn11                               \
IrqCanSrn12 IrqCanSrn13                               \
IrqCanSrn14 IrqCanSrn15

# IRQ:  Available HSM modules
# Note: Specify only those available HSM modules in the uC
Irq.HsmSrnAvailable:                                  \
IrqHsmSrn0 IrqHsmSrn1
# Note: Specify only those available HSM modules in the uC
Irq.HSMAvailable:                                    \
IrqHSM0

# IRQ:  Available VADC modules
# Note: Specify only those available VADC modules in the uC
Irq.VAdcAvailable:                                    \
IrqVADC0 IrqVADC1                                     \
IrqVADC2 IrqVADC3                                     \
IrqVADC4 IrqVADC5                                     \
IrqVADC6 IrqVADC7                                     \
IrqVADCCG0 IrqVADCCG1

# IRQ:  Available DSADC modules
# Note: Specify only those available DSADC modules in the uC
Irq.DSAdcSrnAvailable:                                  \
IrqDSAdcSrM0 IrqDSAdcSrA0                             \
IrqDSAdcSrM1 IrqDSAdcSrA1                             \
IrqDSAdcSrM2 IrqDSAdcSrA2                             \
IrqDSAdcSrM3 IrqDSAdcSrA3                             \
IrqDSAdcSrM4 IrqDSAdcSrA4                             \
IrqDSAdcSrM5 IrqDSAdcSrA5

# IRQ:  Available FlexRay modules
# Note: Specify only those available FlexRay modules in the uC
Irq.FlexRayAvailable:                                 \
IrqFlexRay0    

Irq.FlexRaySrnAvailable:                              \
IrqFlexRay0Sr0 IrqFlexRay0Sr1                         \
IrqFlexRay0TINT0 IrqFlexRay0TINT1                     \
IrqFlexRay0NDAT0 IrqFlexRay0NDAT1                     \
IrqFlexRay0MBSC0 IrqFlexRay0MBSC1                     \
IrqFlexRay0OBUSY IrqFlexRay0IBUSY                 

# IRQ:  Available PMU modules
# Note: Specify only those available PMU modules in the uC
Irq.PmuSrnAvailable:                                  \
IrqPmu0Sr0 IrqPmu0Sr1

# IRQ:  Available Scu modules
# Note: Specify only those available Scu modules in the uC
Irq.ScuSrnAvailable:                                   \
IrqScuDtsSr IrqScuEruSr0                               \
IrqScuEruSr1 IrqScuEruSr2                              \
IrqScuEruSr3

# IRQ:  Available GPSR modules
# Note: Specify only those available GPSR modules in the uC
Irq.GpsrAvailable:                                    \
IrqGpsr0 IrqGpsr1 IrqGpsr2

# IRQ:  Available GTM modules
# Note: Specify only those available GTM modules in the uC
Irq.GTMAvailable:                                    \
IrqGtmAei IrqGtmAru                                  \
IrqGtmBrc IrqGtmCmp                                  \
IrqGtmSpe IrqGtmPsm0                                 \
IrqGtmDpll IrqGtmTim0                                \
IrqGtmTim1 IrqGtmTim2                                \
IrqGtmTim3 IrqGtmMcs0                                \
IrqGtmMcs1 IrqGtmMcs2                                \
IrqGtmMcs3 IrqGtmTom0                                \
IrqGtmTom1 IrqGtmTom2                                \
IrqGtmAtom0 IrqGtmAtom1                              \
IrqGtmAtom2 IrqGtmAtom3                              \
IrqGtmAtom4 IrqGtmErr

# IRQ:  Available GTM SPE modules
# Note: Specify only those available GTM SPE modules in the uC
Irq.GtmSpeSrnAvailable:                                   \
IrqGtmSpe0Sr IrqGtmSpe1Sr

# IRQ:  SRN available for SENT
# Note: Specify only those SRNs that are available in the uC
Irq.SentSrnAvailable:                               \
IrqSentSrn0 IrqSentSrn1                             \
IrqSentSrn2 IrqSentSrn3                             \
IrqSentSrn4 IrqSentSrn5                             \
IrqSentSrn6 IrqSentSrn7                             \
IrqSentSrn8 IrqSentSrn9

# IRQ:  Available I2C modules
# Note: Specify only those available I2C modules in the uC
Irq.I2CAvailable:                                    \
IrqI2C0 

# IRQ:  Available Modules
Irq.ModAvailable:                                   \
IrqAscLin IrqQspi IrqMsc                            \
IrqCcu6 IrqGpt IrqStm                               \
IrqDma IrqEth                               	    \
IrqCan IrqAdc IrqDSAdc                              \
IrqFlexRay IrqPmu0 IrqScu                           \
IrqGpsr IrqGtm                                      \
IrqSent IrqI2C                                      \
IrqHssl

# IRQ:  SRN available for HSSL
# Note: Specify only those SRNs that are available in the uC
Irq.HsslSrnAvailable:                                    \
IrqHssl0 IrqHssl1                                      \
IrqHssl2 IrqHssl3                                      \
IrqHssl

Irq.DmaMaxPrio: 63


Irq.NumOfCanConfig: 1
Irq.NumOfGtmConfig: 1
Irq.NumOfAscLinConfig: 1
Irq.NumOfAdcConfig: 1
Irq.NumOfDSAdcConfig: 1
Irq.NumOfStmConfig: 1
Irq.NumOfMscConfig: 1
Irq.NumOfSentConfig: 1
Irq.NumOfCCU6Config: 1
Irq.NumOfGptConfig: 1
Irq.NumOfQspiConfig: 1
Irq.NumOfDmaConfig: 1
Irq.NumOfETHConfig: 1
Irq.NumOfPMU0Config: 1
Irq.NumOfFlexRayConfig: 1
Irq.NumOfScuConfig: 1
Irq.NumOfGPSRGroupConfig: 1
Irq.NumOfI2CConfig: 1
Irq.NumOfHSMConfig: 1
Irq.NumOfHsslConfig: 1
#******************************************************************************
#                                   SPI
#******************************************************************************
Spi.QSPI0MisoPin:MRST0A_PORT20_PIN12, MRST0B_PORT22_PIN9, MRST0C_PORT22_PIN6

Spi.QSPI1MisoPin:MRST1A_PORT10_PIN1, MRST1B_PORT11_PIN3

Spi.QSPI2MisoPin:MRST2A_PORT15_PIN4, MRST2B_PORT15_PIN7, MRST2CN_PORT21_PIN2, MRST2CP_PORT21_PIN3, MRST2D_PORT34_PIN4, MRST2E_PORT15_PIN2

Spi.QSPI3MisoPin:MRST3A_PORT02_PIN5, MRST3B_PORT10_PIN7, MRST3C_PORT01_PIN5, MRST3D_PORT33_PIN13, MRST3E_PORT22_PIN1, MRST3FN_PORT21_PIN2, MRST3FP_PORT21_PIN3

Spi.QSPI4MisoPin:MRST4A_PORT33_PIN13

Spi.QSPI5MisoPin:MRST5A_PORT15_PIN10

Spi.QSPI0MisoPinDefault:MRST0A_PORT20_PIN12
Spi.QSPI1MisoPinDefault:MRST1A_PORT10_PIN1
Spi.QSPI2MisoPinDefault:MRST2A_PORT15_PIN4
Spi.QSPI3MisoPinDefault:MRST3A_PORT02_PIN5
Spi.QSPI4MisoPinDefault:MRST4A_PORT33_PIN13
Spi.QSPI5MisoPinDefault:MRST5A_PORT15_PIN10

Spi.QSPI0SlaveMosiPinDefault:MTSR0A_PORT20_PIN14
Spi.QSPI1SlaveMosiPinDefault:MTSR1A_PORT10_PIN3
Spi.QSPI2SlaveMosiPinDefault:MTSR2A_PORT15_PIN5
Spi.QSPI3SlaveMosiPinDefault:MTSR3A_PORT2_PIN6
Spi.QSPI4SlaveMosiPinDefault:MTSR4A_PORT33_PIN12
Spi.QSPI5SlaveMosiPinDefault:MTSR5A_PORT15_PIN14

Spi.QSPI0SlaveSclkPinDefault:SCLK0A_PORT20_PIN11
Spi.QSPI1SlaveSclkPinDefault:SCLK1A_PORT10_PIN2
Spi.QSPI2SlaveSclkPinDefault:SCLK2A_PORT15_PIN3
Spi.QSPI3SlaveSclkPinDefault:SCLK3A_PORT2_PIN7
Spi.QSPI4SlaveSclkPinDefault:SCLK4A_PORT33_PIN11
Spi.QSPI5SlaveSclkPinDefault:SCLK5A_PORT15_PIN15
Spi.NoOfAvailableQspi:4

Spi.AvailableQSPIChannels: \
QSPI0 ,   \
QSPI1 ,   \
QSPI2 ,   \
QSPI3

Spi.AvailableQSPISlaveChannels: \
SPI_SLAVE_UNUSED ,  \
QSPI0 ,   \
QSPI1 ,   \
QSPI2 ,   \
QSPI3


Spi.QSPI0SlaveMosiPin:MTSR0A_PORT20_PIN14,MTSR0B_PORT22_PIN10,MTSR0C_PORT22_PIN5

Spi.QSPI1SlaveMosiPin:MTSR1A_PORT10_PIN3,MTSR1B_PORT11_PIN9,MTSR1C_PORT10_PIN4

Spi.QSPI2SlaveMosiPin:MTSR2A_PORT15_PIN5,MTSR2B_PORT15_PIN6,MTSR2D_PORT34_PIN5

Spi.QSPI3SlaveMosiPin:MTSR3A_PORT2_PIN6,MTSR3B_PORT10_PIN6,MTSR3C_PORT1_PIN6,MTSR3D_PORT33_PIN12,MTSR3E_PORT22_PIN0

Spi.QSPI4SlaveMosiPin:MTSR4A_PORT33_PIN12

Spi.QSPI5SlaveMosiPin:MTSR5A_PORT15_PIN14

Spi.QSPI0SlaveSclkPin:SCLK0A_PORT20_PIN11,SCLK0B_PORT22_PIN8,SCLK0C_PORT22_PIN7

Spi.QSPI1SlaveSclkPin:SCLK1A_PORT10_PIN2,SCLK1B_PORT11_PIN6

Spi.QSPI2SlaveSclkPin:SCLK2A_PORT15_PIN3,SCLK2B_PORT15_PIN8,SCLK2D_PORT33_PIN14

Spi.QSPI3SlaveSclkPin:SCLK3A_PORT2_PIN7,SCLK3B_PORT10_PIN8,SCLK3C_PORT1_PIN7,SCLK3D_PORT33_PIN11,SCLK3E_PORT22_PIN3

Spi.QSPI4SlaveSclkPin:SCLK4A_PORT33_PIN11

Spi.QSPI5SlaveSclkPin:SCLK5A_PORT15_PIN15

#******************************************************************************
#                                   MCU
#******************************************************************************
#***********************************MCU RAM***********************************



Mcu.CPU0DSPRAddStart:1879048192
Mcu.CPU0DSPRAddEnd:1879162879
#Allowed DSPR0 user area during Standby mode
Mcu.CPU0DSPRUserAddStart:1879056896

Mcu.CPU0PSPRAddStart:1880096768
Mcu.CPU0PSPRAddEnd:1880121343

Mcu.CPU1DSPRAddStart:1610612736
Mcu.CPU1DSPRAddEnd:1610735615

Mcu.CPU1PSPRAddStart:1611661312

Mcu.CPU2DSPRAddStart:1342177280
Mcu.CPU2DSPRAddEnd:1342300159

Mcu.CPU2PSPRAddStart:1343225856

#******************************BACK UP FREQ*******************************
Mcu.BackUpFrequency: 100000000

#******************************MCU ERAY PLL*******************************
Mcu.fErayPllExists: true
Mcu.ErayFpllMinFrequency: 20000000
Mcu.ErayFpllMaxFrequency: 400000000
Mcu.ErayFoscByPMinFrequency: 16000000
Mcu.ErayFoscByPMaxFrequency: 24000000
Mcu.ErayPllVcoBaseMinFreq: 400000000
Mcu.ErayPllVcoBaseMaxFreq: 480000000

#******************************MCU PLL***********************************
Mcu.FpllMinFrequency: 20000000
Mcu.FpllMaxFrequency: 200000000
Mcu.FoscByPMinFrequency: 8000000
Mcu.FoscByPMaxFrequency: 24000000
Mcu.PllVcoBaseMinFreq: 400000000
Mcu.PllVcoBaseMaxFreq: 800000000
Mcu.PllModulationConfiguration: 61

#*************************MCU CCU FREQ***********************************
Mcu.IdleCoreEnumValues: CPU_CORE_0,CPU_CORE_1,CPU_CORE_2,INDIVIDUAL_CORES
Mcu.SleepCoreEnumValues: CPU_CORE_0,CPU_CORE_1,CPU_CORE_2,UNANIMOUS_ALL_CORES
Mcu.fCPU2Exists:true
Mcu.fEBUExists:false
Mcu.fCPU0MaxFrequency: 200000000
Mcu.fCPU1MaxFrequency: 200000000
Mcu.fCPU2MaxFrequency: 200000000

Mcu.fAdcMaxFrequency: 100000000

Mcu.SRIDividerValues: 1,2,3,4,5,6,8,10,12,15
Mcu.fSRIMaxFrequency: 200000000

Mcu.SPBDividerValues: 2,3,4,5,6,8,10,12,15
Mcu.fSPBMaxFrequency: 100000000

Mcu.McuFSIDivider: 0,1,2,3
Mcu.fFSIMaxFrequency: 100000000

Mcu.McuFSI2Divider: 0,1,2,3
Mcu.fFSI2MaxFrequency: 200000000

Mcu.MAXDividervalues: 1,2,3,4,5,6,8,10,12,15
Mcu.fMAXMaxFrequency: 200000000

Mcu.EBUDividervalues: 0
Mcu.fEBUMaxFrequency: 0

Mcu.STMDividerValues: 0,1,2,3,4,5,6,8,10,12,15
Mcu.fSTMMaxFrequency: 100000000

Mcu.GTMDividerValues: 0,1,2,3,4,5,6,8,10,12,15
Mcu.fGTMMaxFrequency: 100000000

Mcu.ETHDividerValues: 0,1,2,3,4,5,6,8,10,12,15
Mcu.fETHMaxFrequency: 100000000

Mcu.BBBDividerValues: 0,1,2,3,4,5,6,8,10,12,15
Mcu.fBBBMaxFrequency: 100000000

Mcu.BAUD1DividerValues: 0,1,2,3,4,5,6,8,10,12,15
Mcu.fBAUD1MaxFrequency: 100000000

Mcu.BAUD2DividerValues: 0,1,2,3,4,5,6,8,10,12,15
Mcu.fBAUD2MaxFrequency: 200000000

Mcu.CANDividerValues: 0,1,2,3,4,5,6,8,10,12,15
Mcu.fCANMaxFrequency: 100000000

Mcu.ASCLINFDividerValues: 0,1,2,3,4,5,6,8,10,12,15
Mcu.fASCLINFMaxFrequency: 200000000

Mcu.ASCLINSDividerValues: 0,1,2,3,4,5,6,8,10,12,15
Mcu.fASCLINSMaxFrequency: 100000000

Mcu.ERAYDividerValues: 0,1,2,3,4,5,6,8,10,12,15
Mcu.fErayMaxFrequency: 80000000



#***********************MCU CCU CLK RATIOS***********************************
Mcu.SRISPBClockRatios: 1,2,3,4,5,6
Mcu.SRIFSIClockRatios: 1,2
Mcu.SRIFSI2ClockRatios: 1,2
Mcu.FSI2FSIClockRatios: 1,2
Mcu.GTMSPBClockRatios: 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
Mcu.SPBGTMClockRatios: 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
Mcu.SPBSTMClockRatios: 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
Mcu.STMSPBClockRatios: 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
Mcu.SRIBBBClockRatios: 1,2
Mcu.SPBBAUD1ClockRatios: 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
Mcu.BAUD1SPBClockRatios: 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
Mcu.SPBBAUD2ClockRatios: 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
Mcu.BAUD2SPBClockRatios: 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
Mcu.CANSPBClockRatios: 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
Mcu.SPBCANClockRatios: 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
Mcu.ASCLINFSPBClockRatios: 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
Mcu.SPBASCLINFClockRatios: 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
Mcu.ASCLINSSPBClockRatios: 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
Mcu.SPBASCLINSClockRatios: 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15

#******************************************************************************
#                                   FLS
#******************************************************************************

Fls.BaseAddress:2936012800
Fls.EraseSuspend:true
Fls.EraseTime:1000000
Fls.WriteTime:150
Fls.WaitStateRead:FLS_WAIT_STATE_READACCESS9
Fls.WaitStateErrorCorrection:FLS_WAIT_STATE_ERRORCORRECTION1

#******************************************************************************
#                                   FEE
#******************************************************************************

Fee.BlockSize: 65535
Fee.FlsWordLineSize: 512
Fee.ThresholdSize: 195560
Fee.NumberOfBlocks: 8139

#******************************************************************************

CanTrcv.MaxChannels: 4
CanTrcv.MaxChannelnumber: 3
CanTrcv.MinChannelnumber: 0
Dma.ChannelMax: 16
Dma.ChannelMin: 1
Dma.MemAccEnableMax: 2
Dma.MemAccEnableMin: 1
Dma.MemAccRangeMax: 2
Dma.MemAccRangeMin: 1
Dma.MoveEngMax: 2
Dma.MoveEngMin: 1

#******************************************************************************

FlsLoader.Pf0StartAddress: 2684354560
FlsLoader.Pf0EndAddress: 2686451711
FlsLoader.Pf0Size: 2097152
FlsLoader.Pf1StartAddress: 2686451712
FlsLoader.Pf1EndAddress: 2688548863
FlsLoader.PF1Size: 2097152
FlsLoader.Pf2StartAddress: 0
FlsLoader.Pf2EndAddress: 0
FlsLoader.Pf2Size: 0
FlsLoader.Pf3StartAddress: 0
FlsLoader.Pf3EndAddress: 0
FlsLoader.PF3Size: 0
FlsLoader.UcbPf: 2937061376
FlsLoader.UcbDf: 2937062400
FlsLoader.UcbOtp: 2937064448
FlsLoader.Pf0Sectors: 27
FlsLoader.Pf1Sectors: 27
FlsLoader.Pf2Sectors: 0
FlsLoader.Pf3Sectors: 0
FlsLoader.UcbStartAddress: 2937061376 
FlsLoader.UcbEndAddress: 2937077759 

#******************************************************************************
Msc.MaxModuleCnt: 2
Mli.MaxModuleCnt: 2
#******************************************************************************
Gtm.NumberOfTimModules: 4
Gtm.NumberOfTimChannels: 8
Gtm.NumberOfTomModules: 3
Gtm.NumberOfTomChannels: 16
Gtm.NumberOfTGCPerTom: 2
Gtm.NumberOfChannelsPerTgc: 8
Gtm.NumberOfAtomModules: 5
Gtm.NumberOfAtomChannels: 8
Gtm.NumberOfAgcPerAtom: 1
Gtm.NumberOfChannelsPerAgc: 8
Gtm.NumberOfTbuModules: 3
Gtm.NumberOfBrcSource: 12
Gtm.NumberOfAfdChannels: 8
Gtm.NumberOfFifoModules: 1
Gtm.NumberOfF2AModules: 1
Gtm.NumberOfFifoChannels: 8
Gtm.NumberOfDpllActions: 24
Gtm.NumberOfMcsChannels: 8
Gtm.NumberOfMcsModules: 4
Gtm.NumberOfToutselRegister: 15
Gtm.NumberOfSpeModules: 2
Gtm.NumberOfSpePatterns: 8
Gtm.NumberOfMscSets: 4
Gtm.NoOfMscControlsPerSet: 4
Gtm.NumberOfMscModules: 2
Gtm.NumberOfAdcModules: 9
Gtm.NumberOfConPerAdcModules: 8
Gtm.NumberOfTtcanTriggers: 8

#***** Following parameter is applicabale only for BMD ****
#***** Both Gtm.TomBChannelMD and Gtm.Tom<x>Channel<x> has to be maintained for changes.****

Gtm.Tom0Channel0 : TOUT18_SELA_PORT0_PIN9, TOUT109_SELA_PORT10_PIN7, TOUT85_SELA_PORT14_PIN5, TOUT87_SELA_PORT14_PIN7, TOUT76_SELA_PORT15_PIN5, TOUT77_SELA_PORT15_PIN6, TOUT53_SELA_PORT21_PIN2, TOUT26_SELA_PORT33_PIN4, TOUT32_SELA_PORT33_PIN10
Gtm.Tom0Channel1 : TOUT19_SELA_PORT0_PIN10, TOUT103_SELA_PORT10_PIN1, TOUT86_SELA_PORT14_PIN6, TOUT78_SELA_PORT15_PIN7, TOUT54_SELA_PORT21_PIN3, TOUT27_SELA_PORT33_PIN5, TOUT31_SELA_PORT33_PIN9
Gtm.Tom0Channel2 : TOUT20_SELA_PORT0_PIN11, TOUT104_SELA_PORT10_PIN2, TOUT107_SELA_PORT10_PIN5, TOUT88_SELA_PORT14_PIN8, TOUT79_SELA_PORT15_PIN8, TOUT55_SELA_PORT21_PIN4, TOUT28_SELA_PORT33_PIN6, TOUT33_SELA_PORT33_PIN11
Gtm.Tom0Channel3 : TOUT21_SELA_PORT0_PIN12, TOUT105_SELA_PORT10_PIN3, TOUT108_SELA_PORT10_PIN6, TOUT80_SELA_PORT14_PIN0, TOUT89_SELA_PORT14_PIN9, TOUT56_SELA_PORT21_PIN5, TOUT38_SELA_PORT32_PIN2, TOUT29_SELA_PORT33_PIN7
Gtm.Tom0Channel4 : TOUT102_SELA_PORT10_PIN0, TOUT81_SELA_PORT14_PIN1, TOUT90_SELA_PORT14_PIN10, TOUT57_SELA_PORT21_PIN6, TOUT39_SELA_PORT32_PIN3, TOUT22_SELA_PORT33_PIN0, TOUT30_SELA_PORT33_PIN8
Gtm.Tom0Channel5 : TOUT110_SELA_PORT10_PIN8, TOUT91_SELA_PORT13_PIN0, TOUT82_SELA_PORT14_PIN2, TOUT58_SELA_PORT21_PIN7, TOUT40_SELA_PORT32_PIN4, TOUT23_SELA_PORT33_PIN1
Gtm.Tom0Channel6 : TOUT106_SELA_PORT10_PIN4, TOUT92_SELA_PORT13_PIN1, TOUT83_SELA_PORT14_PIN3, TOUT59_SELA_PORT20_PIN0, TOUT42_SELA_PORT23_PIN1, TOUT24_SELA_PORT33_PIN2
Gtm.Tom0Channel7 : TOUT93_SELA_PORT13_PIN2, TOUT84_SELA_PORT14_PIN4, TOUT45_SELA_PORT23_PIN4, TOUT25_SELA_PORT33_PIN3
Gtm.Tom0Channel8 : TOUT9_SELA_PORT0_PIN0, TOUT0_SELA_PORT2_PIN0, TOUT8_SELA_PORT2_PIN8, TOUT95_SELA_PORT11_PIN2, TOUT94_SELA_PORT13_PIN3, TOUT51_SELA_PORT21_PIN0, TOUT48_SELA_PORT22_PIN1
Gtm.Tom0Channel9 : TOUT10_SELA_PORT0_PIN1, TOUT11_SELA_PORT0_PIN2, TOUT1_SELA_PORT2_PIN1, TOUT52_SELA_PORT21_PIN1, TOUT47_SELA_PORT22_PIN0
Gtm.Tom0Channel10 : TOUT12_SELA_PORT0_PIN3, TOUT2_SELA_PORT2_PIN2, TOUT96_SELA_PORT11_PIN3, TOUT41_SELA_PORT23_PIN0, TOUT46_SELA_PORT23_PIN5
Gtm.Tom0Channel11 : TOUT13_SELA_PORT0_PIN4, TOUT3_SELA_PORT2_PIN3, TOUT97_SELA_PORT11_PIN6, TOUT49_SELA_PORT22_PIN2, TOUT43_SELA_PORT23_PIN2
Gtm.Tom0Channel12 : TOUT14_SELA_PORT0_PIN5, TOUT4_SELA_PORT2_PIN4, TOUT98_SELA_PORT11_PIN9, TOUT50_SELA_PORT22_PIN3, TOUT44_SELA_PORT23_PIN3
Gtm.Tom0Channel13 : TOUT15_SELA_PORT0_PIN6, TOUT5_SELA_PORT2_PIN5, TOUT99_SELA_PORT11_PIN10
Gtm.Tom0Channel14 : TOUT16_SELA_PORT0_PIN7, TOUT6_SELA_PORT2_PIN6, TOUT100_SELA_PORT11_PIN11
Gtm.Tom0Channel15 : TOUT17_SELA_PORT0_PIN8, TOUT7_SELA_PORT2_PIN7, TOUT101_SELA_PORT11_PIN12, TOUT42_SELB_PORT23_PIN1

Gtm.Tom1Channel0 : TOUT9_SELB_PORT0_PIN0, TOUT18_SELB_PORT0_PIN9, TOUT8_SELB_PORT2_PIN8, TOUT85_SELB_PORT14_PIN5, TOUT76_SELB_PORT15_PIN5, TOUT77_SELB_PORT15_PIN6, TOUT68_SELA_PORT20_PIN12, TOUT26_SELB_PORT33_PIN4, TOUT32_SELB_PORT33_PIN10
Gtm.Tom1Channel1 : TOUT10_SELB_PORT0_PIN1, TOUT11_SELB_PORT0_PIN2, TOUT19_SELB_PORT0_PIN10, TOUT86_SELB_PORT14_PIN6, TOUT78_SELB_PORT15_PIN7, TOUT69_SELA_PORT20_PIN13, TOUT27_SELB_PORT33_PIN5, TOUT31_SELB_PORT33_PIN9
Gtm.Tom1Channel2 : TOUT12_SELB_PORT0_PIN3, TOUT20_SELB_PORT0_PIN11, TOUT79_SELB_PORT15_PIN8, TOUT70_SELA_PORT20_PIN14, TOUT28_SELB_PORT33_PIN6, TOUT33_SELB_PORT33_PIN11
Gtm.Tom1Channel3 : TOUT13_SELB_PORT0_PIN4, TOUT21_SELB_PORT0_PIN12, TOUT80_SELB_PORT14_PIN0, TOUT71_SELA_PORT15_PIN0, TOUT38_SELB_PORT32_PIN2, TOUT29_SELB_PORT33_PIN7
Gtm.Tom1Channel4 : TOUT14_SELB_PORT0_PIN5, TOUT81_SELB_PORT14_PIN1, TOUT72_SELA_PORT15_PIN1, TOUT39_SELB_PORT32_PIN3, TOUT22_SELB_PORT33_PIN0, TOUT30_SELB_PORT33_PIN8
Gtm.Tom1Channel5 : TOUT15_SELB_PORT0_PIN6, TOUT82_SELB_PORT14_PIN2, TOUT73_SELA_PORT15_PIN2, TOUT41_SELB_PORT23_PIN0, TOUT40_SELB_PORT32_PIN4, TOUT23_SELB_PORT33_PIN1
Gtm.Tom1Channel6 : TOUT16_SELB_PORT0_PIN7, TOUT83_SELB_PORT14_PIN3, TOUT74_SELA_PORT15_PIN3, TOUT43_SELB_PORT23_PIN2, TOUT24_SELB_PORT33_PIN2
Gtm.Tom1Channel7 : TOUT17_SELB_PORT0_PIN8, TOUT84_SELB_PORT14_PIN4, TOUT75_SELA_PORT15_PIN4, TOUT64_SELA_PORT20_PIN8, TOUT44_SELB_PORT23_PIN3, TOUT45_SELB_PORT23_PIN4, TOUT25_SELB_PORT33_PIN3
Gtm.Tom1Channel8 : TOUT0_SELB_PORT2_PIN0, TOUT128_SELA_PORT12_PIN0, TOUT141_SELA_PORT32_PIN6
Gtm.Tom1Channel9 : TOUT1_SELB_PORT2_PIN1, TOUT129_SELA_PORT12_PIN1, TOUT142_SELA_PORT32_PIN7
Gtm.Tom1Channel10 : TOUT2_SELB_PORT2_PIN2, TOUT62_SELA_PORT20_PIN6, TOUT143_SELA_PORT33_PIN14
Gtm.Tom1Channel11 : TOUT3_SELB_PORT2_PIN3, TOUT60_SELA_PORT20_PIN1, TOUT63_SELA_PORT20_PIN7, TOUT144_SELA_PORT33_PIN15
Gtm.Tom1Channel12 : TOUT4_SELB_PORT2_PIN4, TOUT61_SELA_PORT20_PIN3, TOUT34_SELA_PORT33_PIN12
Gtm.Tom1Channel13 : TOUT5_SELB_PORT2_PIN5, TOUT65_SELA_PORT20_PIN9, TOUT35_SELA_PORT33_PIN13, TOUT146_SELA_PORT34_PIN1
Gtm.Tom1Channel14 : TOUT6_SELB_PORT2_PIN6, TOUT66_SELA_PORT20_PIN10, TOUT36_SELA_PORT32_PIN0, TOUT147_SELA_PORT34_PIN2
Gtm.Tom1Channel15 : TOUT7_SELB_PORT2_PIN7, TOUT67_SELA_PORT20_PIN11, TOUT148_SELA_PORT34_PIN3, TOUT150_SELA_PORT34_PIN5

Gtm.Tom2Channel0 : TOUT119_SELA_PORT11_PIN0, TOUT94_SELB_PORT13_PIN3, TOUT87_SELB_PORT14_PIN7, TOUT53_SELB_PORT21_PIN2, TOUT48_SELB_PORT22_PIN1
Gtm.Tom2Channel1 : TOUT120_SELA_PORT11_PIN1, TOUT95_SELB_PORT11_PIN2, TOUT54_SELB_PORT21_PIN3, TOUT47_SELB_PORT22_PIN0
Gtm.Tom2Channel2 : TOUT96_SELB_PORT11_PIN3, TOUT121_SELA_PORT11_PIN4, TOUT88_SELB_PORT14_PIN8, TOUT55_SELB_PORT21_PIN4, TOUT46_SELB_PORT23_PIN5
Gtm.Tom2Channel3 : TOUT122_SELA_PORT11_PIN5, TOUT97_SELB_PORT11_PIN6, TOUT89_SELB_PORT14_PIN9, TOUT60_SELB_PORT20_PIN1, TOUT56_SELB_PORT21_PIN5, TOUT49_SELB_PORT22_PIN2
Gtm.Tom2Channel4 : TOUT123_SELA_PORT11_PIN7, TOUT98_SELB_PORT11_PIN9, TOUT90_SELB_PORT14_PIN10, TOUT61_SELB_PORT20_PIN3, TOUT57_SELB_PORT21_PIN6, TOUT50_SELB_PORT22_PIN3
Gtm.Tom2Channel5 : TOUT124_SELA_PORT11_PIN8, TOUT99_SELB_PORT11_PIN10, TOUT91_SELB_PORT13_PIN0, TOUT58_SELB_PORT21_PIN7
Gtm.Tom2Channel6 : TOUT106_SELB_PORT10_PIN4, TOUT100_SELB_PORT11_PIN11, TOUT125_SELA_PORT11_PIN13, TOUT92_SELB_PORT13_PIN1, TOUT59_SELB_PORT20_PIN0
Gtm.Tom2Channel7 : TOUT101_SELB_PORT11_PIN12, TOUT126_SELA_PORT11_PIN14, TOUT93_SELB_PORT13_PIN2, TOUT64_SELB_PORT20_PIN8, TOUT130_SELA_PORT22_PIN4
Gtm.Tom2Channel8 : TOUT109_SELB_PORT10_PIN7, TOUT127_SELA_PORT11_PIN15, TOUT68_SELB_PORT20_PIN12, TOUT51_SELB_PORT21_PIN0, TOUT131_SELA_PORT22_PIN5
Gtm.Tom2Channel9 : TOUT103_SELB_PORT10_PIN1, TOUT69_SELB_PORT20_PIN13, TOUT52_SELB_PORT21_PIN1, TOUT132_SELA_PORT22_PIN6
Gtm.Tom2Channel10 : TOUT104_SELB_PORT10_PIN2, TOUT107_SELB_PORT10_PIN5, TOUT62_SELB_PORT20_PIN6, TOUT70_SELB_PORT20_PIN14, TOUT133_SELA_PORT22_PIN7
Gtm.Tom2Channel11 : TOUT105_SELB_PORT10_PIN3, TOUT108_SELB_PORT10_PIN6, TOUT71_SELB_PORT15_PIN0, TOUT63_SELB_PORT20_PIN7, TOUT134_SELA_PORT22_PIN8
Gtm.Tom2Channel12 : TOUT102_SELB_PORT10_PIN0, TOUT72_SELB_PORT15_PIN1, TOUT135_SELA_PORT22_PIN9, TOUT34_SELB_PORT33_PIN12
Gtm.Tom2Channel13 : TOUT110_SELB_PORT10_PIN8, TOUT73_SELB_PORT15_PIN2, TOUT65_SELB_PORT20_PIN9, TOUT136_SELA_PORT22_PIN10, TOUT35_SELB_PORT33_PIN13
Gtm.Tom2Channel14 : TOUT74_SELB_PORT15_PIN3, TOUT66_SELB_PORT20_PIN10, TOUT137_SELA_PORT22_PIN11, TOUT36_SELB_PORT32_PIN0
Gtm.Tom2Channel15 : TOUT75_SELB_PORT15_PIN4, TOUT67_SELB_PORT20_PIN11, TOUT149_SELA_PORT34_PIN4

#Tom BMD variable 

Gtm.TomBChannelMD	:TOUT18_SELA_PORT0_PIN9, TOUT109_SELA_PORT10_PIN7, TOUT85_SELA_PORT14_PIN5, TOUT87_SELA_PORT14_PIN7, TOUT76_SELA_PORT15_PIN5, \
TOUT77_SELA_PORT15_PIN6, TOUT53_SELA_PORT21_PIN2, TOUT26_SELA_PORT33_PIN4, TOUT32_SELA_PORT33_PIN10, \
TOUT19_SELA_PORT0_PIN10, TOUT103_SELA_PORT10_PIN1, TOUT86_SELA_PORT14_PIN6, TOUT78_SELA_PORT15_PIN7, TOUT54_SELA_PORT21_PIN3, \
TOUT27_SELA_PORT33_PIN5, TOUT31_SELA_PORT33_PIN9, TOUT20_SELA_PORT0_PIN11, TOUT104_SELA_PORT10_PIN2, \
TOUT107_SELA_PORT10_PIN5, TOUT88_SELA_PORT14_PIN8, TOUT79_SELA_PORT15_PIN8, TOUT55_SELA_PORT21_PIN4, TOUT28_SELA_PORT33_PIN6, \
TOUT33_SELA_PORT33_PIN11, TOUT21_SELA_PORT0_PIN12, TOUT105_SELA_PORT10_PIN3, TOUT108_SELA_PORT10_PIN6, \
TOUT80_SELA_PORT14_PIN0, TOUT89_SELA_PORT14_PIN9, TOUT56_SELA_PORT21_PIN5, TOUT38_SELA_PORT32_PIN2, TOUT29_SELA_PORT33_PIN7, \
TOUT102_SELA_PORT10_PIN0, TOUT81_SELA_PORT14_PIN1, TOUT90_SELA_PORT14_PIN10, TOUT57_SELA_PORT21_PIN6, \
TOUT39_SELA_PORT32_PIN3, TOUT22_SELA_PORT33_PIN0, TOUT30_SELA_PORT33_PIN8, TOUT110_SELA_PORT10_PIN8, \
TOUT91_SELA_PORT13_PIN0, TOUT82_SELA_PORT14_PIN2, TOUT58_SELA_PORT21_PIN7, TOUT40_SELA_PORT32_PIN4, TOUT23_SELA_PORT33_PIN1, \
TOUT106_SELA_PORT10_PIN4, TOUT92_SELA_PORT13_PIN1, TOUT83_SELA_PORT14_PIN3, TOUT59_SELA_PORT20_PIN0, \
TOUT42_SELA_PORT23_PIN1, TOUT24_SELA_PORT33_PIN2, TOUT93_SELA_PORT13_PIN2, TOUT84_SELA_PORT14_PIN4, \
TOUT45_SELA_PORT23_PIN4, TOUT25_SELA_PORT33_PIN3, TOUT9_SELA_PORT0_PIN0, TOUT0_SELA_PORT2_PIN0, \
TOUT8_SELA_PORT2_PIN8, TOUT95_SELA_PORT11_PIN2, TOUT94_SELA_PORT13_PIN3, TOUT51_SELA_PORT21_PIN0, TOUT48_SELA_PORT22_PIN1, \
TOUT10_SELA_PORT0_PIN1, TOUT11_SELA_PORT0_PIN2, TOUT1_SELA_PORT2_PIN1, TOUT52_SELA_PORT21_PIN1, \
TOUT47_SELA_PORT22_PIN0, TOUT12_SELA_PORT0_PIN3, TOUT2_SELA_PORT2_PIN2, TOUT96_SELA_PORT11_PIN3, \
TOUT41_SELA_PORT23_PIN0, TOUT46_SELA_PORT23_PIN5, TOUT13_SELA_PORT0_PIN4, TOUT3_SELA_PORT2_PIN3, \
TOUT97_SELA_PORT11_PIN6, TOUT49_SELA_PORT22_PIN2, TOUT43_SELA_PORT23_PIN2, TOUT14_SELA_PORT0_PIN5, \
TOUT4_SELA_PORT2_PIN4, TOUT98_SELA_PORT11_PIN9, TOUT50_SELA_PORT22_PIN3, TOUT44_SELA_PORT23_PIN3, \
TOUT15_SELA_PORT0_PIN6, TOUT5_SELA_PORT2_PIN5, TOUT99_SELA_PORT11_PIN10, TOUT16_SELA_PORT0_PIN7, \
TOUT6_SELA_PORT2_PIN6, TOUT100_SELA_PORT11_PIN11, TOUT17_SELA_PORT0_PIN8, TOUT7_SELA_PORT2_PIN7, \
TOUT101_SELA_PORT11_PIN12, TOUT42_SELB_PORT23_PIN1, TOUT9_SELB_PORT0_PIN0, TOUT18_SELB_PORT0_PIN9, \
TOUT8_SELB_PORT2_PIN8, TOUT85_SELB_PORT14_PIN5, TOUT76_SELB_PORT15_PIN5, TOUT77_SELB_PORT15_PIN6, TOUT68_SELA_PORT20_PIN12, \
TOUT26_SELB_PORT33_PIN4, TOUT32_SELB_PORT33_PIN10, TOUT10_SELB_PORT0_PIN1, TOUT11_SELB_PORT0_PIN2, \
TOUT19_SELB_PORT0_PIN10, TOUT86_SELB_PORT14_PIN6, TOUT78_SELB_PORT15_PIN7, TOUT69_SELA_PORT20_PIN13, TOUT27_SELB_PORT33_PIN5, \
TOUT31_SELB_PORT33_PIN9, TOUT12_SELB_PORT0_PIN3, TOUT20_SELB_PORT0_PIN11, TOUT79_SELB_PORT15_PIN8, \
TOUT70_SELA_PORT20_PIN14, TOUT28_SELB_PORT33_PIN6, TOUT33_SELB_PORT33_PIN11, TOUT13_SELB_PORT0_PIN4, \
TOUT21_SELB_PORT0_PIN12, TOUT80_SELB_PORT14_PIN0, TOUT71_SELA_PORT15_PIN0, TOUT38_SELB_PORT32_PIN2, TOUT29_SELB_PORT33_PIN7, \
TOUT14_SELB_PORT0_PIN5, TOUT81_SELB_PORT14_PIN1, TOUT72_SELA_PORT15_PIN1, TOUT39_SELB_PORT32_PIN3, \
TOUT22_SELB_PORT33_PIN0, TOUT30_SELB_PORT33_PIN8, TOUT15_SELB_PORT0_PIN6, TOUT82_SELB_PORT14_PIN2, \
TOUT73_SELA_PORT15_PIN2, TOUT41_SELB_PORT23_PIN0, TOUT40_SELB_PORT32_PIN4, TOUT23_SELB_PORT33_PIN1, \
TOUT16_SELB_PORT0_PIN7, TOUT83_SELB_PORT14_PIN3, TOUT74_SELA_PORT15_PIN3, TOUT43_SELB_PORT23_PIN2, TOUT24_SELB_PORT33_PIN2, \
TOUT17_SELB_PORT0_PIN8, TOUT84_SELB_PORT14_PIN4, TOUT75_SELA_PORT15_PIN4, TOUT64_SELA_PORT20_PIN8, \
TOUT44_SELB_PORT23_PIN3, TOUT45_SELB_PORT23_PIN4, TOUT25_SELB_PORT33_PIN3, TOUT0_SELB_PORT2_PIN0, \
TOUT128_SELA_PORT12_PIN0, TOUT141_SELA_PORT32_PIN6, TOUT1_SELB_PORT2_PIN1, TOUT129_SELA_PORT12_PIN1, \
TOUT142_SELA_PORT32_PIN7, TOUT2_SELB_PORT2_PIN2, TOUT62_SELA_PORT20_PIN6, TOUT143_SELA_PORT33_PIN14, \
TOUT3_SELB_PORT2_PIN3, TOUT60_SELA_PORT20_PIN1, TOUT63_SELA_PORT20_PIN7, TOUT144_SELA_PORT33_PIN15, \
TOUT4_SELB_PORT2_PIN4, TOUT61_SELA_PORT20_PIN3, TOUT34_SELA_PORT33_PIN12, \
TOUT5_SELB_PORT2_PIN5, TOUT65_SELA_PORT20_PIN9, TOUT35_SELA_PORT33_PIN13, TOUT146_SELA_PORT34_PIN1, \
TOUT6_SELB_PORT2_PIN6, TOUT66_SELA_PORT20_PIN10, TOUT36_SELA_PORT32_PIN0, TOUT147_SELA_PORT34_PIN2, \
TOUT7_SELB_PORT2_PIN7, TOUT67_SELA_PORT20_PIN11, TOUT148_SELA_PORT34_PIN3, TOUT150_SELA_PORT34_PIN5, \
TOUT119_SELA_PORT11_PIN0, TOUT94_SELB_PORT13_PIN3, TOUT87_SELB_PORT14_PIN7, TOUT53_SELB_PORT21_PIN2, TOUT48_SELB_PORT22_PIN1, \
TOUT120_SELA_PORT11_PIN1, TOUT95_SELB_PORT11_PIN2, TOUT54_SELB_PORT21_PIN3, TOUT47_SELB_PORT22_PIN0, \
TOUT96_SELB_PORT11_PIN3, TOUT121_SELA_PORT11_PIN4, TOUT88_SELB_PORT14_PIN8, TOUT55_SELB_PORT21_PIN4, \
TOUT46_SELB_PORT23_PIN5, TOUT122_SELA_PORT11_PIN5, TOUT97_SELB_PORT11_PIN6, TOUT89_SELB_PORT14_PIN9, \
TOUT60_SELB_PORT20_PIN1, TOUT56_SELB_PORT21_PIN5, TOUT49_SELB_PORT22_PIN2, TOUT123_SELA_PORT11_PIN7, \
TOUT98_SELB_PORT11_PIN9, TOUT90_SELB_PORT14_PIN10, TOUT61_SELB_PORT20_PIN3, TOUT57_SELB_PORT21_PIN6, TOUT50_SELB_PORT22_PIN3, \
TOUT124_SELA_PORT11_PIN8, TOUT99_SELB_PORT11_PIN10, TOUT91_SELB_PORT13_PIN0, TOUT58_SELB_PORT21_PIN7, \
TOUT106_SELB_PORT10_PIN4, TOUT100_SELB_PORT11_PIN11, TOUT125_SELA_PORT11_PIN13, TOUT92_SELB_PORT13_PIN1, \
TOUT59_SELB_PORT20_PIN0, TOUT101_SELB_PORT11_PIN12, TOUT126_SELA_PORT11_PIN14, TOUT93_SELB_PORT13_PIN2, \
TOUT64_SELB_PORT20_PIN8, TOUT130_SELA_PORT22_PIN4, TOUT109_SELB_PORT10_PIN7, TOUT127_SELA_PORT11_PIN15, \
TOUT68_SELB_PORT20_PIN12, TOUT51_SELB_PORT21_PIN0, TOUT131_SELA_PORT22_PIN5, TOUT103_SELB_PORT10_PIN1, \
TOUT69_SELB_PORT20_PIN13, TOUT52_SELB_PORT21_PIN1, TOUT132_SELA_PORT22_PIN6, TOUT104_SELB_PORT10_PIN2, \
TOUT107_SELB_PORT10_PIN5, TOUT62_SELB_PORT20_PIN6, TOUT70_SELB_PORT20_PIN14, TOUT133_SELA_PORT22_PIN7, \
TOUT105_SELB_PORT10_PIN3, TOUT108_SELB_PORT10_PIN6, TOUT71_SELB_PORT15_PIN0, TOUT63_SELB_PORT20_PIN7, TOUT134_SELA_PORT22_PIN8, \
TOUT102_SELB_PORT10_PIN0, TOUT72_SELB_PORT15_PIN1, TOUT135_SELA_PORT22_PIN9, TOUT34_SELB_PORT33_PIN12, \
TOUT110_SELB_PORT10_PIN8, TOUT73_SELB_PORT15_PIN2, TOUT65_SELB_PORT20_PIN9, TOUT136_SELA_PORT22_PIN10, \
TOUT35_SELB_PORT33_PIN13, TOUT74_SELB_PORT15_PIN3, TOUT66_SELB_PORT20_PIN10, TOUT137_SELA_PORT22_PIN11, \
TOUT36_SELB_PORT32_PIN0, TOUT75_SELB_PORT15_PIN4, TOUT67_SELB_PORT20_PIN11, TOUT149_SELA_PORT34_PIN4



#***** Following parameter is applicabale only for BMD ****
#***** Both Gtm.TimBChannelMD and Gtm.Tim<x>Channel<x> has to be maintained for changes.****

Gtm.TimBChannelMD	:	NONE_SEL0, TIN18_SEL1_PORT0_PIN9, TIN0_SEL2_PORT2_PIN0, TIN109_SEL3_PORT10_PIN7, TIN85_SEL4_PORT14_PIN5, TIN87_SEL5_PORT14_PIN7, \
TIN77_SEL6_PORT15_PIN6, TIN53_SEL7_PORT21_PIN2, TIN48_SEL8_PORT22_PIN1, TIN32_SEL9_PORT33_PIN10, TIN26_SEL10_PORT33_PIN4, \
RESERVED_SEL11, ERUPDOUT0_SEL12, RESERVED_SEL13, TIM0MUXOUT0_SEL14, VADCC0SR0_SEL15, \
TIN19_SEL1_PORT0_PIN10, TIN1_SEL2_PORT2_PIN1, TIN103_SEL3_PORT10_PIN1, TIN86_SEL4_PORT14_PIN6, TIN78_SEL5_PORT15_PIN7, \
TIN54_SEL6_PORT21_PIN3, TIN47_SEL7_PORT22_PIN0, TIN27_SEL8_PORT33_PIN5, TIN31_SEL9_PORT33_PIN9, RESERVED_SEL10, \
ERUPDOUT1_SEL12, CANINT12_SEL13, TIM0MUXOUT1_SEL14, VADCC1SR0_SEL15, TIN20_SEL1_PORT0_PIN11, \
TIN2_SEL2_PORT2_PIN2, TIN104_SEL3_PORT10_PIN2, TIN107_SEL4_PORT10_PIN5, TIN79_SEL5_PORT15_PIN8, TIN55_SEL6_PORT21_PIN4, \
TIN46_SEL7_PORT23_PIN5, TIN33_SEL8_PORT33_PIN11, TIN28_SEL9_PORT33_PIN6, TIN116_SEL10_PORT2_PIN9, ERUPDOUT2_SEL12, \
CANINT13_SEL13, TIM0MUXOUT2_SEL14, VADCC0SR1_SEL15, TIN21_SEL1_PORT0_PIN12, TIN3_SEL2_PORT2_PIN3, \
TIN105_SEL3_PORT10_PIN3, TIN108_SEL4_PORT10_PIN6, TIN80_SEL5_PORT14_PIN0, TIN56_SEL6_PORT21_PIN5, TIN49_SEL7_PORT22_PIN2, \
TIN38_SEL8_PORT32_PIN2, TIN29_SEL9_PORT33_PIN7, TIN117_SEL10_PORT2_PIN10, ERUPDOUT3_SEL12, CANINT14_SEL13, \
TIM0MUXOUT3_SEL14, VADCC1SR1_SEL15, TIN4_SEL1_PORT2_PIN4, TIN102_SEL2_PORT10_PIN0, TIN81_SEL3_PORT14_PIN1, \
TIN50_SEL4_PORT22_PIN3, TIN39_SEL5_PORT32_PIN3, TIN22_SEL6_PORT33_PIN0, TIN30_SEL7_PORT33_PIN8, TIN57_SEL8_PORT21_PIN6, \
RESERVED_SEL9, ERUPDOUT4_SEL12, CANINT15_SEL13, TIM0MUXOUT4_SEL14, VADCC0SR2_SEL15, \
TIN5_SEL1_PORT2_PIN5, TIN110_SEL2_PORT10_PIN8, TIN82_SEL3_PORT14_PIN2, TIN41_SEL4_PORT23_PIN0, TIN40_SEL5_PORT32_PIN4, \
TIN23_SEL6_PORT33_PIN1, TIN58_SEL7_PORT21_PIN7, TIN111_SEL8_PORT1_PIN3, ERUPDOUT5_SEL12, TIM0MUXOUT5_SEL14, \
VADCC1SR2_SEL15, TIN6_SEL1_PORT2_PIN6, TIN106_SEL2_PORT10_PIN4, TIN83_SEL3_PORT14_PIN3, TIN42_SEL4_PORT23_PIN1, \
TIN43_SEL5_PORT23_PIN2, TIN24_SEL6_PORT33_PIN2, TIN59_SEL7_PORT20_PIN0, TIN112_SEL8_PORT1_PIN4, ERUPDOUT6_SEL12, \
TIM0MUXOUT6_SEL14, VADCC0SR3_SEL15, TIN7_SEL1_PORT2_PIN7, TIN84_SEL2_PORT14_PIN4, TIN64_SEL3_PORT20_PIN8, \
TIN44_SEL4_PORT23_PIN3, TIN45_SEL5_PORT23_PIN4, TIN25_SEL6_PORT33_PIN3, TIN118_SEL7_PORT2_PIN11, TIN127_SEL8_PORT11_PIN15, \
ERUPDOUT7_SEL12, ERAYMT_SEL13, TIM0MUXOUT7_SEL14, VADCC1SR3_SEL15, TIM1MUXOUT0_SEL11, \
VADCC0SR2_SEL12, RESERVED_SEL14, RESERVED_SEL15, TIM1MUXOUT1_SEL11, VADCC1SR2_SEL12, \
VADCG0ARBCNT_SEL15, TIN138_SEL10_PORT23_PIN6, TIM1MUXOUT2_SEL11, VADCC0SR3_SEL12, TIN139_SEL10_PORT23_PIN7, \
RESERVED_SEL12, TIM1MUXOUT3_SEL14, VADCC0SR0_SEL10, TIM1MUXOUT4_SEL14, VADCG2ARBCNT_SEL15, \
RESERVED_SEL8, VADCC1SR0_SEL10, TIM1MUXOUT5_SEL14, VADCG4ARBCNT_SEL15, VADCC0SR1_SEL10, \
TIM1MUXOUT6_SEL14, VADCG6ARBCNT_SEL15, RESERVED_SEL7, VADCC1SR1_SEL10, TIM1MUXOUT7_SEL14, \
TIN9_SEL1_PORT0_PIN0, TIN8_SEL2_PORT2_PIN8, TIN94_SEL3_PORT13_PIN3, TIN76_SEL4_PORT15_PIN5, TIN68_SEL5_PORT20_PIN12, \
TIN34_SEL6_PORT33_PIN12, TIN119_SEL7_PORT11_PIN0, TIN143_SEL8_PORT33_PIN14, TIM2MUXOUT0_SEL11, VADCG1ARBCNT_SEL12, \
TIN10_SEL1_PORT0_PIN1, TIN11_SEL2_PORT0_PIN2, TIN95_SEL3_PORT11_PIN2, TIN69_SEL4_PORT20_PIN13, TIN35_SEL5_PORT33_PIN13, \
TIN120_SEL6_PORT11_PIN1, TIN144_SEL7_PORT33_PIN15, TIM2MUXOUT1_SEL11, VADCG3ARBCNT_SEL12, TIN12_SEL1_PORT0_PIN3, \
TIN96_SEL2_PORT11_PIN3, TIN88_SEL3_PORT14_PIN8, TIN70_SEL4_PORT20_PIN14, TIN36_SEL5_PORT32_PIN0, TIN121_SEL6_PORT11_PIN4, \
TIM2MUXOUT2_SEL11, VADCG5ARBCNT_SEL12, TIN13_SEL1_PORT0_PIN4, TIN97_SEL2_PORT11_PIN6, TIN89_SEL3_PORT14_PIN9, \
TIN71_SEL4_PORT15_PIN0, TIN60_SEL5_PORT20_PIN1, RESERVED_SEL6, TIN113_SEL7_PORT1_PIN5, TIN122_SEL8_PORT11_PIN5, \
TIN146_SEL9_PORT34_PIN1, TIM2MUXOUT3_SEL11, VADCG7ARBCNT_SEL12, TIN14_SEL1_PORT0_PIN5, TIN98_SEL2_PORT11_PIN9, \
TIN90_SEL3_PORT14_PIN10, TIN72_SEL4_PORT15_PIN1, TIN61_SEL5_PORT20_PIN3, TIN51_SEL6_PORT21_PIN0, TIN123_SEL7_PORT11_PIN7, \
TIN147_SEL8_PORT34_PIN2, VADCC0SR2_SEL10, TIM2MUXOUT4_SEL11, TIN15_SEL1_PORT0_PIN6, TIN99_SEL2_PORT11_PIN10, \
TIN91_SEL3_PORT13_PIN0, TIN73_SEL4_PORT15_PIN2, TIN65_SEL5_PORT20_PIN9, TIN52_SEL6_PORT21_PIN1, TIN114_SEL7_PORT1_PIN6, \
TIN124_SEL8_PORT11_PIN8, TIN148_SEL9_PORT34_PIN3, VADCC1SR2_SEL10, TIM2MUXOUT5_SEL11, TIN16_SEL1_PORT0_PIN7, \
TIN100_SEL2_PORT11_PIN11, TIN92_SEL3_PORT13_PIN1, TIN74_SEL4_PORT15_PIN3, TIN62_SEL5_PORT20_PIN6, TIN66_SEL6_PORT20_PIN10, \
TIN125_SEL7_PORT11_PIN13, TIN149_SEL8_PORT34_PIN4, VADCC0SR3_SEL10, TIM2MUXOUT6_SEL11, TIN17_SEL1_PORT0_PIN8, \
TIN101_SEL2_PORT11_PIN12, TIN93_SEL3_PORT13_PIN2, TIN75_SEL4_PORT15_PIN4, TIN63_SEL5_PORT20_PIN7, TIN67_SEL6_PORT20_PIN11, \
TIN115_SEL7_PORT1_PIN7, TIN126_SEL8_PORT11_PIN14, TIN150_SEL9_PORT34_PIN5, VADCC1SR3_SEL10, TIM2MUXOUT7_SEL11, \
TIN128_SEL7_PORT12_PIN0, TIN130_SEL8_PORT22_PIN4, TIN129_SEL6_PORT12_PIN1, TIN131_SEL7_PORT22_PIN5, TIN132_SEL6_PORT22_PIN6, \
TIN133_SEL7_PORT22_PIN7, TIN134_SEL7_PORT22_PIN8, TIN135_SEL7_PORT22_PIN9, TIN140_SEL8_PORT32_PIN5, TIN136_SEL7_PORT22_PIN10, \
TIN141_SEL8_PORT32_PIN6, TIN137_SEL7_PORT22_PIN11, TIN142_SEL8_PORT32_PIN7

Gtm.Tim0Channel0 : NONE_SEL0, TIN18_SEL1_PORT0_PIN9, TIN0_SEL2_PORT2_PIN0, TIN109_SEL3_PORT10_PIN7, TIN85_SEL4_PORT14_PIN5, TIN87_SEL5_PORT14_PIN7, TIN77_SEL6_PORT15_PIN6, TIN53_SEL7_PORT21_PIN2, TIN48_SEL8_PORT22_PIN1, TIN32_SEL9_PORT33_PIN10, TIN26_SEL10_PORT33_PIN4, RESERVED_SEL11, ERUPDOUT0_SEL12, RESERVED_SEL13, TIM0MUXOUT0_SEL14, VADCC0SR0_SEL15
Gtm.Tim0Channel1 : NONE_SEL0, TIN19_SEL1_PORT0_PIN10, TIN1_SEL2_PORT2_PIN1, TIN103_SEL3_PORT10_PIN1, TIN86_SEL4_PORT14_PIN6, TIN78_SEL5_PORT15_PIN7, TIN54_SEL6_PORT21_PIN3, TIN47_SEL7_PORT22_PIN0, TIN27_SEL8_PORT33_PIN5, TIN31_SEL9_PORT33_PIN9, RESERVED_SEL10, RESERVED_SEL11, ERUPDOUT1_SEL12, CANINT12_SEL13, TIM0MUXOUT1_SEL14, VADCC1SR0_SEL15
Gtm.Tim0Channel2 : NONE_SEL0, TIN20_SEL1_PORT0_PIN11, TIN2_SEL2_PORT2_PIN2, TIN104_SEL3_PORT10_PIN2, TIN107_SEL4_PORT10_PIN5, TIN79_SEL5_PORT15_PIN8, TIN55_SEL6_PORT21_PIN4, TIN46_SEL7_PORT23_PIN5, TIN33_SEL8_PORT33_PIN11, TIN28_SEL9_PORT33_PIN6, TIN116_SEL10_PORT2_PIN9, RESERVED_SEL11, ERUPDOUT2_SEL12, CANINT13_SEL13, TIM0MUXOUT2_SEL14, VADCC0SR1_SEL15
Gtm.Tim0Channel3 : NONE_SEL0, TIN21_SEL1_PORT0_PIN12, TIN3_SEL2_PORT2_PIN3, TIN105_SEL3_PORT10_PIN3, TIN108_SEL4_PORT10_PIN6, TIN80_SEL5_PORT14_PIN0, TIN56_SEL6_PORT21_PIN5, TIN49_SEL7_PORT22_PIN2, TIN38_SEL8_PORT32_PIN2, TIN29_SEL9_PORT33_PIN7, TIN117_SEL10_PORT2_PIN10, RESERVED_SEL11, ERUPDOUT3_SEL12, CANINT14_SEL13, TIM0MUXOUT3_SEL14, VADCC1SR1_SEL15
Gtm.Tim0Channel4 : NONE_SEL0, TIN4_SEL1_PORT2_PIN4, TIN102_SEL2_PORT10_PIN0, TIN81_SEL3_PORT14_PIN1, TIN50_SEL4_PORT22_PIN3, TIN39_SEL5_PORT32_PIN3, TIN22_SEL6_PORT33_PIN0, TIN30_SEL7_PORT33_PIN8, TIN57_SEL8_PORT21_PIN6, RESERVED_SEL9, RESERVED_SEL10, RESERVED_SEL11, ERUPDOUT4_SEL12, CANINT15_SEL13, TIM0MUXOUT4_SEL14, VADCC0SR2_SEL15
Gtm.Tim0Channel5 : NONE_SEL0, TIN5_SEL1_PORT2_PIN5, TIN110_SEL2_PORT10_PIN8, TIN82_SEL3_PORT14_PIN2, TIN41_SEL4_PORT23_PIN0, TIN40_SEL5_PORT32_PIN4, TIN23_SEL6_PORT33_PIN1, TIN58_SEL7_PORT21_PIN7, TIN111_SEL8_PORT1_PIN3, RESERVED_SEL9, RESERVED_SEL10, RESERVED_SEL11, ERUPDOUT5_SEL12, RESERVED_SEL13, TIM0MUXOUT5_SEL14, VADCC1SR2_SEL15
Gtm.Tim0Channel6 : NONE_SEL0, TIN6_SEL1_PORT2_PIN6, TIN106_SEL2_PORT10_PIN4, TIN83_SEL3_PORT14_PIN3, TIN42_SEL4_PORT23_PIN1, TIN43_SEL5_PORT23_PIN2, TIN24_SEL6_PORT33_PIN2, TIN59_SEL7_PORT20_PIN0, TIN112_SEL8_PORT1_PIN4, RESERVED_SEL9, RESERVED_SEL10, RESERVED_SEL11, ERUPDOUT6_SEL12, RESERVED_SEL13, TIM0MUXOUT6_SEL14, VADCC0SR3_SEL15
Gtm.Tim0Channel7 : NONE_SEL0, TIN7_SEL1_PORT2_PIN7, TIN84_SEL2_PORT14_PIN4, TIN64_SEL3_PORT20_PIN8, TIN44_SEL4_PORT23_PIN3, TIN45_SEL5_PORT23_PIN4, TIN25_SEL6_PORT33_PIN3, TIN118_SEL7_PORT2_PIN11, TIN127_SEL8_PORT11_PIN15, RESERVED_SEL9, RESERVED_SEL10, RESERVED_SEL11, ERUPDOUT7_SEL12, ERAYMT_SEL13, TIM0MUXOUT7_SEL14, VADCC1SR3_SEL15

Gtm.Tim1Channel0 : NONE_SEL0, TIN18_SEL1_PORT0_PIN9, TIN0_SEL2_PORT2_PIN0, TIN109_SEL3_PORT10_PIN7, TIN85_SEL4_PORT14_PIN5, TIN87_SEL5_PORT14_PIN7, TIN77_SEL6_PORT15_PIN6, TIN53_SEL7_PORT21_PIN2, TIN48_SEL8_PORT22_PIN1, TIN32_SEL9_PORT33_PIN10, TIN26_SEL10_PORT33_PIN4, TIM1MUXOUT0_SEL11, VADCC0SR2_SEL12, RESERVED_SEL13, RESERVED_SEL14, RESERVED_SEL15
Gtm.Tim1Channel1 : NONE_SEL0, TIN19_SEL1_PORT0_PIN10, TIN1_SEL2_PORT2_PIN1, TIN103_SEL3_PORT10_PIN1, TIN86_SEL4_PORT14_PIN6, TIN78_SEL5_PORT15_PIN7, TIN54_SEL6_PORT21_PIN3, TIN47_SEL7_PORT22_PIN0, TIN27_SEL8_PORT33_PIN5, TIN31_SEL9_PORT33_PIN9, RESERVED_SEL10, TIM1MUXOUT1_SEL11, VADCC1SR2_SEL12, CANINT12_SEL13, RESERVED_SEL14, VADCG0ARBCNT_SEL15
Gtm.Tim1Channel2 : NONE_SEL0, TIN20_SEL1_PORT0_PIN11, TIN2_SEL2_PORT2_PIN2, TIN104_SEL3_PORT10_PIN2, TIN107_SEL4_PORT10_PIN5, TIN79_SEL5_PORT15_PIN8, TIN55_SEL6_PORT21_PIN4, TIN46_SEL7_PORT23_PIN5, TIN33_SEL8_PORT33_PIN11, TIN28_SEL9_PORT33_PIN6, TIN138_SEL10_PORT23_PIN6, TIM1MUXOUT2_SEL11, VADCC0SR3_SEL12, CANINT13_SEL13, RESERVED_SEL14, RESERVED_SEL15
Gtm.Tim1Channel3 : NONE_SEL0, TIN21_SEL1_PORT0_PIN12, TIN3_SEL2_PORT2_PIN3, TIN105_SEL3_PORT10_PIN3, TIN108_SEL4_PORT10_PIN6, TIN80_SEL5_PORT14_PIN0, TIN56_SEL6_PORT21_PIN5, TIN49_SEL7_PORT22_PIN2, TIN38_SEL8_PORT32_PIN2, TIN29_SEL9_PORT33_PIN7, TIN139_SEL10_PORT23_PIN7, RESERVED_SEL11, RESERVED_SEL12, CANINT14_SEL13, TIM1MUXOUT3_SEL14, VADCC1SR3_SEL15
Gtm.Tim1Channel4 : NONE_SEL0, TIN4_SEL1_PORT2_PIN4, TIN102_SEL2_PORT10_PIN0, TIN81_SEL3_PORT14_PIN1, TIN50_SEL4_PORT22_PIN3, TIN39_SEL5_PORT32_PIN3, TIN22_SEL6_PORT33_PIN0, TIN30_SEL7_PORT33_PIN8, TIN57_SEL8_PORT21_PIN6, RESERVED_SEL9, VADCC0SR0_SEL10, RESERVED_SEL11, RESERVED_SEL12, CANINT15_SEL13, TIM1MUXOUT4_SEL14, VADCG2ARBCNT_SEL15
Gtm.Tim1Channel5 : NONE_SEL0, TIN5_SEL1_PORT2_PIN5, TIN110_SEL2_PORT10_PIN8, TIN82_SEL3_PORT14_PIN2, TIN41_SEL4_PORT23_PIN0, TIN40_SEL5_PORT32_PIN4, TIN23_SEL6_PORT33_PIN1, TIN58_SEL7_PORT21_PIN7, RESERVED_SEL8, RESERVED_SEL9, VADCC1SR0_SEL10, RESERVED_SEL11, RESERVED_SEL12, RESERVED_SEL13, TIM1MUXOUT5_SEL14, VADCG4ARBCNT_SEL15
Gtm.Tim1Channel6 : NONE_SEL0, TIN6_SEL1_PORT2_PIN6, TIN106_SEL2_PORT10_PIN4, TIN83_SEL3_PORT14_PIN3, TIN42_SEL4_PORT23_PIN1, TIN43_SEL5_PORT23_PIN2, TIN24_SEL6_PORT33_PIN2, TIN59_SEL7_PORT20_PIN0, RESERVED_SEL8, RESERVED_SEL9, VADCC0SR1_SEL10, RESERVED_SEL11, RESERVED_SEL12, RESERVED_SEL13, TIM1MUXOUT6_SEL14, VADCG6ARBCNT_SEL15
Gtm.Tim1Channel7 : NONE_SEL0, TIN7_SEL1_PORT2_PIN7, TIN84_SEL2_PORT14_PIN4, TIN64_SEL3_PORT20_PIN8, TIN44_SEL4_PORT23_PIN3, TIN45_SEL5_PORT23_PIN4, TIN25_SEL6_PORT33_PIN3, RESERVED_SEL7, RESERVED_SEL8, RESERVED_SEL9, VADCC1SR1_SEL10, RESERVED_SEL11, RESERVED_SEL12, ERAYMT_SEL13, TIM1MUXOUT7_SEL14, RESERVED_SEL15

Gtm.Tim2Channel0 : NONE_SEL0, TIN9_SEL1_PORT0_PIN0, TIN8_SEL2_PORT2_PIN8, TIN94_SEL3_PORT13_PIN3, TIN76_SEL4_PORT15_PIN5, TIN68_SEL5_PORT20_PIN12, TIN34_SEL6_PORT33_PIN12, TIN119_SEL7_PORT11_PIN0, TIN143_SEL8_PORT33_PIN14, RESERVED_SEL9, VADCC0SR0_SEL10, TIM2MUXOUT0_SEL11, VADCG1ARBCNT_SEL12, RESERVED_SEL13, RESERVED_SEL14, RESERVED_SEL15
Gtm.Tim2Channel1 : NONE_SEL0, TIN10_SEL1_PORT0_PIN1, TIN11_SEL2_PORT0_PIN2, TIN95_SEL3_PORT11_PIN2, TIN69_SEL4_PORT20_PIN13, TIN35_SEL5_PORT33_PIN13, TIN120_SEL6_PORT11_PIN1, TIN144_SEL7_PORT33_PIN15, RESERVED_SEL8, RESERVED_SEL9, VADCC1SR0_SEL10, TIM2MUXOUT1_SEL11, VADCG3ARBCNT_SEL12, CANINT12_SEL13, RESERVED_SEL14, RESERVED_SEL15
Gtm.Tim2Channel2 : NONE_SEL0, TIN12_SEL1_PORT0_PIN3, TIN96_SEL2_PORT11_PIN3, TIN88_SEL3_PORT14_PIN8, TIN70_SEL4_PORT20_PIN14, TIN36_SEL5_PORT32_PIN0, TIN121_SEL6_PORT11_PIN4, RESERVED_SEL7, RESERVED_SEL8, RESERVED_SEL9, VADCC0SR1_SEL10, TIM2MUXOUT2_SEL11, VADCG5ARBCNT_SEL12, CANINT13_SEL13, RESERVED_SEL14, RESERVED_SEL15
Gtm.Tim2Channel3 : NONE_SEL0, TIN13_SEL1_PORT0_PIN4, TIN97_SEL2_PORT11_PIN6, TIN89_SEL3_PORT14_PIN9, TIN71_SEL4_PORT15_PIN0, TIN60_SEL5_PORT20_PIN1, RESERVED_SEL6, TIN113_SEL7_PORT1_PIN5, TIN122_SEL8_PORT11_PIN5, TIN146_SEL9_PORT34_PIN1, VADCC1SR1_SEL10, TIM2MUXOUT3_SEL11, VADCG7ARBCNT_SEL12, CANINT14_SEL13, RESERVED_SEL14, RESERVED_SEL15
Gtm.Tim2Channel4 : NONE_SEL0, TIN14_SEL1_PORT0_PIN5, TIN98_SEL2_PORT11_PIN9, TIN90_SEL3_PORT14_PIN10, TIN72_SEL4_PORT15_PIN1, TIN61_SEL5_PORT20_PIN3, TIN51_SEL6_PORT21_PIN0, TIN123_SEL7_PORT11_PIN7, TIN147_SEL8_PORT34_PIN2, RESERVED_SEL9, VADCC0SR2_SEL10, TIM2MUXOUT4_SEL11, RESERVED_SEL12, CANINT15_SEL13, RESERVED_SEL14, RESERVED_SEL15
Gtm.Tim2Channel5 : NONE_SEL0, TIN15_SEL1_PORT0_PIN6, TIN99_SEL2_PORT11_PIN10, TIN91_SEL3_PORT13_PIN0, TIN73_SEL4_PORT15_PIN2, TIN65_SEL5_PORT20_PIN9, TIN52_SEL6_PORT21_PIN1, TIN114_SEL7_PORT1_PIN6, TIN124_SEL8_PORT11_PIN8, TIN148_SEL9_PORT34_PIN3, VADCC1SR2_SEL10, TIM2MUXOUT5_SEL11, RESERVED_SEL12, RESERVED_SEL13, RESERVED_SEL14, RESERVED_SEL15
Gtm.Tim2Channel6 : NONE_SEL0, TIN16_SEL1_PORT0_PIN7, TIN100_SEL2_PORT11_PIN11, TIN92_SEL3_PORT13_PIN1, TIN74_SEL4_PORT15_PIN3, TIN62_SEL5_PORT20_PIN6, TIN66_SEL6_PORT20_PIN10, TIN125_SEL7_PORT11_PIN13, TIN149_SEL8_PORT34_PIN4, RESERVED_SEL9, VADCC0SR3_SEL10, TIM2MUXOUT6_SEL11, RESERVED_SEL12, RESERVED_SEL13, RESERVED_SEL14, RESERVED_SEL15
Gtm.Tim2Channel7 : NONE_SEL0, TIN17_SEL1_PORT0_PIN8, TIN101_SEL2_PORT11_PIN12, TIN93_SEL3_PORT13_PIN2, TIN75_SEL4_PORT15_PIN4, TIN63_SEL5_PORT20_PIN7, TIN67_SEL6_PORT20_PIN11, TIN115_SEL7_PORT1_PIN7, TIN126_SEL8_PORT11_PIN14, TIN150_SEL9_PORT34_PIN5, VADCC1SR3_SEL10, TIM2MUXOUT7_SEL11, RESERVED_SEL12, ERAYMT_SEL13, RESERVED_SEL14, RESERVED_SEL15

Gtm.Tim3Channel0 : NONE_SEL0, TIN9_SEL1_PORT0_PIN0, TIN8_SEL2_PORT2_PIN8, TIN94_SEL3_PORT13_PIN3, TIN76_SEL4_PORT15_PIN5, TIN68_SEL5_PORT20_PIN12, TIN34_SEL6_PORT33_PIN12, TIN128_SEL7_PORT12_PIN0, TIN130_SEL8_PORT22_PIN4, RESERVED_SEL9, RESERVED_SEL10, RESERVED_SEL11, RESERVED_SEL12, RESERVED_SEL13, RESERVED_SEL14, RESERVED_SEL15
Gtm.Tim3Channel1 : NONE_SEL0, TIN10_SEL1_PORT0_PIN1, TIN11_SEL2_PORT0_PIN2, TIN95_SEL3_PORT11_PIN2, TIN69_SEL4_PORT20_PIN13, TIN35_SEL5_PORT33_PIN13, TIN129_SEL6_PORT12_PIN1, TIN131_SEL7_PORT22_PIN5, RESERVED_SEL8, RESERVED_SEL9, RESERVED_SEL10, RESERVED_SEL11, RESERVED_SEL12, CANINT12_SEL13, RESERVED_SEL14, RESERVED_SEL15
Gtm.Tim3Channel2 : NONE_SEL0, TIN12_SEL1_PORT0_PIN3, TIN96_SEL2_PORT11_PIN3, TIN88_SEL3_PORT14_PIN8, TIN70_SEL4_PORT20_PIN14, TIN36_SEL5_PORT32_PIN0, TIN132_SEL6_PORT22_PIN6, RESERVED_SEL7, RESERVED_SEL8, RESERVED_SEL9, RESERVED_SEL10, RESERVED_SEL11, RESERVED_SEL12, CANINT13_SEL13, RESERVED_SEL14, RESERVED_SEL15
Gtm.Tim3Channel3 : NONE_SEL0, TIN13_SEL1_PORT0_PIN4, TIN97_SEL2_PORT11_PIN6, TIN89_SEL3_PORT14_PIN9, TIN71_SEL4_PORT15_PIN0, TIN60_SEL5_PORT20_PIN1, RESERVED_SEL6, TIN133_SEL7_PORT22_PIN7, RESERVED_SEL8, RESERVED_SEL9, RESERVED_SEL10, RESERVED_SEL11, RESERVED_SEL12, CANINT14_SEL13, RESERVED_SEL14, RESERVED_SEL15
Gtm.Tim3Channel4 : NONE_SEL0, TIN14_SEL1_PORT0_PIN5, TIN98_SEL2_PORT11_PIN9, TIN90_SEL3_PORT14_PIN10, TIN72_SEL4_PORT15_PIN1, TIN61_SEL5_PORT20_PIN3, TIN51_SEL6_PORT21_PIN0, TIN134_SEL7_PORT22_PIN8, RESERVED_SEL8, RESERVED_SEL9, RESERVED_SEL10, RESERVED_SEL11, RESERVED_SEL12, CANINT15_SEL13, RESERVED_SEL14, RESERVED_SEL15
Gtm.Tim3Channel5 : NONE_SEL0, TIN15_SEL1_PORT0_PIN6, TIN99_SEL2_PORT11_PIN10, TIN91_SEL3_PORT13_PIN0, TIN73_SEL4_PORT15_PIN2, TIN65_SEL5_PORT20_PIN9, TIN52_SEL6_PORT21_PIN1, TIN135_SEL7_PORT22_PIN9, TIN140_SEL8_PORT32_PIN5, RESERVED_SEL9, RESERVED_SEL10, RESERVED_SEL11, RESERVED_SEL12, RESERVED_SEL13, RESERVED_SEL14, RESERVED_SEL15
Gtm.Tim3Channel6 : NONE_SEL0, TIN16_SEL1_PORT0_PIN7, TIN100_SEL2_PORT11_PIN11, TIN92_SEL3_PORT13_PIN1, TIN74_SEL4_PORT15_PIN3, TIN62_SEL5_PORT20_PIN6, TIN66_SEL6_PORT20_PIN10, TIN136_SEL7_PORT22_PIN10, TIN141_SEL8_PORT32_PIN6, RESERVED_SEL9, RESERVED_SEL10, RESERVED_SEL11, RESERVED_SEL12, RESERVED_SEL13, RESERVED_SEL14, RESERVED_SEL15
Gtm.Tim3Channel7 : NONE_SEL0, TIN17_SEL1_PORT0_PIN8, TIN101_SEL2_PORT11_PIN12, TIN93_SEL3_PORT13_PIN2, TIN75_SEL4_PORT15_PIN4, TIN63_SEL5_PORT20_PIN7, TIN67_SEL6_PORT20_PIN11, TIN137_SEL7_PORT22_PIN11, TIN142_SEL8_PORT32_PIN7, RESERVED_SEL9, RESERVED_SEL10, RESERVED_SEL11, RESERVED_SEL12, ERAYMT_SEL13, RESERVED_SEL14, RESERVED_SEL15


#***** Following parameter is applicabale only for BMD ****
#***** Both Gtm.AtomBChannelMD and Gtm.Atom<x>Channel<x> has to be maintained for changes.****

Gtm.Atom0Channel0 : TOUT9_SELC_PORT0_PIN0, TOUT0_SELC_PORT2_PIN0, TOUT8_SELC_PORT2_PIN8, TOUT85_SELC_PORT14_PIN5, TOUT53_SELC_PORT21_PIN2, TOUT48_SELC_PORT22_PIN1
Gtm.Atom0Channel1 : TOUT10_SELC_PORT0_PIN1, TOUT11_SELC_PORT0_PIN2, TOUT1_SELC_PORT2_PIN1, TOUT84_SELC_PORT14_PIN4, TOUT54_SELC_PORT21_PIN3, TOUT47_SELC_PORT22_PIN0, TOUT31_SELC_PORT33_PIN9
Gtm.Atom0Channel2 : TOUT12_SELC_PORT0_PIN3, TOUT2_SELC_PORT2_PIN2, TOUT83_SELC_PORT14_PIN3, TOUT55_SELC_PORT21_PIN4, TOUT46_SELC_PORT23_PIN5, TOUT33_SELC_PORT33_PIN11
Gtm.Atom0Channel3 : TOUT13_SELC_PORT0_PIN4, TOUT3_SELC_PORT2_PIN3, TOUT82_SELC_PORT14_PIN2, TOUT60_SELC_PORT20_PIN1, TOUT56_SELC_PORT21_PIN5, TOUT49_SELC_PORT22_PIN2, TOUT38_SELC_PORT32_PIN2
Gtm.Atom0Channel4 : TOUT14_SELC_PORT0_PIN5, TOUT4_SELC_PORT2_PIN4, TOUT81_SELC_PORT14_PIN1, TOUT61_SELC_PORT20_PIN3, TOUT57_SELC_PORT21_PIN6, TOUT50_SELC_PORT22_PIN3, TOUT39_SELC_PORT32_PIN3
Gtm.Atom0Channel5 : TOUT15_SELC_PORT0_PIN6, TOUT5_SELC_PORT2_PIN5, TOUT58_SELC_PORT21_PIN7, TOUT41_SELC_PORT23_PIN0, TOUT40_SELC_PORT32_PIN4, TOUT23_SELC_PORT33_PIN1
Gtm.Atom0Channel6 : TOUT16_SELC_PORT0_PIN7, TOUT6_SELC_PORT2_PIN6, TOUT106_SELC_PORT10_PIN4, TOUT59_SELC_PORT20_PIN0, TOUT42_SELC_PORT23_PIN1, TOUT24_SELC_PORT33_PIN2
Gtm.Atom0Channel7 : TOUT17_SELC_PORT0_PIN8, TOUT7_SELC_PORT2_PIN7, TOUT64_SELC_PORT20_PIN8, TOUT45_SELC_PORT23_PIN4, TOUT25_SELC_PORT33_PIN3

Gtm.Atom1Channel0 : TOUT9_SELD_PORT0_PIN0, TOUT0_SELD_PORT2_PIN0, TOUT8_SELD_PORT2_PIN8, TOUT109_SELC_PORT10_PIN7, TOUT87_SELC_PORT14_PIN7, TOUT76_SELC_PORT15_PIN5, TOUT77_SELC_PORT15_PIN6, TOUT68_SELC_PORT20_PIN12
Gtm.Atom1Channel1 : TOUT10_SELD_PORT0_PIN1, TOUT11_SELD_PORT0_PIN2, TOUT1_SELD_PORT2_PIN1, TOUT103_SELC_PORT10_PIN1, TOUT86_SELC_PORT14_PIN6, TOUT78_SELC_PORT15_PIN7, TOUT79_SELC_PORT15_PIN8, TOUT69_SELC_PORT20_PIN13, TOUT31_SELD_PORT33_PIN9
Gtm.Atom1Channel2 : TOUT12_SELD_PORT0_PIN3, TOUT2_SELD_PORT2_PIN2, TOUT104_SELC_PORT10_PIN2, TOUT107_SELC_PORT10_PIN5, TOUT80_SELC_PORT14_PIN0, TOUT70_SELC_PORT20_PIN14, TOUT33_SELD_PORT33_PIN11
Gtm.Atom1Channel3 : TOUT13_SELD_PORT0_PIN4, TOUT3_SELD_PORT2_PIN3, TOUT105_SELC_PORT10_PIN3, TOUT108_SELC_PORT10_PIN6, TOUT71_SELC_PORT15_PIN0, TOUT60_SELD_PORT20_PIN1, TOUT38_SELD_PORT32_PIN2
Gtm.Atom1Channel4 : TOUT14_SELD_PORT0_PIN5, TOUT4_SELD_PORT2_PIN4, TOUT102_SELC_PORT10_PIN0, TOUT72_SELC_PORT15_PIN1, TOUT61_SELD_PORT20_PIN3, TOUT39_SELD_PORT32_PIN3
Gtm.Atom1Channel5 : TOUT15_SELD_PORT0_PIN6, TOUT5_SELD_PORT2_PIN5, TOUT110_SELC_PORT10_PIN8, TOUT73_SELC_PORT15_PIN2, TOUT65_SELC_PORT20_PIN9, TOUT41_SELD_PORT23_PIN0, TOUT40_SELD_PORT32_PIN4, TOUT23_SELD_PORT33_PIN1
Gtm.Atom1Channel6 : TOUT16_SELD_PORT0_PIN7, TOUT6_SELD_PORT2_PIN6, TOUT74_SELC_PORT15_PIN3, TOUT66_SELC_PORT20_PIN10, TOUT42_SELD_PORT23_PIN1, TOUT24_SELD_PORT33_PIN2
Gtm.Atom1Channel7 : TOUT17_SELD_PORT0_PIN8, TOUT7_SELD_PORT2_PIN7, TOUT75_SELC_PORT15_PIN4, TOUT67_SELC_PORT20_PIN11, TOUT45_SELD_PORT23_PIN4, TOUT25_SELD_PORT33_PIN3

Gtm.Atom2Channel0 : TOUT18_SELC_PORT0_PIN9, TOUT94_SELC_PORT13_PIN3, TOUT26_SELC_PORT33_PIN4, TOUT32_SELC_PORT33_PIN10
Gtm.Atom2Channel1 : TOUT19_SELC_PORT0_PIN10, TOUT95_SELC_PORT11_PIN2, TOUT43_SELC_PORT23_PIN2, TOUT27_SELC_PORT33_PIN5
Gtm.Atom2Channel2 : TOUT20_SELC_PORT0_PIN11, TOUT96_SELC_PORT11_PIN3, TOUT88_SELC_PORT14_PIN8, TOUT44_SELC_PORT23_PIN3, TOUT28_SELC_PORT33_PIN6
Gtm.Atom2Channel3 : TOUT21_SELC_PORT0_PIN12, TOUT97_SELC_PORT11_PIN6, TOUT89_SELC_PORT14_PIN9, TOUT29_SELC_PORT33_PIN7
Gtm.Atom2Channel4 : TOUT98_SELC_PORT11_PIN9, TOUT90_SELC_PORT14_PIN10, TOUT51_SELC_PORT21_PIN0, TOUT22_SELC_PORT33_PIN0, TOUT30_SELC_PORT33_PIN8, TOUT34_SELC_PORT33_PIN12
Gtm.Atom2Channel5 : TOUT99_SELC_PORT11_PIN10, TOUT91_SELC_PORT13_PIN0, TOUT52_SELC_PORT21_PIN1, TOUT138_SELA_PORT23_PIN6, TOUT35_SELC_PORT33_PIN13
Gtm.Atom2Channel6 : TOUT100_SELC_PORT11_PIN11, TOUT92_SELC_PORT13_PIN1, TOUT62_SELC_PORT20_PIN6, TOUT139_SELA_PORT23_PIN7, TOUT36_SELC_PORT32_PIN0
Gtm.Atom2Channel7 : TOUT101_SELC_PORT11_PIN12, TOUT93_SELC_PORT13_PIN2, TOUT63_SELC_PORT20_PIN7, TOUT140_SELA_PORT32_PIN5

Gtm.Atom3Channel0 : TOUT18_SELD_PORT0_PIN9, TOUT94_SELD_PORT13_PIN3, TOUT26_SELD_PORT33_PIN4, TOUT32_SELD_PORT33_PIN10
Gtm.Atom3Channel1 : TOUT19_SELD_PORT0_PIN10, TOUT111_SELA_PORT1_PIN3, TOUT95_SELD_PORT11_PIN2, TOUT43_SELD_PORT23_PIN2, TOUT27_SELD_PORT33_PIN5
Gtm.Atom3Channel2 : TOUT20_SELD_PORT0_PIN11, TOUT112_SELA_PORT1_PIN4, TOUT96_SELD_PORT11_PIN3, TOUT88_SELD_PORT14_PIN8, TOUT44_SELD_PORT23_PIN3, TOUT28_SELD_PORT33_PIN6
Gtm.Atom3Channel3 : TOUT21_SELD_PORT0_PIN12, TOUT113_SELA_PORT1_PIN5, TOUT97_SELD_PORT11_PIN6, TOUT89_SELD_PORT14_PIN9, TOUT29_SELD_PORT33_PIN7
Gtm.Atom3Channel4 : TOUT114_SELA_PORT1_PIN6, TOUT98_SELD_PORT11_PIN9, TOUT90_SELD_PORT14_PIN10, TOUT51_SELD_PORT21_PIN0, TOUT22_SELD_PORT33_PIN0, TOUT30_SELD_PORT33_PIN8, TOUT34_SELD_PORT33_PIN12
Gtm.Atom3Channel5 : TOUT115_SELA_PORT1_PIN7, TOUT99_SELD_PORT11_PIN10, TOUT91_SELD_PORT13_PIN0, TOUT52_SELD_PORT21_PIN1, TOUT35_SELD_PORT33_PIN13
Gtm.Atom3Channel6 : TOUT100_SELD_PORT11_PIN11, TOUT92_SELD_PORT13_PIN1, TOUT62_SELD_PORT20_PIN6, TOUT36_SELD_PORT32_PIN0
Gtm.Atom3Channel7 : TOUT101_SELD_PORT11_PIN12, TOUT93_SELD_PORT13_PIN2, TOUT63_SELD_PORT20_PIN7

Gtm.Atom4Channel0 : TOUT109_SELD_PORT10_PIN7, TOUT85_SELD_PORT14_PIN5, TOUT87_SELD_PORT14_PIN7, TOUT76_SELD_PORT15_PIN5, TOUT77_SELD_PORT15_PIN6, TOUT68_SELD_PORT20_PIN12, TOUT53_SELD_PORT21_PIN2, TOUT48_SELD_PORT22_PIN1
Gtm.Atom4Channel1 : TOUT103_SELD_PORT10_PIN1, TOUT84_SELD_PORT14_PIN4, TOUT86_SELD_PORT14_PIN6, TOUT78_SELD_PORT15_PIN7, TOUT79_SELD_PORT15_PIN8, TOUT69_SELD_PORT20_PIN13, TOUT54_SELD_PORT21_PIN3, TOUT47_SELD_PORT22_PIN0
Gtm.Atom4Channel2 : TOUT104_SELD_PORT10_PIN2, TOUT107_SELD_PORT10_PIN5, TOUT80_SELD_PORT14_PIN0, TOUT83_SELD_PORT14_PIN3, TOUT70_SELD_PORT20_PIN14, TOUT55_SELD_PORT21_PIN4, TOUT46_SELD_PORT23_PIN5
Gtm.Atom4Channel3 : TOUT105_SELD_PORT10_PIN3, TOUT108_SELD_PORT10_PIN6, TOUT82_SELD_PORT14_PIN2, TOUT71_SELD_PORT15_PIN0, TOUT56_SELD_PORT21_PIN5, TOUT49_SELD_PORT22_PIN2
Gtm.Atom4Channel4 : TOUT102_SELD_PORT10_PIN0, TOUT81_SELD_PORT14_PIN1, TOUT72_SELD_PORT15_PIN1, TOUT57_SELD_PORT21_PIN6, TOUT50_SELD_PORT22_PIN3
Gtm.Atom4Channel5 : TOUT116_SELA_PORT2_PIN9, TOUT110_SELD_PORT10_PIN8, TOUT73_SELD_PORT15_PIN2, TOUT65_SELD_PORT20_PIN9, TOUT58_SELD_PORT21_PIN7
Gtm.Atom4Channel6 : TOUT117_SELA_PORT2_PIN10, TOUT106_SELD_PORT10_PIN4, TOUT74_SELD_PORT15_PIN3, TOUT59_SELD_PORT20_PIN0, TOUT66_SELD_PORT20_PIN10
Gtm.Atom4Channel7 : TOUT118_SELA_PORT2_PIN11, TOUT75_SELD_PORT15_PIN4, TOUT64_SELD_PORT20_PIN8, TOUT67_SELD_PORT20_PIN11



#Atom BMD variable 

Gtm.AtomBChannelMD	: TOUT9_SELC_PORT0_PIN0, TOUT0_SELC_PORT2_PIN0, TOUT8_SELC_PORT2_PIN8, TOUT85_SELC_PORT14_PIN5, TOUT53_SELC_PORT21_PIN2, \
TOUT48_SELC_PORT22_PIN1, TOUT10_SELC_PORT0_PIN1, TOUT11_SELC_PORT0_PIN2, TOUT1_SELC_PORT2_PIN1, \
TOUT84_SELC_PORT14_PIN4, TOUT54_SELC_PORT21_PIN3, TOUT47_SELC_PORT22_PIN0, TOUT31_SELC_PORT33_PIN9, \
TOUT12_SELC_PORT0_PIN3, TOUT2_SELC_PORT2_PIN2, TOUT83_SELC_PORT14_PIN3, TOUT55_SELC_PORT21_PIN4, TOUT46_SELC_PORT23_PIN5, \
TOUT33_SELC_PORT33_PIN11, TOUT13_SELC_PORT0_PIN4, TOUT3_SELC_PORT2_PIN3, TOUT82_SELC_PORT14_PIN2, \
TOUT60_SELC_PORT20_PIN1, TOUT56_SELC_PORT21_PIN5, TOUT49_SELC_PORT22_PIN2, TOUT38_SELC_PORT32_PIN2, \
TOUT14_SELC_PORT0_PIN5, TOUT4_SELC_PORT2_PIN4, TOUT81_SELC_PORT14_PIN1, TOUT61_SELC_PORT20_PIN3, TOUT57_SELC_PORT21_PIN6, \
TOUT50_SELC_PORT22_PIN3, TOUT39_SELC_PORT32_PIN3, TOUT15_SELC_PORT0_PIN6, TOUT5_SELC_PORT2_PIN5, \
TOUT58_SELC_PORT21_PIN7, TOUT41_SELC_PORT23_PIN0, TOUT40_SELC_PORT32_PIN4, TOUT23_SELC_PORT33_PIN1, \
TOUT16_SELC_PORT0_PIN7, TOUT6_SELC_PORT2_PIN6, TOUT106_SELC_PORT10_PIN4, TOUT59_SELC_PORT20_PIN0, TOUT42_SELC_PORT23_PIN1, \
TOUT24_SELC_PORT33_PIN2, TOUT17_SELC_PORT0_PIN8, TOUT7_SELC_PORT2_PIN7, TOUT64_SELC_PORT20_PIN8, \
TOUT45_SELC_PORT23_PIN4, TOUT25_SELC_PORT33_PIN3, TOUT9_SELD_PORT0_PIN0, TOUT0_SELD_PORT2_PIN0, \
TOUT8_SELD_PORT2_PIN8, TOUT109_SELC_PORT10_PIN7, TOUT87_SELC_PORT14_PIN7, TOUT76_SELC_PORT15_PIN5, TOUT77_SELC_PORT15_PIN6, \
TOUT68_SELC_PORT20_PIN12, TOUT10_SELD_PORT0_PIN1, TOUT11_SELD_PORT0_PIN2, TOUT1_SELD_PORT2_PIN1, \
TOUT103_SELC_PORT10_PIN1, TOUT86_SELC_PORT14_PIN6, TOUT78_SELC_PORT15_PIN7, TOUT79_SELC_PORT15_PIN8, TOUT69_SELC_PORT20_PIN13, \
TOUT31_SELD_PORT33_PIN9, TOUT12_SELD_PORT0_PIN3, TOUT2_SELD_PORT2_PIN2, TOUT104_SELC_PORT10_PIN2, \
TOUT107_SELC_PORT10_PIN5, TOUT80_SELC_PORT14_PIN0, TOUT70_SELC_PORT20_PIN14, TOUT33_SELD_PORT33_PIN11, \
TOUT13_SELD_PORT0_PIN4, TOUT3_SELD_PORT2_PIN3, TOUT105_SELC_PORT10_PIN3, TOUT108_SELC_PORT10_PIN6, TOUT71_SELC_PORT15_PIN0, \
TOUT60_SELD_PORT20_PIN1, TOUT38_SELD_PORT32_PIN2, TOUT14_SELD_PORT0_PIN5, TOUT4_SELD_PORT2_PIN4, \
TOUT102_SELC_PORT10_PIN0, TOUT72_SELC_PORT15_PIN1, TOUT61_SELD_PORT20_PIN3, TOUT39_SELD_PORT32_PIN3, \
TOUT15_SELD_PORT0_PIN6, TOUT5_SELD_PORT2_PIN5, TOUT110_SELC_PORT10_PIN8, TOUT73_SELC_PORT15_PIN2, TOUT65_SELC_PORT20_PIN9, \
TOUT41_SELD_PORT23_PIN0, TOUT40_SELD_PORT32_PIN4, TOUT23_SELD_PORT33_PIN1, TOUT16_SELD_PORT0_PIN7, \
TOUT6_SELD_PORT2_PIN6, TOUT74_SELC_PORT15_PIN3, TOUT66_SELC_PORT20_PIN10, TOUT42_SELD_PORT23_PIN1, TOUT24_SELD_PORT33_PIN2, \
TOUT17_SELD_PORT0_PIN8, TOUT7_SELD_PORT2_PIN7, TOUT75_SELC_PORT15_PIN4, TOUT67_SELC_PORT20_PIN11, \
TOUT45_SELD_PORT23_PIN4, TOUT25_SELD_PORT33_PIN3, TOUT18_SELC_PORT0_PIN9, TOUT94_SELC_PORT13_PIN3, \
TOUT26_SELC_PORT33_PIN4, TOUT32_SELC_PORT33_PIN10, TOUT19_SELC_PORT0_PIN10, TOUT95_SELC_PORT11_PIN2, \
TOUT43_SELC_PORT23_PIN2, TOUT27_SELC_PORT33_PIN5, TOUT20_SELC_PORT0_PIN11, TOUT96_SELC_PORT11_PIN3, \
TOUT88_SELC_PORT14_PIN8, TOUT44_SELC_PORT23_PIN3, TOUT28_SELC_PORT33_PIN6, TOUT21_SELC_PORT0_PIN12, \
TOUT97_SELC_PORT11_PIN6, TOUT89_SELC_PORT14_PIN9, TOUT29_SELC_PORT33_PIN7, TOUT98_SELC_PORT11_PIN9, \
TOUT90_SELC_PORT14_PIN10, TOUT51_SELC_PORT21_PIN0, TOUT22_SELC_PORT33_PIN0, TOUT30_SELC_PORT33_PIN8, TOUT34_SELC_PORT33_PIN12, \
TOUT99_SELC_PORT11_PIN10, TOUT91_SELC_PORT13_PIN0, TOUT52_SELC_PORT21_PIN1, TOUT138_SELA_PORT23_PIN6, \
TOUT35_SELC_PORT33_PIN13, TOUT100_SELC_PORT11_PIN11, TOUT92_SELC_PORT13_PIN1, TOUT62_SELC_PORT20_PIN6, \
TOUT139_SELA_PORT23_PIN7, TOUT36_SELC_PORT32_PIN0, TOUT101_SELC_PORT11_PIN12, TOUT93_SELC_PORT13_PIN2, \
TOUT63_SELC_PORT20_PIN7, TOUT140_SELA_PORT32_PIN5, TOUT18_SELD_PORT0_PIN9, TOUT94_SELD_PORT13_PIN3, \
TOUT26_SELD_PORT33_PIN4, TOUT32_SELD_PORT33_PIN10, TOUT19_SELD_PORT0_PIN10, TOUT111_SELA_PORT1_PIN3, \
TOUT95_SELD_PORT11_PIN2, TOUT43_SELD_PORT23_PIN2, TOUT27_SELD_PORT33_PIN5, TOUT20_SELD_PORT0_PIN11, \
TOUT112_SELA_PORT1_PIN4, TOUT96_SELD_PORT11_PIN3, TOUT88_SELD_PORT14_PIN8, TOUT44_SELD_PORT23_PIN3, TOUT28_SELD_PORT33_PIN6, \
TOUT21_SELD_PORT0_PIN12, TOUT113_SELA_PORT1_PIN5, TOUT97_SELD_PORT11_PIN6, TOUT89_SELD_PORT14_PIN9, \
TOUT29_SELD_PORT33_PIN7, TOUT114_SELA_PORT1_PIN6, TOUT98_SELD_PORT11_PIN9, TOUT90_SELD_PORT14_PIN10, \
TOUT51_SELD_PORT21_PIN0, TOUT22_SELD_PORT33_PIN0, TOUT30_SELD_PORT33_PIN8, TOUT34_SELD_PORT33_PIN12, \
TOUT115_SELA_PORT1_PIN7, TOUT99_SELD_PORT11_PIN10, TOUT91_SELD_PORT13_PIN0, TOUT52_SELD_PORT21_PIN1, TOUT35_SELD_PORT33_PIN13, \
TOUT100_SELD_PORT11_PIN11, TOUT92_SELD_PORT13_PIN1, TOUT62_SELD_PORT20_PIN6, TOUT36_SELD_PORT32_PIN0, \
TOUT101_SELD_PORT11_PIN12, TOUT93_SELD_PORT13_PIN2, TOUT63_SELD_PORT20_PIN7, \
TOUT109_SELD_PORT10_PIN7, TOUT85_SELD_PORT14_PIN5, TOUT87_SELD_PORT14_PIN7, TOUT76_SELD_PORT15_PIN5, TOUT77_SELD_PORT15_PIN6, \
TOUT68_SELD_PORT20_PIN12, TOUT53_SELD_PORT21_PIN2, TOUT48_SELD_PORT22_PIN1, TOUT103_SELD_PORT10_PIN1, \
TOUT84_SELD_PORT14_PIN4, TOUT86_SELD_PORT14_PIN6, TOUT78_SELD_PORT15_PIN7, TOUT79_SELD_PORT15_PIN8, TOUT69_SELD_PORT20_PIN13, \
TOUT54_SELD_PORT21_PIN3, TOUT47_SELD_PORT22_PIN0, TOUT104_SELD_PORT10_PIN2, TOUT107_SELD_PORT10_PIN5, \
TOUT80_SELD_PORT14_PIN0, TOUT83_SELD_PORT14_PIN3, TOUT70_SELD_PORT20_PIN14, TOUT55_SELD_PORT21_PIN4, TOUT46_SELD_PORT23_PIN5, \
TOUT105_SELD_PORT10_PIN3, TOUT108_SELD_PORT10_PIN6, TOUT82_SELD_PORT14_PIN2, TOUT71_SELD_PORT15_PIN0, \
TOUT56_SELD_PORT21_PIN5, TOUT49_SELD_PORT22_PIN2, TOUT102_SELD_PORT10_PIN0, TOUT81_SELD_PORT14_PIN1, \
TOUT72_SELD_PORT15_PIN1, TOUT57_SELD_PORT21_PIN6, TOUT50_SELD_PORT22_PIN3, TOUT116_SELA_PORT2_PIN9, \
TOUT110_SELD_PORT10_PIN8, TOUT73_SELD_PORT15_PIN2, TOUT65_SELD_PORT20_PIN9, TOUT58_SELD_PORT21_PIN7, \
TOUT117_SELA_PORT2_PIN10, TOUT106_SELD_PORT10_PIN4, TOUT74_SELD_PORT15_PIN3, TOUT59_SELD_PORT20_PIN0, TOUT66_SELD_PORT20_PIN10, \
TOUT118_SELA_PORT2_PIN11, TOUT75_SELD_PORT15_PIN4, TOUT64_SELD_PORT20_PIN8, TOUT67_SELD_PORT20_PIN11

Gtm.FifoStartAddress:0,128,256,384,512,640,768,896
Gtm.FifoEndAddress:127,255,383,511,639,767,895,1023

Gtm.SpeBMDTimSelect: SEL0_TIM0_CH0_TO_2, SEL1_TIM1_CH0_TO_2, SEL0_TIM0_CH3_TO_5, SEL1_TIM1_CH3_TO_5
Gtm.Spe0TimSelect: SEL0_TIM0_CH0_TO_2, SEL1_TIM1_CH0_TO_2
Gtm.Spe1TimSelect: SEL0_TIM0_CH3_TO_5, SEL1_TIM1_CH3_TO_5

Gtm.MscSet1Connection: CONTROL0_TOM0_0, CONTROL1_TOM0_1, CONTROL2_TOM0_2, CONTROL3_TOM0_3, CONTROL4_TOM0_4, CONTROL5_TOM0_5, CONTROL6_TOM0_6, CONTROL7_TOM0_7, CONTROL8_TOM0_8, CONTROL9_TOM0_9, CONTROL10_TOM0_10, CONTROL11_TOM0_11, CONTROL12_TOM0_12, CONTROL13_TOM0_13, CONTROL14_TOM0_14, CONTROL15_TOM0_15, CONTROL16_ATOM0_0, CONTROL17_ATOM0_1, CONTROL18_ATOM0_2, CONTROL19_ATOM0_3, CONTROL20_ATOM0_4, CONTROL21_ATOM0_5, CONTROL22_ATOM0_6, CONTROL23_ATOM0_7, CONTROL24_ATOM2_0, CONTROL25_ATOM2_1, CONTROL26_ATOM2_2, CONTROL27_ATOM2_3, CONTROL28_ATOM2_4, CONTROL29_ATOM2_5, CONTROL30_ATOM2_6, CONTROL31_ATOM2_7
Gtm.MscSet2Connection: CONTROL0_TOM1_0, CONTROL1_TOM1_1, CONTROL2_TOM1_2, CONTROL3_TOM1_3, CONTROL4_TOM1_4, CONTROL5_TOM1_5, CONTROL6_TOM1_6, CONTROL7_TOM1_7, CONTROL8_TOM1_8, CONTROL9_TOM1_9, CONTROL10_TOM1_10, CONTROL11_TOM1_11, CONTROL12_TOM1_12, CONTROL13_TOM1_13, CONTROL14_TOM1_14, CONTROL15_TOM1_15, CONTROL16_ATOM1_0, CONTROL17_ATOM1_1, CONTROL18_ATOM1_2, CONTROL19_ATOM1_3, CONTROL20_ATOM1_4, CONTROL21_ATOM1_5, CONTROL22_ATOM1_6, CONTROL23_ATOM1_7, CONTROL24_ATOM3_0, CONTROL25_ATOM3_1, CONTROL26_ATOM3_2, CONTROL27_ATOM3_3, CONTROL28_ATOM3_4, CONTROL29_ATOM3_5, CONTROL30_ATOM3_6, CONTROL31_ATOM3_7
Gtm.MscSet3Connection: CONTROL0_TOM2_0, CONTROL1_TOM2_1, CONTROL2_TOM2_2, CONTROL3_TOM2_3, CONTROL4_TOM2_4, CONTROL5_TOM2_5, CONTROL6_TOM2_6, CONTROL7_TOM2_7, CONTROL8_TOM2_8, CONTROL9_TOM2_9, CONTROL10_TOM2_10, CONTROL11_TOM2_11, CONTROL12_TOM2_12, CONTROL13_TOM2_13, CONTROL14_TOM2_14, CONTROL15_TOM2_15, CONTROL16_ATOM4_0, CONTROL17_ATOM4_1, CONTROL18_ATOM4_2, CONTROL19_ATOM4_3, CONTROL20_ATOM4_4, CONTROL21_ATOM4_5, CONTROL22_ATOM4_6, CONTROL23_ATOM4_7, CONTROL24_ATOM3_0, CONTROL25_ATOM3_1, CONTROL26_ATOM3_2, CONTROL27_ATOM3_3, CONTROL28_ATOM3_4, CONTROL29_ATOM3_5, CONTROL30_ATOM3_6, CONTROL31_ATOM3_7
Gtm.MscSet4Connection: CONTROL0_ATOM0_0, CONTROL1_ATOM0_1, CONTROL2_ATOM0_2, CONTROL3_ATOM0_3, CONTROL4_ATOM0_4, CONTROL5_ATOM0_5, CONTROL6_ATOM0_6, CONTROL7_ATOM0_7, CONTROL8_ATOM1_0, CONTROL9_ATOM1_1, CONTROL10_ATOM1_2, CONTROL11_ATOM1_3, CONTROL12_ATOM1_4, CONTROL13_ATOM1_5, CONTROL14_ATOM1_6, CONTROL15_ATOM1_7, CONTROL16_ATOM2_0, CONTROL17_ATOM2_1, CONTROL18_ATOM2_2, CONTROL19_ATOM2_3, CONTROL20_ATOM2_4, CONTROL21_ATOM2_5, CONTROL22_ATOM2_6, CONTROL23_ATOM2_7, CONTROL24_RESERVED, CONTROL25_RESERVED, CONTROL26_RESERVED, CONTROL27_RESERVED, CONTROL28_RESERVED, CONTROL29_RESERVED, CONTROL30_RESERVED, CONTROL31_RESERVED

Gtm.AdcBMDTrigger0Connections: TRIG_0_NONE, TRIG_1_TOM0_CH6, TRIG_2_TOM0_CH7, TRIG_3_TOM0_CH13, TRIG_4_TOM0_CH14, TRIG_5_ATOM0_CH4, TRIG_6_ATOM0_CH5, TRIG_7_ATOM0_CH6, TRIG_8_ATOM0_CH7, TRIG_9_ATOM1_CH4, TRIG_10_ATOM1_CH5, TRIG_11_ATOM1_CH6, TRIG_12_ATOM1_CH7, TRIG_13_RESERVED, TRIG_14_RESERVED, TRIG_15_RESERVED, \
TRIG_9_TOM1_CH6, TRIG_10_TOM1_CH7, TRIG_11_ATOM2_CH4, TRIG_12_ATOM2_CH5, TRIG_13_ATOM3_CH4, TRIG_14_ATOM3_CH5, \
TRIG_9_TOM0_CH6, TRIG_10_TOM0_CH7, TRIG_11_ATOM4_CH4, TRIG_12_ATOM4_CH5, TRIG_15_TOM0_CH15, \
TRIG_11_ATOM1_CH4, TRIG_12_ATOM1_CH5

Gtm.AdcBMDTrigger1Connections: TRIG_0_NONE, TRIG_1_TOM1_CH6, TRIG_2_TOM1_CH7, TRIG_3_TOM1_CH13, TRIG_4_TOM1_CH14, TRIG_5_ATOM1_CH4, TRIG_6_ATOM1_CH5, TRIG_7_ATOM1_CH6, TRIG_8_ATOM1_CH7, TRIG_9_TOM0_CH14, TRIG_10_TOM0_CH15, TRIG_11_ATOM0_CH4, TRIG_12_ATOM0_CH5, TRIG_13_ATOM0_CH6, TRIG_14_ATOM0_CH7, TRIG_15_RESERVED, \
TRIG_9_TOM1_CH14, TRIG_10_TOM1_CH15, TRIG_11_ATOM2_CH6, TRIG_12_ATOM2_CH7, TRIG_13_ATOM3_CH6, TRIG_14_ATOM3_CH7, \
TRIG_11_ATOM4_CH6, TRIG_12_ATOM4_CH7, \
TRIG_11_ATOM1_CH6, TRIG_12_ATOM1_CH7, TRIG_13_RESERVED, TRIG_14_RESERVED


Gtm.Adc0Trigger0Connections: TRIG_0_NONE, TRIG_1_TOM0_CH6, TRIG_2_TOM0_CH7, TRIG_3_TOM0_CH13, TRIG_4_TOM0_CH14, TRIG_5_ATOM0_CH4, TRIG_6_ATOM0_CH5, TRIG_7_ATOM0_CH6, TRIG_8_ATOM0_CH7, TRIG_9_ATOM1_CH4, TRIG_10_ATOM1_CH5, TRIG_11_ATOM1_CH6, TRIG_12_ATOM1_CH7, TRIG_13_RESERVED, TRIG_14_RESERVED, TRIG_15_RESERVED
Gtm.Adc1Trigger0Connections: TRIG_0_NONE, TRIG_1_TOM0_CH6, TRIG_2_TOM0_CH7, TRIG_3_TOM0_CH13, TRIG_4_TOM0_CH14, TRIG_5_ATOM0_CH4, TRIG_6_ATOM0_CH5, TRIG_7_ATOM0_CH6, TRIG_8_ATOM0_CH7, TRIG_9_ATOM1_CH4, TRIG_10_ATOM1_CH5, TRIG_11_ATOM1_CH6, TRIG_12_ATOM1_CH7, TRIG_13_RESERVED, TRIG_14_RESERVED, TRIG_15_RESERVED
Gtm.Adc2Trigger0Connections: TRIG_0_NONE, TRIG_1_TOM0_CH6, TRIG_2_TOM0_CH7, TRIG_3_TOM0_CH13, TRIG_4_TOM0_CH14, TRIG_5_ATOM0_CH4, TRIG_6_ATOM0_CH5, TRIG_7_ATOM0_CH6, TRIG_8_ATOM0_CH7, TRIG_9_ATOM1_CH4, TRIG_10_ATOM1_CH5, TRIG_11_ATOM1_CH6, TRIG_12_ATOM1_CH7, TRIG_13_RESERVED, TRIG_14_RESERVED, TRIG_15_RESERVED
Gtm.Adc0Trigger1Connections: TRIG_0_NONE, TRIG_1_TOM1_CH6, TRIG_2_TOM1_CH7, TRIG_3_TOM1_CH13, TRIG_4_TOM1_CH14, TRIG_5_ATOM1_CH4, TRIG_6_ATOM1_CH5, TRIG_7_ATOM1_CH6, TRIG_8_ATOM1_CH7, TRIG_9_TOM0_CH14, TRIG_10_TOM0_CH15, TRIG_11_ATOM0_CH4, TRIG_12_ATOM0_CH5, TRIG_13_ATOM0_CH6, TRIG_14_ATOM0_CH7, TRIG_15_RESERVED
Gtm.Adc1Trigger1Connections: TRIG_0_NONE, TRIG_1_TOM1_CH6, TRIG_2_TOM1_CH7, TRIG_3_TOM1_CH13, TRIG_4_TOM1_CH14, TRIG_5_ATOM1_CH4, TRIG_6_ATOM1_CH5, TRIG_7_ATOM1_CH6, TRIG_8_ATOM1_CH7, TRIG_9_TOM0_CH14, TRIG_10_TOM0_CH15, TRIG_11_ATOM0_CH4, TRIG_12_ATOM0_CH5, TRIG_13_ATOM0_CH6, TRIG_14_ATOM0_CH7, TRIG_15_RESERVED
Gtm.Adc2Trigger1Connections: TRIG_0_NONE, TRIG_1_TOM1_CH6, TRIG_2_TOM1_CH7, TRIG_3_TOM1_CH13, TRIG_4_TOM1_CH14, TRIG_5_ATOM1_CH4, TRIG_6_ATOM1_CH5, TRIG_7_ATOM1_CH6, TRIG_8_ATOM1_CH7, TRIG_9_TOM0_CH14, TRIG_10_TOM0_CH15, TRIG_11_ATOM0_CH4, TRIG_12_ATOM0_CH5, TRIG_13_ATOM0_CH6, TRIG_14_ATOM0_CH7, TRIG_15_RESERVED

Gtm.Adc3Trigger0Connections: TRIG_0_NONE, TRIG_1_TOM0_CH6, TRIG_2_TOM0_CH7, TRIG_3_TOM0_CH13, TRIG_4_TOM0_CH14, TRIG_5_ATOM0_CH4, TRIG_6_ATOM0_CH5, TRIG_7_ATOM0_CH6, TRIG_8_ATOM0_CH7, TRIG_9_TOM1_CH6, TRIG_10_TOM1_CH7, TRIG_11_ATOM2_CH4, TRIG_12_ATOM2_CH5, TRIG_13_ATOM3_CH4, TRIG_14_ATOM3_CH5, TRIG_15_RESERVED
Gtm.Adc4Trigger0Connections: TRIG_0_NONE, TRIG_1_TOM0_CH6, TRIG_2_TOM0_CH7, TRIG_3_TOM0_CH13, TRIG_4_TOM0_CH14, TRIG_5_ATOM0_CH4, TRIG_6_ATOM0_CH5, TRIG_7_ATOM0_CH6, TRIG_8_ATOM0_CH7, TRIG_9_TOM1_CH6, TRIG_10_TOM1_CH7, TRIG_11_ATOM2_CH4, TRIG_12_ATOM2_CH5, TRIG_13_ATOM3_CH4, TRIG_14_ATOM3_CH5, TRIG_15_RESERVED
Gtm.Adc3Trigger1Connections: TRIG_0_NONE, TRIG_1_TOM1_CH6, TRIG_2_TOM1_CH7, TRIG_3_TOM1_CH13, TRIG_4_TOM1_CH14, TRIG_5_ATOM1_CH4, TRIG_6_ATOM1_CH5, TRIG_7_ATOM1_CH6, TRIG_8_ATOM1_CH7, TRIG_9_TOM1_CH14, TRIG_10_TOM1_CH15, TRIG_11_ATOM2_CH6, TRIG_12_ATOM2_CH7, TRIG_13_ATOM3_CH6, TRIG_14_ATOM3_CH7, TRIG_15_RESERVED
Gtm.Adc4Trigger1Connections: TRIG_0_NONE, TRIG_1_TOM1_CH6, TRIG_2_TOM1_CH7, TRIG_3_TOM1_CH13, TRIG_4_TOM1_CH14, TRIG_5_ATOM1_CH4, TRIG_6_ATOM1_CH5, TRIG_7_ATOM1_CH6, TRIG_8_ATOM1_CH7, TRIG_9_TOM1_CH14, TRIG_10_TOM1_CH15, TRIG_11_ATOM2_CH6, TRIG_12_ATOM2_CH7, TRIG_13_ATOM3_CH6, TRIG_14_ATOM3_CH7, TRIG_15_RESERVED

Gtm.Adc5Trigger0Connections: TRIG_0_NONE, TRIG_1_TOM0_CH6, TRIG_2_TOM0_CH7, TRIG_3_TOM0_CH13, TRIG_4_TOM0_CH14, TRIG_5_ATOM0_CH4, TRIG_6_ATOM0_CH5, TRIG_7_ATOM0_CH6, TRIG_8_ATOM0_CH7, TRIG_9_TOM0_CH6, TRIG_10_TOM0_CH7, TRIG_11_ATOM4_CH4, TRIG_12_ATOM4_CH5, TRIG_13_ATOM3_CH4, TRIG_14_ATOM3_CH5, TRIG_15_TOM0_CH15
Gtm.Adc6Trigger0Connections: TRIG_0_NONE, TRIG_1_TOM0_CH6, TRIG_2_TOM0_CH7, TRIG_3_TOM0_CH13, TRIG_4_TOM0_CH14, TRIG_5_ATOM0_CH4, TRIG_6_ATOM0_CH5, TRIG_7_ATOM0_CH6, TRIG_8_ATOM0_CH7, TRIG_9_TOM0_CH6, TRIG_10_TOM0_CH7, TRIG_11_ATOM4_CH4, TRIG_12_ATOM4_CH5, TRIG_13_ATOM3_CH4, TRIG_14_ATOM3_CH5, TRIG_15_TOM0_CH15
Gtm.Adc7Trigger0Connections: TRIG_0_NONE, TRIG_1_TOM0_CH6, TRIG_2_TOM0_CH7, TRIG_3_TOM0_CH13, TRIG_4_TOM0_CH14, TRIG_5_ATOM0_CH4, TRIG_6_ATOM0_CH5, TRIG_7_ATOM0_CH6, TRIG_8_ATOM0_CH7, TRIG_9_TOM0_CH6, TRIG_10_TOM0_CH7, TRIG_11_ATOM4_CH4, TRIG_12_ATOM4_CH5, TRIG_13_ATOM3_CH4, TRIG_14_ATOM3_CH5, TRIG_15_TOM0_CH15
Gtm.Adc5Trigger1Connections: TRIG_0_NONE, TRIG_1_TOM1_CH6, TRIG_2_TOM1_CH7, TRIG_3_TOM1_CH13, TRIG_4_TOM1_CH14, TRIG_5_ATOM1_CH4, TRIG_6_ATOM1_CH5, TRIG_7_ATOM1_CH6, TRIG_8_ATOM1_CH7, TRIG_9_TOM0_CH14, TRIG_10_TOM0_CH15, TRIG_11_ATOM4_CH6, TRIG_12_ATOM4_CH7, TRIG_13_ATOM3_CH6, TRIG_14_ATOM3_CH7, TRIG_15_RESERVED
Gtm.Adc6Trigger1Connections: TRIG_0_NONE, TRIG_1_TOM1_CH6, TRIG_2_TOM1_CH7, TRIG_3_TOM1_CH13, TRIG_4_TOM1_CH14, TRIG_5_ATOM1_CH4, TRIG_6_ATOM1_CH5, TRIG_7_ATOM1_CH6, TRIG_8_ATOM1_CH7, TRIG_9_TOM0_CH14, TRIG_10_TOM0_CH15, TRIG_11_ATOM4_CH6, TRIG_12_ATOM4_CH7, TRIG_13_ATOM3_CH6, TRIG_14_ATOM3_CH7, TRIG_15_RESERVED
Gtm.Adc7Trigger1Connections: TRIG_0_NONE, TRIG_1_TOM1_CH6, TRIG_2_TOM1_CH7, TRIG_3_TOM1_CH13, TRIG_4_TOM1_CH14, TRIG_5_ATOM1_CH4, TRIG_6_ATOM1_CH5, TRIG_7_ATOM1_CH6, TRIG_8_ATOM1_CH7, TRIG_9_TOM0_CH14, TRIG_10_TOM0_CH15, TRIG_11_ATOM4_CH6, TRIG_12_ATOM4_CH7, TRIG_13_ATOM3_CH6, TRIG_14_ATOM3_CH7, TRIG_15_RESERVED

Gtm.Adc8Trigger0Connections: TRIG_0_NONE, TRIG_1_TOM0_CH6, TRIG_2_TOM0_CH7, TRIG_3_TOM0_CH13, TRIG_4_TOM0_CH14, TRIG_5_ATOM0_CH4, TRIG_6_ATOM0_CH5, TRIG_7_ATOM0_CH6, TRIG_8_ATOM0_CH7, TRIG_9_TOM0_CH6, TRIG_10_TOM0_CH7, TRIG_11_ATOM1_CH4, TRIG_12_ATOM1_CH5, TRIG_13_RESERVED, TRIG_14_RESERVED, TRIG_15_RESERVED
Gtm.Adc8Trigger1Connections: TRIG_0_NONE, TRIG_1_TOM1_CH6, TRIG_2_TOM1_CH7, TRIG_3_TOM1_CH13, TRIG_4_TOM1_CH14, TRIG_5_ATOM1_CH4, TRIG_6_ATOM1_CH5, TRIG_7_ATOM1_CH6, TRIG_8_ATOM1_CH7, TRIG_9_TOM0_CH14, TRIG_10_TOM0_CH15, TRIG_11_ATOM1_CH6, TRIG_12_ATOM1_CH7, TRIG_13_RESERVED, TRIG_14_RESERVED, TRIG_15_RESERVED


Gtm.TtcanConnectionSelBMD: SEL0_TOM1_CH4, SEL1_TOM1_CH5, Sel2_Tom1_Ch11, SEL3_TOM1_CH12, SEL4_ATOM2_CH0, SEL5_ATOM2_CH1, SEL6_ATOM2_CH2, SEL7_ATOM2_CH3, SEL8_TOM0_CH6, SEL9_TOM0_CH7, SEL10_TOM0_CH13, SEL11_TOM0_CH14, SEL12_ATOM0_CH4, SEL13_ATOM0_CH5, SEL14_ATOM0_CH6, SEL15_ATOM0_CH7, \
SEL8_TOM1_CH6, SEL9_TOM1_CH7, SEL10_TOM1_CH13, SEL11_TOM1_CH14, SEL12_ATOM1_CH4, SEL13_ATOM1_CH5, SEL14_ATOM1_CH6, SEL15_ATOM1_CH7, \
SEL8_RESERVED, SEL9_RESERVED, SEL10_RESERVED, SEL11_RESERVED, SEL12_RESERVED, SEL13_RESERVED, SEL14_RESERVED, SEL15_RESERVED

Gtm.TtcanConnectionSel0: SEL0_TOM1_CH4, SEL1_TOM1_CH5, SEL2_TOM1_CH11, SEL3_TOM1_CH12, SEL4_ATOM2_CH0, SEL5_ATOM2_CH1, SEL6_ATOM2_CH2, SEL7_ATOM2_CH3, SEL8_TOM0_CH6, SEL9_TOM0_CH7, SEL10_TOM0_CH13, SEL11_TOM0_CH14, SEL12_ATOM0_CH4, SEL13_ATOM0_CH5, SEL14_ATOM0_CH6, SEL15_ATOM0_CH7
Gtm.TtcanConnectionSel1: SEL0_TOM1_CH4, SEL1_TOM1_CH5, SEL2_TOM1_CH11, SEL3_TOM1_CH12, SEL4_ATOM2_CH0, SEL5_ATOM2_CH1, SEL6_ATOM2_CH2, SEL7_ATOM2_CH3, SEL8_TOM1_CH6, SEL9_TOM1_CH7, SEL10_TOM1_CH13, SEL11_TOM1_CH14, SEL12_ATOM1_CH4, SEL13_ATOM1_CH5, SEL14_ATOM1_CH6, SEL15_ATOM1_CH7
Gtm.TtcanConnectionSel2: SEL0_TOM1_CH4, SEL1_TOM1_CH5, SEL2_TOM1_CH11, SEL3_TOM1_CH12, SEL4_ATOM2_CH0, SEL5_ATOM2_CH1, SEL6_ATOM2_CH2, SEL7_ATOM2_CH3, SEL8_RESERVED, SEL9_RESERVED, SEL10_RESERVED, SEL11_RESERVED, SEL12_RESERVED, SEL13_RESERVED, SEL14_RESERVED, SEL15_RESERVED
Gtm.TtcanConnectionSel3: SEL0_TOM1_CH4, SEL1_TOM1_CH5, SEL2_TOM1_CH11, SEL3_TOM1_CH12, SEL4_ATOM2_CH0, SEL5_ATOM2_CH1, SEL6_ATOM2_CH2, SEL7_ATOM2_CH3, SEL8_RESERVED, SEL9_RESERVED, SEL10_RESERVED, SEL11_RESERVED, SEL12_RESERVED, SEL13_RESERVED, SEL14_RESERVED, SEL15_RESERVED
Gtm.TtcanConnectionSel4: SEL0_TOM1_CH4, SEL1_TOM1_CH5, SEL2_TOM1_CH11, SEL3_TOM1_CH12, SEL4_ATOM2_CH0, SEL5_ATOM2_CH1, SEL6_ATOM2_CH2, SEL7_ATOM2_CH3, SEL8_RESERVED, SEL9_RESERVED, SEL10_RESERVED, SEL11_RESERVED, SEL12_RESERVED, SEL13_RESERVED, SEL14_RESERVED, SEL15_RESERVED
Gtm.TtcanConnectionSel5: SEL0_TOM1_CH4, SEL1_TOM1_CH5, SEL2_TOM1_CH11, SEL3_TOM1_CH12, SEL4_ATOM2_CH0, SEL5_ATOM2_CH1, SEL6_ATOM2_CH2, SEL7_ATOM2_CH3, SEL8_RESERVED, SEL9_RESERVED, SEL10_RESERVED, SEL11_RESERVED, SEL12_RESERVED, SEL13_RESERVED, SEL14_RESERVED, SEL15_RESERVED
Gtm.TtcanConnectionSel6: SEL0_TOM1_CH4, SEL1_TOM1_CH5, SEL2_TOM1_CH11, SEL3_TOM1_CH12, SEL4_ATOM2_CH0, SEL5_ATOM2_CH1, SEL6_ATOM2_CH2, SEL7_ATOM2_CH3, SEL8_RESERVED, SEL9_RESERVED, SEL10_RESERVED, SEL11_RESERVED, SEL12_RESERVED, SEL13_RESERVED, SEL14_RESERVED, SEL15_RESERVED
Gtm.TtcanConnectionSel7: SEL0_TOM1_CH4, SEL1_TOM1_CH5, SEL2_TOM1_CH11, SEL3_TOM1_CH12, SEL4_ATOM2_CH0, SEL5_ATOM2_CH1, SEL6_ATOM2_CH2, SEL7_ATOM2_CH3, SEL8_RESERVED, SEL9_RESERVED, SEL10_RESERVED, SEL11_RESERVED, SEL12_RESERVED, SEL13_RESERVED, SEL14_RESERVED, SEL15_RESERVED

Gtm.Psi5Connection: SEL0_NONE, SEL1_TOM2_CH6, SEL2_TOM2_CH7, SEL3_TOM2_CH13, SEL4_TOM2_CH14, SEL5_ATOM2_CH4, SEL6_ATOM2_CH5, SEL7_ATOM2_CH6, SEL8_ATOM2_CH7, SEL9_TOM0_CH6, SEL10_TOM0_CH7, SEL11_TOM0_CH13, SEL12_TOM0_CH14, SEL13_RESERVED, SEL14_RESERVED, SEL15_RESERVED
Gtm.Psi5SNeeded: 1

Gtm.Psi5STriggerBMD: SEL0_NONE,SEL1_TOM0_6,SEL2_TOM0_7,SEL3_TOM0_13,SEL4_TOM0_14,SEL5_ATOM0_4,SEL6_ATOM0_5,SEL7_ATOM0_6,SEL8_ATOM0_7,SEL9_Reserved,SEL10_Reserved,SEL11_Reserved,SEL12_Reserved,SEL13_Reserved,SEL14_Reserved,SEL15_Reserved,\
SEL1_TOM1_6,SEL2_TOM1_7,SEL3_TOM1_13,SEL4_TOM1_14,SEL5_ATOM1_4,SEL6_ATOM1_5,SEL7_ATOM1_6,SEL8_ATOM1_7,\
SEL5_ATOM3_4,SEL6_ATOM3_5,SEL7_ATOM3_6,SEL8_ATOM3_7,\
SEL1_TOM2_6,SEL2_TOM2_7,SEL3_TOM2_13,SEL4_TOM2_14,SEL5_ATOM4_4,SEL6_ATOM4_5,SEL7_ATOM4_6,SEL8_ATOM4_7

Gtm.Psi5STrigger0: SEL0_NONE,SEL1_TOM0_6,SEL2_TOM0_7,SEL3_TOM0_13,SEL4_TOM0_14,SEL5_ATOM0_4,SEL6_ATOM0_5,SEL7_ATOM0_6,SEL8_ATOM0_7,SEL9_Reserved,SEL10_Reserved,SEL11_Reserved,SEL12_Reserved,SEL13_Reserved,SEL14_Reserved,SEL15_Reserved
Gtm.Psi5STrigger1: SEL0_NONE,SEL1_TOM1_6,SEL2_TOM1_7,SEL3_TOM1_13,SEL4_TOM1_14,SEL5_ATOM1_4,SEL6_ATOM1_5,SEL7_ATOM1_6,SEL8_ATOM1_7,SEL9_Reserved,SEL10_Reserved,SEL11_Reserved,SEL12_Reserved,SEL13_Reserved,SEL14_Reserved,SEL15_Reserved
Gtm.Psi5STrigger2: SEL0_NONE,SEL1_TOM1_6,SEL2_TOM1_7,SEL3_TOM1_13,SEL4_TOM1_14,SEL5_ATOM3_4,SEL6_ATOM3_5,SEL7_ATOM3_6,SEL8_ATOM3_7,SEL9_Reserved,SEL10_Reserved,SEL11_Reserved,SEL12_Reserved,SEL13_Reserved,SEL14_Reserved,SEL15_Reserved
Gtm.Psi5STrigger3: SEL0_NONE,SEL1_TOM2_6,SEL2_TOM2_7,SEL3_TOM2_13,SEL4_TOM2_14,SEL5_ATOM4_4,SEL6_ATOM4_5,SEL7_ATOM4_6,SEL8_ATOM4_7,SEL9_Reserved,SEL10_Reserved,SEL11_Reserved,SEL12_Reserved,SEL13_Reserved,SEL14_Reserved,SEL15_Reserved
Gtm.Psi5STrigger4: SEL0_NONE,SEL1_TOM0_6,SEL2_TOM0_7,SEL3_TOM0_13,SEL4_TOM0_14,SEL5_ATOM0_4,SEL6_ATOM0_5,SEL7_ATOM0_6,SEL8_ATOM0_7,SEL9_Reserved,SEL10_Reserved,SEL11_Reserved,SEL12_Reserved,SEL13_Reserved,SEL14_Reserved,SEL15_Reserved
Gtm.Psi5STrigger5: SEL0_NONE,SEL1_TOM1_6,SEL2_TOM1_7,SEL3_TOM1_13,SEL4_TOM1_14,SEL5_ATOM1_4,SEL6_ATOM1_5,SEL7_ATOM1_6,SEL8_ATOM1_7,SEL9_Reserved,SEL10_Reserved,SEL11_Reserved,SEL12_Reserved,SEL13_Reserved,SEL14_Reserved,SEL15_Reserved
Gtm.Psi5STrigger6: SEL0_NONE,SEL1_TOM1_6,SEL2_TOM1_7,SEL3_TOM1_13,SEL4_TOM1_14,SEL5_ATOM3_4,SEL6_ATOM3_5,SEL7_ATOM3_6,SEL8_ATOM3_7,SEL9_Reserved,SEL10_Reserved,SEL11_Reserved,SEL12_Reserved,SEL13_Reserved,SEL14_Reserved,SEL15_Reserved
Gtm.Psi5STrigger7: SEL0_NONE,SEL1_TOM2_6,SEL2_TOM2_7,SEL3_TOM2_13,SEL4_TOM2_14,SEL5_ATOM4_4,SEL6_ATOM4_5,SEL7_ATOM4_6,SEL8_ATOM4_7,SEL9_Reserved,SEL10_Reserved,SEL11_Reserved,SEL12_Reserved,SEL13_Reserved,SEL14_Reserved,SEL15_Reserved

Gtm.DsadcToTim0InselBMD: SEL0_DSADC0_SRM0, SEL1_DSADC1_SRM0, SEL2_DSADC2_SRM0, SEL3_DSADC3_SRM0, SEL4_DSADC4_SRM0, SEL5_DSADC5_SRM0, SEL10_DSADC0_SAUL, SEL11_DSADC0_SBLL, SEL12_DSADC1_SAUL, SEL13_DSADC1_SBLL, \
SEL10_DSADC1_SAUL, SEL11_DSADC1_SBLL, SEL12_DSADC0_SAUL, SEL13_DSADC0_SBLL, \
SEL10_DSADC2_SAUL, SEL11_DSADC2_SBLL, SEL12_DSADC3_SAUL, SEL13_DSADC3_SBLL, \
SEL10_DSADC3_SAUL, SEL11_DSADC3_SBLL, SEL12_DSADC2_SAUL, SEL13_DSADC2_SBLL, \
SEL10_DSADC4_SAUL, SEL11_DSADC4_SBLL, SEL12_DSADC5_SAUL, SEL13_DSADC5_SBLL, \
SEL10_DSADC5_SAUL, SEL11_DSADC5_SBLL, SEL12_DSADC4_SAUL, SEL13_DSADC4_SBLL, \
SEL15_DRIVE_0

Gtm.DsadcToTim0Insel0: SEL0_DSADC0_SRM0, SEL1_DSADC1_SRM0, SEL2_DSADC2_SRM0, SEL3_DSADC3_SRM0, SEL4_DSADC4_SRM0, SEL5_DSADC5_SRM0, SEL10_DSADC0_SAUL, SEL11_DSADC0_SBLL, SEL12_DSADC1_SAUL, SEL13_DSADC1_SBLL, SEL15_DRIVE_0
Gtm.DsadcToTim0Insel1: SEL0_DSADC0_SRM0, SEL1_DSADC1_SRM0, SEL2_DSADC2_SRM0, SEL3_DSADC3_SRM0, SEL4_DSADC4_SRM0, SEL5_DSADC5_SRM0, SEL10_DSADC1_SAUL, SEL11_DSADC1_SBLL, SEL12_DSADC0_SAUL, SEL13_DSADC0_SBLL, SEL15_DRIVE_0
Gtm.DsadcToTim0Insel2: SEL0_DSADC0_SRM0, SEL1_DSADC1_SRM0, SEL2_DSADC2_SRM0, SEL3_DSADC3_SRM0, SEL4_DSADC4_SRM0, SEL5_DSADC5_SRM0, SEL10_DSADC2_SAUL, SEL11_DSADC2_SBLL, SEL12_DSADC3_SAUL, SEL13_DSADC3_SBLL, SEL15_DRIVE_0
Gtm.DsadcToTim0Insel3: SEL0_DSADC0_SRM0, SEL1_DSADC1_SRM0, SEL2_DSADC2_SRM0, SEL3_DSADC3_SRM0, SEL4_DSADC4_SRM0, SEL5_DSADC5_SRM0, SEL10_DSADC3_SAUL, SEL11_DSADC3_SBLL, SEL12_DSADC2_SAUL, SEL13_DSADC2_SBLL, SEL15_DRIVE_0
Gtm.DsadcToTim0Insel4: SEL0_DSADC0_SRM0, SEL1_DSADC1_SRM0, SEL2_DSADC2_SRM0, SEL3_DSADC3_SRM0, SEL4_DSADC4_SRM0, SEL5_DSADC5_SRM0, SEL10_DSADC4_SAUL, SEL11_DSADC4_SBLL, SEL12_DSADC5_SAUL, SEL13_DSADC5_SBLL, SEL15_DRIVE_0
Gtm.DsadcToTim0Insel5: SEL0_DSADC0_SRM0, SEL1_DSADC1_SRM0, SEL2_DSADC2_SRM0, SEL3_DSADC3_SRM0, SEL4_DSADC4_SRM0, SEL5_DSADC5_SRM0, SEL10_DSADC5_SAUL, SEL11_DSADC5_SBLL, SEL12_DSADC4_SAUL, SEL13_DSADC4_SBLL, SEL15_DRIVE_0
Gtm.DsadcToTim0Insel6: SEL0_DSADC0_SRM0, SEL1_DSADC1_SRM0, SEL2_DSADC2_SRM0, SEL3_DSADC3_SRM0, SEL4_DSADC4_SRM0, SEL5_DSADC5_SRM0, SEL15_DRIVE_0
Gtm.DsadcToTim0Insel7: SEL0_DSADC0_SRM0, SEL1_DSADC1_SRM0, SEL2_DSADC2_SRM0, SEL3_DSADC3_SRM0, SEL4_DSADC4_SRM0, SEL5_DSADC5_SRM0, SEL15_DRIVE_0


Gtm.DsadcToTim1InselBMD: SEL0_DSADC0_SRM0, SEL1_DSADC1_SRM0, SEL2_DSADC2_SRM0, SEL3_DSADC3_SRM0, SEL4_DSADC4_SRM0, SEL5_DSADC5_SRM0, SEL10_DSADC0_SAUL, SEL11_DSADC0_SBLL, SEL12_DSADC1_SAUL, SEL13_DSADC1_SBLL, SEL15_DRIVE_0, \
SEL10_DSADC1_SAUL, SEL11_DSADC1_SBLL, SEL12_DSADC0_SAUL, SEL13_DSADC0_SBLL, \
SEL10_DSADC2_SAUL, SEL11_DSADC2_SBLL, SEL12_DSADC3_SAUL, SEL13_DSADC3_SBLL, \
SEL10_DSADC3_SAUL, SEL11_DSADC3_SBLL, SEL12_DSADC2_SAUL, SEL13_DSADC2_SBLL, \
SEL10_DSADC4_SAUL, SEL11_DSADC4_SBLL, SEL12_DSADC5_SAUL, SEL13_DSADC5_SBLL, \
SEL10_DSADC5_SAUL, SEL11_DSADC5_SBLL, SEL12_DSADC4_SAUL, SEL13_DSADC4_SBLL

Gtm.DsadcToTim1Insel0: SEL0_DSADC0_SRM0, SEL1_DSADC1_SRM0, SEL2_DSADC2_SRM0, SEL3_DSADC3_SRM0, SEL4_DSADC4_SRM0, SEL5_DSADC5_SRM0, SEL10_DSADC0_SAUL, SEL11_DSADC0_SBLL, SEL12_DSADC1_SAUL, SEL13_DSADC1_SBLL, SEL15_DRIVE_0
Gtm.DsadcToTim1Insel1: SEL0_DSADC0_SRM0, SEL1_DSADC1_SRM0, SEL2_DSADC2_SRM0, SEL3_DSADC3_SRM0, SEL4_DSADC4_SRM0, SEL5_DSADC5_SRM0, SEL10_DSADC1_SAUL, SEL11_DSADC1_SBLL, SEL12_DSADC0_SAUL, SEL13_DSADC0_SBLL, SEL15_DRIVE_0
Gtm.DsadcToTim1Insel2: SEL0_DSADC0_SRM0, SEL1_DSADC1_SRM0, SEL2_DSADC2_SRM0, SEL3_DSADC3_SRM0, SEL4_DSADC4_SRM0, SEL5_DSADC5_SRM0, SEL10_DSADC2_SAUL, SEL11_DSADC2_SBLL, SEL12_DSADC3_SAUL, SEL13_DSADC3_SBLL, SEL15_DRIVE_0
Gtm.DsadcToTim1Insel3: SEL0_DSADC0_SRM0, SEL1_DSADC1_SRM0, SEL2_DSADC2_SRM0, SEL3_DSADC3_SRM0, SEL4_DSADC4_SRM0, SEL5_DSADC5_SRM0, SEL10_DSADC3_SAUL, SEL11_DSADC3_SBLL, SEL12_DSADC2_SAUL, SEL13_DSADC2_SBLL, SEL15_DRIVE_0
Gtm.DsadcToTim1Insel4: SEL0_DSADC0_SRM0, SEL1_DSADC1_SRM0, SEL2_DSADC2_SRM0, SEL3_DSADC3_SRM0, SEL4_DSADC4_SRM0, SEL5_DSADC5_SRM0, SEL10_DSADC4_SAUL, SEL11_DSADC4_SBLL, SEL12_DSADC5_SAUL, SEL13_DSADC5_SBLL, SEL15_DRIVE_0
Gtm.DsadcToTim1Insel5: SEL0_DSADC0_SRM0, SEL1_DSADC1_SRM0, SEL2_DSADC2_SRM0, SEL3_DSADC3_SRM0, SEL4_DSADC4_SRM0, SEL5_DSADC5_SRM0, SEL10_DSADC5_SAUL, SEL11_DSADC5_SBLL, SEL12_DSADC4_SAUL, SEL13_DSADC4_SBLL, SEL15_DRIVE_0
Gtm.DsadcToTim1Insel6: SEL0_DSADC0_SRM0, SEL1_DSADC1_SRM0, SEL2_DSADC2_SRM0, SEL3_DSADC3_SRM0, SEL4_DSADC4_SRM0, SEL5_DSADC5_SRM0, SEL15_DRIVE_0
Gtm.DsadcToTim1Insel7: SEL0_DSADC0_SRM0, SEL1_DSADC1_SRM0, SEL2_DSADC2_SRM0, SEL3_DSADC3_SRM0, SEL4_DSADC4_SRM0, SEL5_DSADC5_SRM0, SEL15_DRIVE_0

#******************************************************************************
#                                   PWM
#******************************************************************************
Pwm.SR0Value: 1
Pwm.SR1Value: 0

***************************************************************
#                                   ADC
#******************************************************************************
Adc.MaxControllers: 8

Adc.HwUnitId: HWUNIT_ADC0,HWUNIT_ADC1,HWUNIT_ADC2,HWUNIT_ADC3,HWUNIT_ADC4,HWUNIT_ADC5,HWUNIT_ADC6,HWUNIT_ADC7

Adc.Resolution: CH_RES_8BIT,CH_RES_10BIT,CH_RES_12BIT

Adc.DefaultResolution: CH_RES_10BIT

Adc.MaxResolution: 12

Adc.MaxSHClusters: 2

Adc.HwUnitPerCluster: 4

Adc.NumOfChInGrp: 8

Adc.RefVoltSrc: REF_VOLTAGE_VAREF,REF_VOLTAGE_CH0

Adc.ReqSrcCount: 3

Adc.ChEvntNodePtr1Available: NO

Adc.ResEvntNodePtr1Available: NO

Adc.GroupReqSrc: REQSRC0_8STG_QUE,REQSRC1_NCH_SCAN,REQSRC2_BGND_SCAN

Adc.StartUpCal: HW_CAL

Adc.AnalogClockMinMHz: 2

Adc.AnalogClockMaxMHz: 25

Adc.ExtTrigSignalsHWUNIT_ADC0: \
ADC0_TRSEL_RS0_RS1_IOUT0,\
ADCx_TRSEL_RS2_IOUT3,\
ADCx_TRSEL_RS2_IOUT4,\
ADCx_TRSEL_RS2_IOUT6,\
ADCx_TRSEL_RS2_IOUT7,\
ADCx_TRSEL_RS0_RS1_RS2_CCU60_SR3,\
ADCx_TRSEL_RS0_RS1_RS2_CCU61_SR3,\
ADC0_TRSEL_RS0_RS1_G0_SR1,\
ADCx_TRSEL_RS0_RS1_RS2_C0_SR1,\
ADCx_TRSEL_RS0_RS1_RS2_C1_SR1,\
ADC_USE_GATE_PIN_TO_TRIG

Adc.ExtTrigSignalsHWUNIT_ADC1 \
ADC1_TRSEL_RS0_RS1_IOUT1,\
ADCx_TRSEL_RS2_IOUT3,\
ADCx_TRSEL_RS2_IOUT4,\
ADCx_TRSEL_RS2_IOUT6,\
ADCx_TRSEL_RS2_IOUT7,\
ADCx_TRSEL_RS0_RS1_RS2_CCU60_SR3,\
ADCx_TRSEL_RS0_RS1_RS2_CCU61_SR3,\
ADC1_TRSEL_RS0_RS1_G1_SR1,\
ADCx_TRSEL_RS0_RS1_RS2_C0_SR1,\
ADCx_TRSEL_RS0_RS1_RS2_C1_SR1,\
ADC_USE_GATE_PIN_TO_TRIG

Adc.ExtTrigSignalsHWUNIT_ADC2 \
ADC2_TRSEL_RS0_RS1_IOUT2,\
ADCx_TRSEL_RS2_IOUT3,\
ADCx_TRSEL_RS2_IOUT4,\
ADCx_TRSEL_RS2_IOUT6,\
ADCx_TRSEL_RS2_IOUT7,\
ADCx_TRSEL_RS0_RS1_RS2_CCU60_SR3,\
ADCx_TRSEL_RS0_RS1_RS2_CCU61_SR3,\
ADC2_TRSEL_RS0_RS1_G2_SR1,\
ADCx_TRSEL_RS0_RS1_RS2_C0_SR1,\
ADCx_TRSEL_RS0_RS1_RS2_C1_SR1,\
ADC_USE_GATE_PIN_TO_TRIG

Adc.ExtTrigSignalsHWUNIT_ADC3 \
ADC3_TRSEL_RS0_RS1_IOUT3,\
ADCx_TRSEL_RS2_IOUT3,\
ADCx_TRSEL_RS2_IOUT4,\
ADCx_TRSEL_RS2_IOUT6,\
ADCx_TRSEL_RS2_IOUT7,\
ADCx_TRSEL_RS0_RS1_RS2_CCU60_SR3,\
ADCx_TRSEL_RS0_RS1_RS2_CCU61_SR3,\
ADC3_TRSEL_RS0_RS1_G3_SR1,\
ADCx_TRSEL_RS0_RS1_RS2_C0_SR1,\
ADCx_TRSEL_RS0_RS1_RS2_C1_SR1,\
ADC_USE_GATE_PIN_TO_TRIG

Adc.ExtTrigSignalsHWUNIT_ADC4 \
ADC4_TRSEL_RS0_RS1_IOUT4,\
ADCx_TRSEL_RS2_IOUT3,\
ADCx_TRSEL_RS2_IOUT4,\
ADCx_TRSEL_RS2_IOUT6,\
ADCx_TRSEL_RS2_IOUT7,\
ADCx_TRSEL_RS0_RS1_RS2_CCU60_SR3,\
ADCx_TRSEL_RS0_RS1_RS2_CCU61_SR3,\
ADC4_TRSEL_RS0_RS1_G4_SR1,\
ADCx_TRSEL_RS0_RS1_RS2_C0_SR1,\
ADCx_TRSEL_RS0_RS1_RS2_C1_SR1,\
ADC_USE_GATE_PIN_TO_TRIG

Adc.ExtTrigSignalsHWUNIT_ADC5 \
ADC5_TRSEL_RS0_RS1_IOUT5,\
ADCx_TRSEL_RS2_IOUT3,\
ADCx_TRSEL_RS2_IOUT4,\
ADCx_TRSEL_RS2_IOUT6,\
ADCx_TRSEL_RS2_IOUT7,\
ADCx_TRSEL_RS0_RS1_RS2_CCU60_SR3,\
ADCx_TRSEL_RS0_RS1_RS2_CCU61_SR3,\
ADC5_TRSEL_RS0_RS1_G5_SR1,\
ADCx_TRSEL_RS0_RS1_RS2_C0_SR1,\
ADCx_TRSEL_RS0_RS1_RS2_C1_SR1,\
ADC_USE_GATE_PIN_TO_TRIG

Adc.ExtTrigSignalsHWUNIT_ADC6 \
ADC6_TRSEL_RS0_RS1_IOUT6,\
ADCx_TRSEL_RS2_IOUT3,\
ADCx_TRSEL_RS2_IOUT4,\
ADCx_TRSEL_RS2_IOUT6,\
ADCx_TRSEL_RS2_IOUT7,\
ADCx_TRSEL_RS0_RS1_RS2_CCU60_SR3,\
ADCx_TRSEL_RS0_RS1_RS2_CCU61_SR3,\
ADC6_TRSEL_RS0_RS1_G6_SR1,\
ADCx_TRSEL_RS0_RS1_RS2_C0_SR1,\
ADCx_TRSEL_RS0_RS1_RS2_C1_SR1,\
ADC_USE_GATE_PIN_TO_TRIG

Adc.ExtTrigSignalsHWUNIT_ADC7 \
ADC7_TRSEL_RS0_RS1_IOUT7,\
ADCx_TRSEL_RS2_IOUT3,\
ADCx_TRSEL_RS2_IOUT4,\
ADCx_TRSEL_RS2_IOUT6,\
ADCx_TRSEL_RS2_IOUT7,\
ADCx_TRSEL_RS0_RS1_RS2_CCU60_SR3,\
ADCx_TRSEL_RS0_RS1_RS2_CCU61_SR3,\
ADC7_TRSEL_RS0_RS1_G7_SR1,\
ADCx_TRSEL_RS0_RS1_RS2_C0_SR1,\
ADCx_TRSEL_RS0_RS1_RS2_C1_SR1,\
ADC_USE_GATE_PIN_TO_TRIG

Adc.ExtTrigSignalsBMD \
ADC0_TRSEL_RS0_RS1_IOUT0,\
ADC1_TRSEL_RS0_RS1_IOUT1,\
ADC2_TRSEL_RS0_RS1_IOUT2,\
ADC3_TRSEL_RS0_RS1_IOUT3,\
ADC4_TRSEL_RS0_RS1_IOUT4,\
ADC5_TRSEL_RS0_RS1_IOUT5,\
ADC6_TRSEL_RS0_RS1_IOUT6,\
ADC7_TRSEL_RS0_RS1_IOUT7,\
ADCx_TRSEL_RS2_IOUT3,\
ADCx_TRSEL_RS2_IOUT4,\
ADCx_TRSEL_RS2_IOUT6,\
ADCx_TRSEL_RS2_IOUT7,\
ADCx_TRSEL_RS0_RS1_RS2_CCU60_SR3,\
ADCx_TRSEL_RS0_RS1_RS2_CCU61_SR3,\
ADC0_TRSEL_RS0_RS1_G0_SR1,\
ADC1_TRSEL_RS0_RS1_G1_SR1,\
ADC2_TRSEL_RS0_RS1_G2_SR1,\
ADC3_TRSEL_RS0_RS1_G3_SR1,\
ADC4_TRSEL_RS0_RS1_G4_SR1,\
ADC5_TRSEL_RS0_RS1_G5_SR1,\
ADC6_TRSEL_RS0_RS1_G6_SR1,\
ADC7_TRSEL_RS0_RS1_G7_SR1,\
ADCx_TRSEL_RS0_RS1_RS2_C0_SR1,\
ADCx_TRSEL_RS0_RS1_RS2_C1_SR1,\
ADC_USE_GATE_PIN_TO_TRIG

Adc.ExtTrigSignalDefaultHWUNIT_ADC0: ADC0_TRSEL_RS0_RS1_IOUT0
Adc.ExtTrigSignalDefaultHWUNIT_ADC1: ADC1_TRSEL_RS0_RS1_IOUT1
Adc.ExtTrigSignalDefaultHWUNIT_ADC2: ADC2_TRSEL_RS0_RS1_IOUT2
Adc.ExtTrigSignalDefaultHWUNIT_ADC3: ADC3_TRSEL_RS0_RS1_IOUT3
Adc.ExtTrigSignalDefaultHWUNIT_ADC4: ADC4_TRSEL_RS0_RS1_IOUT4
Adc.ExtTrigSignalDefaultHWUNIT_ADC5: ADC5_TRSEL_RS0_RS1_IOUT5
Adc.ExtTrigSignalDefaultHWUNIT_ADC6: ADC6_TRSEL_RS0_RS1_IOUT6
Adc.ExtTrigSignalDefaultHWUNIT_ADC7: ADC7_TRSEL_RS0_RS1_IOUT7

Adc.GatePinDefaultHWUNIT_ADC0: ADC0_GTSEL_RS0_RS1_PDOUT0
Adc.GatePinDefaultHWUNIT_ADC1: ADC1_GTSEL_RS0_RS1_PDOUT1
Adc.GatePinDefaultHWUNIT_ADC2: ADC2_GTSEL_RS0_RS1_PDOUT2
Adc.GatePinDefaultHWUNIT_ADC3: ADC3_GTSEL_RS0_RS1_PDOUT3
Adc.GatePinDefaultHWUNIT_ADC4: ADC4_GTSEL_RS0_RS1_PDOUT4
Adc.GatePinDefaultHWUNIT_ADC5: ADC5_GTSEL_RS0_RS1_PDOUT5
Adc.GatePinDefaultHWUNIT_ADC6: ADC6_GTSEL_RS0_RS1_PDOUT6
Adc.GatePinDefaultHWUNIT_ADC7: ADC7_GTSEL_RS0_RS1_PDOUT7

Adc.GatePinsHWUNIT_ADC0: \
ADC0_GTSEL_RS0_RS1_PDOUT0,\
ADC0_GTSEL_RS0_RS1_TIM_TRIG0,ADC0_GTSEL_RS0_RS1_TIM_TRIG1,\
ADCx_GTSEL_RS2_TIM_TRIG0,ADCx_GTSEL_RS2_TIM_TRIG1,\
ADCx_GTSEL_RS0_RS1_RS2_CCU6061_TRIG0,ADCx_GTSEL_RS0_RS1_RS2_CCU6061_TRIG1,\
ADCx_GTSEL_RS0_RS1_RS2_CCU6061_TRIG2

Adc.GatePinsHWUNIT_ADC1: \
ADC1_GTSEL_RS0_RS1_PDOUT1,\
ADC1_GTSEL_RS0_RS1_TIM_TRIG0,ADC1_GTSEL_RS0_RS1_TIM_TRIG1,\
ADCx_GTSEL_RS2_TIM_TRIG0,ADCx_GTSEL_RS2_TIM_TRIG1,\
ADCx_GTSEL_RS0_RS1_RS2_CCU6061_TRIG0,ADCx_GTSEL_RS0_RS1_RS2_CCU6061_TRIG1,\
ADCx_GTSEL_RS0_RS1_RS2_CCU6061_TRIG2

Adc.GatePinsHWUNIT_ADC2: \
ADC2_GTSEL_RS0_RS1_PDOUT2,\
ADC2_GTSEL_RS0_RS1_TIM_TRIG0,ADC2_GTSEL_RS0_RS1_TIM_TRIG1,\
ADCx_GTSEL_RS2_TIM_TRIG0,ADCx_GTSEL_RS2_TIM_TRIG1,\
ADCx_GTSEL_RS0_RS1_RS2_CCU6061_TRIG0,ADCx_GTSEL_RS0_RS1_RS2_CCU6061_TRIG1,\
ADCx_GTSEL_RS0_RS1_RS2_CCU6061_TRIG2

Adc.GatePinsHWUNIT_ADC3: \
ADC3_GTSEL_RS0_RS1_PDOUT3,\
ADC3_GTSEL_RS0_RS1_TIM_TRIG0,ADC3_GTSEL_RS0_RS1_TIM_TRIG1,\
ADCx_GTSEL_RS2_TIM_TRIG0,ADCx_GTSEL_RS2_TIM_TRIG1,\
ADCx_GTSEL_RS0_RS1_RS2_CCU6061_TRIG0,ADCx_GTSEL_RS0_RS1_RS2_CCU6061_TRIG1,\
ADCx_GTSEL_RS0_RS1_RS2_CCU6061_TRIG2

Adc.GatePinsHWUNIT_ADC4: \
ADC4_GTSEL_RS0_RS1_PDOUT4,\
ADC4_GTSEL_RS0_RS1_TIM_TRIG0,ADC4_GTSEL_RS0_RS1_TIM_TRIG1,\
ADCx_GTSEL_RS2_TIM_TRIG0,ADCx_GTSEL_RS2_TIM_TRIG1,\
ADCx_GTSEL_RS0_RS1_RS2_CCU6061_TRIG0,ADCx_GTSEL_RS0_RS1_RS2_CCU6061_TRIG1,\
ADCx_GTSEL_RS0_RS1_RS2_CCU6061_TRIG2

Adc.GatePinsHWUNIT_ADC5: \
ADC5_GTSEL_RS0_RS1_PDOUT5,\
ADC5_GTSEL_RS0_RS1_TIM_TRIG0,ADC5_GTSEL_RS0_RS1_TIM_TRIG1,\
ADCx_GTSEL_RS2_TIM_TRIG0,ADCx_GTSEL_RS2_TIM_TRIG1,\
ADCx_GTSEL_RS0_RS1_RS2_CCU6061_TRIG0,ADCx_GTSEL_RS0_RS1_RS2_CCU6061_TRIG1,\
ADCx_GTSEL_RS0_RS1_RS2_CCU6061_TRIG2

Adc.GatePinsHWUNIT_ADC6: \
ADC6_GTSEL_RS0_RS1_PDOUT6,\
ADC6_GTSEL_RS0_RS1_TIM_TRIG0,ADC6_GTSEL_RS0_RS1_TIM_TRIG1,\
ADCx_GTSEL_RS2_TIM_TRIG0,ADCx_GTSEL_RS2_TIM_TRIG1,\
ADCx_GTSEL_RS0_RS1_RS2_CCU6061_TRIG0,ADCx_GTSEL_RS0_RS1_RS2_CCU6061_TRIG1,\
ADCx_GTSEL_RS0_RS1_RS2_CCU6061_TRIG2

Adc.GatePinsHWUNIT_ADC7: \
ADC7_GTSEL_RS0_RS1_PDOUT7,\
ADC7_GTSEL_RS0_RS1_TIM_TRIG0,ADC7_GTSEL_RS0_RS1_TIM_TRIG1,\
ADCx_GTSEL_RS2_TIM_TRIG0,ADCx_GTSEL_RS2_TIM_TRIG1,\
ADCx_GTSEL_RS0_RS1_RS2_CCU6061_TRIG0,ADCx_GTSEL_RS0_RS1_RS2_CCU6061_TRIG1,\
ADCx_GTSEL_RS0_RS1_RS2_CCU6061_TRIG2

Adc.GatePinsBMD: \
ADC0_GTSEL_RS0_RS1_PDOUT0,ADC1_GTSEL_RS0_RS1_PDOUT1,\
ADC2_GTSEL_RS0_RS1_PDOUT2,ADC3_GTSEL_RS0_RS1_PDOUT3,\
ADC4_GTSEL_RS0_RS1_PDOUT4,ADC5_GTSEL_RS0_RS1_PDOUT5,\
ADC6_GTSEL_RS0_RS1_PDOUT6,ADC7_GTSEL_RS0_RS1_PDOUT7,\
ADC0_GTSEL_RS0_RS1_TIM_TRIG0,ADC0_GTSEL_RS0_RS1_TIM_TRIG1,\
ADC1_GTSEL_RS0_RS1_TIM_TRIG0,ADC1_GTSEL_RS0_RS1_TIM_TRIG1,\
ADC2_GTSEL_RS0_RS1_TIM_TRIG0,ADC2_GTSEL_RS0_RS1_TIM_TRIG1,\
ADC3_GTSEL_RS0_RS1_TIM_TRIG0,ADC3_GTSEL_RS0_RS1_TIM_TRIG1,\
ADC4_GTSEL_RS0_RS1_TIM_TRIG0,ADC4_GTSEL_RS0_RS1_TIM_TRIG1,\
ADC5_GTSEL_RS0_RS1_TIM_TRIG0,ADC5_GTSEL_RS0_RS1_TIM_TRIG1,\
ADC6_GTSEL_RS0_RS1_TIM_TRIG0,ADC6_GTSEL_RS0_RS1_TIM_TRIG1,\
ADC7_GTSEL_RS0_RS1_TIM_TRIG0,ADC7_GTSEL_RS0_RS1_TIM_TRIG1,\
ADCx_GTSEL_RS2_TIM_TRIG0,ADCx_GTSEL_RS2_TIM_TRIG1,\
ADCx_GTSEL_RS0_RS1_RS2_CCU6061_TRIG0,ADCx_GTSEL_RS0_RS1_RS2_CCU6061_TRIG1,\
ADCx_GTSEL_RS0_RS1_RS2_CCU6061_TRIG2

Adc.MaxChannelNum: 63
Adc.MaxGroupId: 255

Adc.AdcChannels_Adc0: _0_ _1_ _2_ _3_ _4_ _5_ _6_ _7_
Adc.AdcChannels_Adc1: _8_ _9_ _10_ _11_ _12_ _13_ _14_ _15_
Adc.AdcChannels_Adc2: _16_ _17_ _18_ _19_ _20_ _21_ _22_ _23_
Adc.AdcChannels_Adc3: _24_ _25_ _26_ _27_ _28_ _29_ _30_ _31_
Adc.AdcChannels_Adc4: _32_ _33_ _34_ _35_ _36_ _37_ _38_ _39_
Adc.AdcChannels_Adc5: _40_ _41_ _42_ _43_ _44_ _45_ _46_ _47_
Adc.AdcChannels_Adc6: _48_ _49_ _50_ _51_ _52_ _53_
Adc.AdcChannels_Adc7: _56_ _57_ _58_ _59_ _60_ _61_

Adc.NoAltRefChannels_Adc0: _4_ _5_ _6_ _7_
Adc.NoAltRefChannels_Adc4: _35_
Adc.NoAltRefChannels_Adc: _4_ _5_ _6_ _7_ _35_

Adc.SyncGroup_A: _0_ _1_ _2_ _3_
Adc.SyncGroup_B: _4_ _5_ _6_ _7_
Adc.SyncGroup_C: _8_ _9_ _10_

#******************************************************************************
#                                   ASCLIN
#******************************************************************************
AscLin.AvailableAscLinModules: \
ASCLIN0 ,   \
ASCLIN1 ,   \
ASCLIN2 ,   \
ASCLIN3

AscLin.MaxNoOfAscLinModules: 4

AscLin.ASCLIN0_RxSelectLine: SELECT_DATALINE_A, SELECT_DATALINE_B, SELECT_DATALINE_D
AscLin.ASCLIN1_RxSelectLine: SELECT_DATALINE_A, SELECT_DATALINE_B, SELECT_DATALINE_C, SELECT_DATALINE_D, SELECT_DATALINE_E, SELECT_DATALINE_F, SELECT_DATALINE_G
AscLin.ASCLIN2_RxSelectLine: SELECT_DATALINE_A, SELECT_DATALINE_B, SELECT_DATALINE_C, SELECT_DATALINE_D, SELECT_DATALINE_E, SELECT_DATALINE_F, SELECT_DATALINE_G
AscLin.ASCLIN3_RxSelectLine: SELECT_DATALINE_A, SELECT_DATALINE_B, SELECT_DATALINE_C, SELECT_DATALINE_D, SELECT_DATALINE_E, SELECT_DATALINE_F

#******************************************************************************
#                                   DMA
#******************************************************************************
Dma.NoOfChannels: 64

#******************************************************************************

#******************************************************************************
#                                   RAMTST
#******************************************************************************
RamTst.Memory1_Start:   0xd0000000
RamTst.Memory1_End:     0xd001ffff

RamTst.Memory2_Start:   0xd0200000
RamTst.Memory2_End:     0xd0203fff

RamTst.Memory3_Start:   0xd8000000
RamTst.Memory3_End:     0xd801ffff

RamTst.Memory4_Start:   0xd8200000
RamTst.Memory4_End:     0xd8203fff

RamTst.Memory5_Start:   0xc0000000
RamTst.Memory5_End:     0xc0007fff

RamTst.Memory6_Start:   0xc0200000
RamTst.Memory6_End:     0xc0203fff

RamTst.Memory7_Start:   0xc8000000
RamTst.Memory7_End:     0xc8007fff

RamTst.Memory8_Start:   0xc8200000
RamTst.Memory8_End:     0xc8203fff

RamTst.Memory9_Start:   0xb0000000
RamTst.Memory9_End:     0xb001ffff

RamTst.Memory10_Start:  0x90000000
RamTst.Memory10_End:    0x9001ffff

RamTst.Cache1_Start: 0xc8000000
RamTst.Cache1_End:   0xc820ffff

RamTst.Cache2_Start: 0xd8000000
RamTst.Cache2_End:   0xd8203fff

RamTst.Cache3_Start: 0xb0000000
RamTst.Cache3_End:   0xb001ffff

RamTst.Cache4_Start: 0xC0000000
RamTst.Cache4_End:   0xc020ffff

RamTst.Cache5_Start: 0xd0000000
RamTst.Cache5_End:   0xd0203fff

RamTst.Cache6_Start: 0x90000000
RamTst.Cache6_End:   0x9001ffff

#******************************************************************************
#                                   SENT
#******************************************************************************
Sent.MaxChannelsSupported: 10

#******************************************************************************
#                                   ERAY
#******************************************************************************

Eray.MaxControllers: 1

#******************************************************************************
#                                   CAN
#******************************************************************************

Can.MaxControllers: 4
Can.MaxKernels: 1
Can.MaxCtrlKer: 4
Can.MaxHwObjects: 256
Can.RxDCpinSel: RXDCANxA,RXDCANxB,RXDCANxC,RXDCANxD,RXDCANxE,RXDCANxG
Can.HwController: CONTROLLER_0_MULTICANPLUS_NODE0,CONTROLLER_1_MULTICANPLUS_NODE1,CONTROLLER_2_MULTICANPLUS_NODE2,CONTROLLER_3_MULTICANPLUS_NODE3
Can.FDIsoFrameSupport: false

#******************************************************************************
#                                   CCU6
#******************************************************************************
Ccu6.Available: true
Ccu6.MaxKernals: 2
Ccu6.MaxT12Channels: 3
Ccu6.Ccu60Cc0InputConnections: CCINA_PORT2_PIN0, CCINB_PORT0_PIN1, CCINC_PORT2_PIN6, CCIND_NONE
Ccu6.Ccu60Cc1InputConnections: CCINA_PORT2_PIN2, CCINB_PORT0_PIN3, CCINC_PORT2_PIN7, CCIND_GPT121_T6OFL
Ccu6.Ccu60Cc2InputConnections: CCINA_PORT2_PIN4, CCINB_PORT0_PIN5, CCINC_PORT2_PIN8, CCIND_ERU_PDOUT4
Ccu6.Ccu61Cc0InputConnections: CCINA_PORT0_PIN1, CCINB_PORT2_PIN0, CCINC_PORT0_PIN7, CCIND_CCU62_LBE
Ccu6.Ccu61Cc1InputConnections: CCINA_PORT0_PIN3, CCINB_PORT2_PIN2, CCINC_PORT0_PIN8, CCIND_CCU63_LBE
Ccu6.Ccu61Cc2InputConnections: CCINA_PORT0_PIN5, CCINB_PORT2_PIN4, CCINC_PORT0_PIN9, CCIND_ERU_PDOUT5

#**** Following variables are only applicable in case of BMD.***
Ccu6.Ccu6MCcPInputConnections: CCINA_PORT2_PIN0, CCINB_PORT0_PIN1, CCINC_PORT2_PIN6, CCIND_NONE, \
CCINA_PORT2_PIN2, CCINB_PORT0_PIN3, CCINC_PORT2_PIN7, CCIND_GPT121_T6OFL, \
CCINA_PORT2_PIN4, CCINB_PORT0_PIN5, CCINC_PORT2_PIN8, CCIND_ERU_PDOUT4, \
CCINA_PORT0_PIN1, CCINB_PORT2_PIN0, CCINC_PORT0_PIN7, CCIND_CCU62_LBE, \
CCINA_PORT0_PIN3, CCINB_PORT2_PIN2, CCINC_PORT0_PIN8, CCIND_CCU63_LBE, \
CCINA_PORT0_PIN5, CCINB_PORT2_PIN4, CCINC_PORT0_PIN9, CCIND_ERU_PDOUT5

#******************************************************************************
#                                   MSC
#******************************************************************************
Msc.NoOfModules:2

#******************************************************************************
#                                   WDG
#******************************************************************************
Wdg.MaxTimers: 3

#******************************************************************************
#                                   DSADC
#******************************************************************************
Dsadc.NoOfChannels:6
Dsadc.NoOfCMHVRegisters:3
Dsadc.AvailableChannels: 0 1 2 3 4 5

Dsadc.NumberofAnalogPins: _1_ _1_ _2_ _4_ _1_ _1_

Dsadc.CommonModeHoldVolExits: true



#******************************************************************************
#                                   I2C
#******************************************************************************
I2c.NoOfAvailableI2c:1

I2c.AvailableI2CChannels: \
I2C0

I2c.I2C0SDAPin: SDA0A_PORT2_PIN4, SDA0B_PORT13_PIN2, SDA0C_PORT15_PIN5

I2c.I2C0SCLPin: SCL0A_PORT2_PIN5, SCL0B_PORT13_PIN1,SCL0C_PORT15_PIN4

#******************************************************************************
#                                   SAFETY LIB MODULES
#******************************************************************************
#-------------------------
# Used by SafeWdg QSPI plugin
#-------------------------
Qspi.MinAvailableQspi:0
#-------------------------
# Used by SRAM plugin
#-------------------------
Cpu0LockStep:true
Cpu1LockStep:true
Cpu2LockStep:false
Cpu0Exists:true
Cpu1Exists:true
Cpu2Exists:true
#-------------------------

SafeTlib.DmaMaxChannels: 64
#---------------------------
SpbTst.Asclin2TestEnExist:true
SpbTst.Asclin3TestEnExist:true
SpbTst.MSC0TestEnExist:true
SpbTst.MSC1TestEnExist:true
SpbTst.I2cTestEnExist:true
SpbTst.Eray0TestEnExist:true
SpbTst.Eray1TestEnExist:false
SpbTst.PSI5TestEnExist:true
SpbTst.PSI5STestEnExist:true
SpbTst.Port01TestEnExist:true
SpbTst.Port12TestEnExist:true
SpbTst.Port13TestEnExist:true
SpbTst.Port22TestEnExist:true
SpbTst.Port24TestEnExist:false
SpbTst.Port25TestEnExist:false
SpbTst.Port26TestEnExist:false
SpbTst.Port30TestEnExist:false
SpbTst.Port31TestEnExist:false
SpbTst.Port32TestEnExist:true
SpbTst.Port34TestEnExist:true
SpbTst.Port41TestEnExist:false
SpbTst.FceTestEnExist:true
SpbTst.STM1TestEnExist:true
SpbTst.STM2TestEnExist:true
SpbTst.DsAdcTestEnExist:true
SpbTst.HSSLTestEnExist:true
SpbTst.HSCTTestEnExist:true
SpbTst.QSPI0TestEnExist:true
SpbTst.QSPI4TestEnExist:false
SpbTst.QSPI5TestEnExist:false
#---------------------------

CpuBusMpuLfmtst.Cpu1Available: Yes
CpuBusMpuLfmtst.Cpu2Available: Yes
CpuBusMpuLfmtst.NumberofCpu: 3
CpuBusMpuLfmtst.CPU0PSPRAddEnd:1880121312
TstHandler.EarlyPreRunTestList: SfrTst_SfrCmpTst,SfrTst_SfrCrcTst,FceTst_FceTst,CpuTst_CpuSbstETst,CpuTst_CpuSbstPTst,PflashMonTst_PflashMonTst,DmaTst_CRCTst,DmaTst_TimestampTst,DmaTst_SafeLinkedListTst
TstHandler.RunTimeTestList: SfrTst_SfrCmpTst,SfrTst_SfrCrcTst,CpuTst_CpuSbstETst,CpuTst_CpuSbstPTst
TstHandler.MaxTestsEarlyPreRunGrp:5
TstHandler.MaxTestsPreRunGrp:10
TstHandler.MaxTestsRunTimeGrp:5
TstHandler.MaxTestsPostRunGrp:5
TstHandler.MaximumSlMasterCoreId:2

#-------------------------
# Used by SRAM ECC test plugin
#-------------------------
CPU2DsprExists:true
CPU2DtagExists:true
CPU2PsprExists:true
CPU2PtagExists:true

Cpu0DtagExists:false
Cpu1Dspr2Exists:false
Cpu2Dspr2Exists:false
CPU1DsprExists:true
CPU1DtagExists:true
CPU1PsprExists:true
CPU1PtagExists:true
CPU0DsprExists:true
CPU0PsprExists:true
CPU0PtagExists:true
GtmFifoExist:true
GtmMscExists:true
GtmDpllExists:true
PSI5Exists:true
SadmaExists:true
ERay0Exists:true
ERay1Exists:false

EmemXtmExists:false

Mcan1Exists:false
Eray1ObfExists:false
EmemLowerExists:false
PhlSramTstEmemLower0to3:true
PhlSramTstEmemLower4to7:true
PhlSramTstEmemLower8to15:true
EmemUpperExists:false
CifExists:false
FftExists:false

#-------------------------
# Used by SRI
#-------------------------
CPU2DSPRExists:true
CPU2PSPRExists:true
SriTst.PFlashEndAddress:2688548863
#-------------------------
# Used by PMUECCEDCTST
#-------------------------
PmuEccEdcTstPF1Select:true
PmuEccEdcTstPF2Select:false
PmuEccEdcTstPF3Select:false

#-------------------------
# Used by SAFEWDGASCLIN
#-------------------------
SafeWdgAsclinDefaultValue:3
#-------------------------
# Used by IomTst
#-------------------------
IomTst.MonitorGpio:P33_0,P33_1,P33_2,P33_3,P33_4,P33_5,P33_6,P33_7,P33_8,P33_9,P33_10,P33_11,P33_12,P20_12,P20_13,P20_14

#-------------------------
# Used by Smu Driver
#-------------------------
Smu.IdleRequest:SMU_SELECT_IDLE_NONE,SMU_SELECT_IDLE_CPU0,SMU_SELECT_IDLE_CPU1,SMU_SELECT_IDLE_CPU2,SMU_SELECT_IDLE_CPU0_CPU1,SMU_SELECT_IDLE_CPU0_CPU2,SMU_SELECT_IDLE_CPU1_CPU2,SMU_SELECT_IDLE_CPU0_CPU1_CPU2

#-------------------------
# Used by CpuSbstTst
#-------------------------

CpuSbstPTst:true