****************************************
Report : clock timing
        -type skew
        -nworst 1
        -setup
Design : ORCA_TOP
Version: Q-2019.12-SP4
Date   : Sun May 28 15:29:11 2023
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

  Mode: func
  Clock: PCI_CLK

  Clock Pin                                 Latency      CRP      Skew             Corner
---------------------------------------------------------------------------------------------------
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_3__27_/CLK
                                               0.97                       rp-+       Cmax
  I_PCI_TOP/I_PCI_CORE_mega_shift_reg_2__17_/CLK
                                               0.86     0.06      0.05    rp-+       Cmax

---------------------------------------------------------------------------------------------------

  Mode: func
  Clock: SYS_2x_CLK

  Clock Pin                                 Latency      CRP      Skew             Corner
---------------------------------------------------------------------------------------------------
  I_CLOCKING/sys_2x_rst_n_buf_reg/CLK          1.24                       rp-+       Cmax
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg/CLK
                                               1.10     0.07      0.07    rp-+       Cmax

---------------------------------------------------------------------------------------------------

  Mode: func
  Clock: SYS_CLK

  Clock Pin                                 Latency      CRP      Skew             Corner
---------------------------------------------------------------------------------------------------
  I_BLENDER_0/result_reg_7_/CLK                1.35                       rp-+       Cmax
  I_SDRAM_TOP/I_SDRAM_WRITE_FIFO_SD_FIFO_RAM_1/CE1
                                               1.17     0.06      0.13    rp-+       Cmax

---------------------------------------------------------------------------------------------------

  Mode: func
  Clock: SDRAM_CLK

  Clock Pin                                 Latency      CRP      Skew             Corner
---------------------------------------------------------------------------------------------------
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/CLK
                                               1.18                       rp-+       Cmax
  I_SDRAM_TOP/I_SDRAM_READ_FIFO_SD_FIFO_RAM_0/CE1
                                               0.95     0.07      0.16    rp-+       Cmax

---------------------------------------------------------------------------------------------------

  Mode: func
  Clock: SD_DDR_CLK

  No local skews.


  Mode: func
  Clock: SD_DDR_CLKn

  No local skews.

1
