##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ADC_SAR_Seq_1_IntClock
		4.2::Critical Path Report for CapSense_IntClock
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for SPIM_1_IntClock
		4.5::Critical Path Report for SPIM_2_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_SAR_Seq_1_IntClock:R)
		5.3::Critical Path Report for (SPIM_1_IntClock:R vs. SPIM_1_IntClock:R)
		5.4::Critical Path Report for (SPIM_2_IntClock:R vs. SPIM_2_IntClock:R)
		5.5::Critical Path Report for (ADC_SAR_Seq_1_IntClock:R vs. CyBUS_CLK:R)
		5.6::Critical Path Report for (ADC_SAR_Seq_1_IntClock:R vs. ADC_SAR_Seq_1_IntClock:R)
		5.7::Critical Path Report for (CapSense_IntClock:R vs. CapSense_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 16
Clock: ADC_1_Ext_CP_Clk                | N/A                    | Target: 78.86 MHz   | 
Clock: ADC_1_Ext_CP_Clk(routed)        | N/A                    | Target: 78.86 MHz   | 
Clock: ADC_1_theACLK                   | N/A                    | Target: 2.82 MHz    | 
Clock: ADC_1_theACLK(fixed-function)   | N/A                    | Target: 2.82 MHz    | 
Clock: ADC_SAR_Seq_1_IntClock          | Frequency: 25.74 MHz   | Target: 1.43 MHz    | 
Clock: ADC_SAR_Seq_1_IntClock(routed)  | N/A                    | Target: 1.43 MHz    | 
Clock: CapSense_IntClock               | Frequency: 55.08 MHz   | Target: 26.29 MHz   | 
Clock: CyBUS_CLK                       | Frequency: 112.95 MHz  | Target: 78.86 MHz   | 
Clock: CyBUS_CLK(fixed-function)       | N/A                    | Target: 78.86 MHz   | 
Clock: CyILO                           | N/A                    | Target: 0.10 MHz    | 
Clock: CyIMO                           | N/A                    | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                    | N/A                    | Target: 78.86 MHz   | 
Clock: CyPLL_OUT                       | N/A                    | Target: 78.86 MHz   | 
Clock: SPIM_1_IntClock                 | Frequency: 47.26 MHz   | Target: 15.77 MHz   | 
Clock: SPIM_2_IntClock                 | Frequency: 47.18 MHz   | Target: 15.77 MHz   | 
Clock: \ADC_1:DSM\/dec_clock           | N/A                    | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock            Capture Clock           Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
----------------------  ----------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ADC_SAR_Seq_1_IntClock  ADC_SAR_Seq_1_IntClock  697464           658614      N/A              N/A         N/A              N/A         N/A              N/A         
ADC_SAR_Seq_1_IntClock  CyBUS_CLK               12681.2          3828        N/A              N/A         N/A              N/A         N/A              N/A         
CapSense_IntClock       CapSense_IntClock       38043.5          19889       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK               ADC_SAR_Seq_1_IntClock  12681.2          5621        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK               CyBUS_CLK               12681.2          4595        N/A              N/A         N/A              N/A         N/A              N/A         
SPIM_1_IntClock         SPIM_1_IntClock         63405.8          42245       N/A              N/A         N/A              N/A         N/A              N/A         
SPIM_2_IntClock         SPIM_2_IntClock         63405.8          42210       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name      Setup to Clk  Clock Name:Phase   
-------------  ------------  -----------------  
MISO_1(0)_PAD  17245         SPIM_1_IntClock:R  
MISO_2(0)_PAD  23326         SPIM_2_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
MOSI_1(0)_PAD     34870         SPIM_1_IntClock:R            
MOSI_2(0)_PAD     36578         SPIM_2_IntClock:R            
SCLK_1(0)_PAD     23866         SPIM_1_IntClock:R            
SCLK_2(0)_PAD     26427         SPIM_2_IntClock:R            
SCL_1(0)_PAD:out  25373         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out  25006         CyBUS_CLK(fixed-function):R  
SS_1(0)_PAD       23066         SPIM_1_IntClock:R            
SS_2(0)_PAD       23224         SPIM_2_IntClock:R            


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ADC_SAR_Seq_1_IntClock
****************************************************
Clock: ADC_SAR_Seq_1_IntClock
Frequency: 25.74 MHz | Target: 1.43 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 658614p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35339
-------------------------------------   ----- 
End-of-path arrival time (ps)           35339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19    3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell117  12916  35339  658614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell117        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CapSense_IntClock
***********************************************
Clock: CapSense_IntClock
Frequency: 55.08 MHz | Target: 26.29 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_0
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 19889p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     31983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12094
-------------------------------------   ----- 
End-of-path arrival time (ps)           12094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb     datapathcell3   2290   2290  19889  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_0\/main_1      macrocell13     4134   6424  19889  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_0\/q           macrocell13     3350   9774  19889  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_0  datapathcell4   2320  12094  19889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 112.95 MHz | Target: 78.86 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_986/q
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 3828p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   9171

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5343
-------------------------------------   ---- 
End-of-path arrival time (ps)           5343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_986/clock_0                                            macrocell124        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_986/q                                        macrocell124   1250   1250   3828  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell125   4093   5343   3828  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell125        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for SPIM_1_IntClock
*********************************************
Clock: SPIM_1_IntClock
Frequency: 47.26 MHz | Target: 15.77 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_1:BSPIM:TxStsReg\/clock
Path slack     : 42245p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                    -500
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 62906

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20661
-------------------------------------   ----- 
End-of-path arrival time (ps)           20661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_0\/q           macrocell46    1250   1250  42245  RISE       1
\SPIM_1:BSPIM:tx_status_0\/main_2  macrocell16    9823  11073  42245  RISE       1
\SPIM_1:BSPIM:tx_status_0\/q       macrocell16    3350  14423  42245  RISE       1
\SPIM_1:BSPIM:TxStsReg\/status_0   statusicell1   6238  20661  42245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:TxStsReg\/clock                              statusicell1        0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for SPIM_2_IntClock
*********************************************
Clock: SPIM_2_IntClock
Frequency: 47.18 MHz | Target: 15.77 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM_2:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \SPIM_2:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 42210p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17686
-------------------------------------   ----- 
End-of-path arrival time (ps)           17686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell7       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:sR8:Dp:u0\/so_comb          datapathcell7   5360   5360  42210  RISE       1
\SPIM_2:BSPIM:mosi_pre_reg_split\/main_3  macrocell27     6685  12045  42210  RISE       1
\SPIM_2:BSPIM:mosi_pre_reg_split\/q       macrocell27     3350  15395  42210  RISE       1
\SPIM_2:BSPIM:mosi_pre_reg\/main_0        macrocell133    2291  17686  42210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:mosi_pre_reg\/clock_0                        macrocell133        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:nrqSync:genblk1[1]:INST\/out
Path End       : \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_1
Capture Clock  : \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock
Path slack     : 4595p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12181

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7586
-------------------------------------   ---- 
End-of-path arrival time (ps)           7586
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:nrqSync:genblk1[1]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\USB:nrqSync:genblk1[1]:INST\/out                 synccell       1020   1020   4595  RISE       1
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_1  statusicell3   6566   7586   4595  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock               statusicell3        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. ADC_SAR_Seq_1_IntClock:R)
************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_986/main_0
Capture Clock  : Net_986/clock_0
Path slack     : 5621p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#55 vs. ADC_SAR_Seq_1_IntClock:R#2)   12681
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    9171

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell125        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell125   1250   1250   5621  RISE       1
Net_986/main_0                              macrocell124   2300   3550   5621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_986/clock_0                                            macrocell124        0      0  RISE       1


5.3::Critical Path Report for (SPIM_1_IntClock:R vs. SPIM_1_IntClock:R)
***********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_1:BSPIM:TxStsReg\/clock
Path slack     : 42245p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                    -500
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 62906

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20661
-------------------------------------   ----- 
End-of-path arrival time (ps)           20661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_0\/q           macrocell46    1250   1250  42245  RISE       1
\SPIM_1:BSPIM:tx_status_0\/main_2  macrocell16    9823  11073  42245  RISE       1
\SPIM_1:BSPIM:tx_status_0\/q       macrocell16    3350  14423  42245  RISE       1
\SPIM_1:BSPIM:TxStsReg\/status_0   statusicell1   6238  20661  42245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:TxStsReg\/clock                              statusicell1        0      0  RISE       1


5.4::Critical Path Report for (SPIM_2_IntClock:R vs. SPIM_2_IntClock:R)
***********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM_2:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \SPIM_2:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 42210p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17686
-------------------------------------   ----- 
End-of-path arrival time (ps)           17686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell7       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:sR8:Dp:u0\/so_comb          datapathcell7   5360   5360  42210  RISE       1
\SPIM_2:BSPIM:mosi_pre_reg_split\/main_3  macrocell27     6685  12045  42210  RISE       1
\SPIM_2:BSPIM:mosi_pre_reg_split\/q       macrocell27     3350  15395  42210  RISE       1
\SPIM_2:BSPIM:mosi_pre_reg\/main_0        macrocell133    2291  17686  42210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:mosi_pre_reg\/clock_0                        macrocell133        0      0  RISE       1


5.5::Critical Path Report for (ADC_SAR_Seq_1_IntClock:R vs. CyBUS_CLK:R)
************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_986/q
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 3828p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   9171

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5343
-------------------------------------   ---- 
End-of-path arrival time (ps)           5343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_986/clock_0                                            macrocell124        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_986/q                                        macrocell124   1250   1250   3828  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell125   4093   5343   3828  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell125        0      0  RISE       1


5.6::Critical Path Report for (ADC_SAR_Seq_1_IntClock:R vs. ADC_SAR_Seq_1_IntClock:R)
*************************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 658614p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35339
-------------------------------------   ----- 
End-of-path arrival time (ps)           35339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19    3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell117  12916  35339  658614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell117        0      0  RISE       1


5.7::Critical Path Report for (CapSense_IntClock:R vs. CapSense_IntClock:R)
***************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_0
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 19889p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     31983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12094
-------------------------------------   ----- 
End-of-path arrival time (ps)           12094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb     datapathcell3   2290   2290  19889  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_0\/main_1      macrocell13     4134   6424  19889  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_0\/q           macrocell13     3350   9774  19889  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_0  datapathcell4   2320  12094  19889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_986/q
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 3828p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   9171

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5343
-------------------------------------   ---- 
End-of-path arrival time (ps)           5343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_986/clock_0                                            macrocell124        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_986/q                                        macrocell124   1250   1250   3828  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell125   4093   5343   3828  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell125        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:nrqSync:genblk1[1]:INST\/out
Path End       : \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_1
Capture Clock  : \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock
Path slack     : 4595p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12181

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7586
-------------------------------------   ---- 
End-of-path arrival time (ps)           7586
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:nrqSync:genblk1[1]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\USB:nrqSync:genblk1[1]:INST\/out                 synccell       1020   1020   4595  RISE       1
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_1  statusicell3   6566   7586   4595  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock               statusicell3        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:nrqSync:genblk1[5]:INST\/out
Path End       : \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_5
Capture Clock  : \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock
Path slack     : 5497p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12181

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6685
-------------------------------------   ---- 
End-of-path arrival time (ps)           6685
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:nrqSync:genblk1[5]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\USB:nrqSync:genblk1[5]:INST\/out                 synccell       1020   1020   5497  RISE       1
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_5  statusicell3   5665   6685   5497  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock               statusicell3        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:nrqSync:genblk1[4]:INST\/out
Path End       : \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_4
Capture Clock  : \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock
Path slack     : 5521p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12181

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6660
-------------------------------------   ---- 
End-of-path arrival time (ps)           6660
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:nrqSync:genblk1[4]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\USB:nrqSync:genblk1[4]:INST\/out                 synccell       1020   1020   5521  RISE       1
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_4  statusicell3   5640   6660   5521  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock               statusicell3        0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_986/main_0
Capture Clock  : Net_986/clock_0
Path slack     : 5621p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#55 vs. ADC_SAR_Seq_1_IntClock:R#2)   12681
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    9171

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell125        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell125   1250   1250   5621  RISE       1
Net_986/main_0                              macrocell124   2300   3550   5621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_986/clock_0                                            macrocell124        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 5621p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (CyBUS_CLK:R#55 vs. ADC_SAR_Seq_1_IntClock:R#2)   12681
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    9171

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell125        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell125   1250   1250   5621  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/main_0     macrocell126   2300   3550   5621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/clock_0                   macrocell126        0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 5634p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9171

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell125        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell125   1250   1250   5634  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell125   2288   3538   5634  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell125        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:Sync:genblk1[0]:INST\/out
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 5818p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9171

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3354
-------------------------------------   ---- 
End-of-path arrival time (ps)           3354
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:Sync:genblk1[0]:INST\/clock                  synccell            0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\ADC_SAR_Seq_1:Sync:genblk1[0]:INST\/out         synccell       1020   1020   5818  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell125   2334   3354   5818  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:bus_clk_nrq_reg\/clock_0            macrocell125        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/interrupt
Path End       : \USB:EP8_DMA_Done_SR:sts_intr:sts_reg\/status_0
Capture Clock  : \USB:EP8_DMA_Done_SR:sts_intr:sts_reg\/clock
Path slack     : 6708p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12181

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5473
-------------------------------------   ---- 
End-of-path arrival time (ps)           5473
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock               statusicell3        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/interrupt  statusicell3   2550   2550   6708  RISE       1
\USB:EP8_DMA_Done_SR:sts_intr:sts_reg\/status_0    statusicell4   2923   5473   6708  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:EP8_DMA_Done_SR:sts_intr:sts_reg\/clock                statusicell4        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:nrqSync:genblk1[3]:INST\/out
Path End       : \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_3
Capture Clock  : \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock
Path slack     : 8237p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12181

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:nrqSync:genblk1[3]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\USB:nrqSync:genblk1[3]:INST\/out                 synccell       1020   1020   8237  RISE       1
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_3  statusicell3   2924   3944   8237  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock               statusicell3        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:nrqSync:genblk1[2]:INST\/out
Path End       : \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_2
Capture Clock  : \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock
Path slack     : 8257p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12181

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3925
-------------------------------------   ---- 
End-of-path arrival time (ps)           3925
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:nrqSync:genblk1[2]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\USB:nrqSync:genblk1[2]:INST\/out                 synccell       1020   1020   8257  RISE       1
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_2  statusicell3   2905   3925   8257  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock               statusicell3        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:nrqSync:genblk1[0]:INST\/out
Path End       : \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_0
Capture Clock  : \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock
Path slack     : 8257p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12181

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:nrqSync:genblk1[0]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\USB:nrqSync:genblk1[0]:INST\/out                 synccell       1020   1020   8257  RISE       1
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_0  statusicell3   2904   3924   8257  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock               statusicell3        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:nrqSync:genblk1[6]:INST\/out
Path End       : \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_6
Capture Clock  : \USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock
Path slack     : 8262p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12181

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3919
-------------------------------------   ---- 
End-of-path arrival time (ps)           3919
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:nrqSync:genblk1[6]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\USB:nrqSync:genblk1[6]:INST\/out                 synccell       1020   1020   8262  RISE       1
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/status_6  statusicell3   2899   3919   8262  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:EP17_DMA_Done_SR:sts_intr:sts_reg\/clock               statusicell3        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \USB:nrqSync:genblk1[7]:INST\/out
Path End       : \USB:EP8_DMA_Done_SR:sts_intr:sts_reg\/status_1
Capture Clock  : \USB:EP8_DMA_Done_SR:sts_intr:sts_reg\/clock
Path slack     : 8299p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12681
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12181

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:nrqSync:genblk1[7]:INST\/clock                         synccell            0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\USB:nrqSync:genblk1[7]:INST\/out                synccell       1020   1020   8299  RISE       1
\USB:EP8_DMA_Done_SR:sts_intr:sts_reg\/status_1  statusicell4   2862   3882   8299  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\USB:EP8_DMA_Done_SR:sts_intr:sts_reg\/clock                statusicell4        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_0
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 19889p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     31983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12094
-------------------------------------   ----- 
End-of-path arrival time (ps)           12094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb     datapathcell3   2290   2290  19889  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_0\/main_1      macrocell13     4134   6424  19889  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_0\/q           macrocell13     3350   9774  19889  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_0  datapathcell4   2320  12094  19889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_2
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 19893p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     31983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12091
-------------------------------------   ----- 
End-of-path arrival time (ps)           12091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb     datapathcell3   2290   2290  19889  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_2\/main_1      macrocell11     4134   6424  19893  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_2\/q           macrocell11     3350   9774  19893  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_2  datapathcell4   2317  12091  19893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_1
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 19897p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     31983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12087
-------------------------------------   ----- 
End-of-path arrival time (ps)           12087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb     datapathcell3   2290   2290  19889  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_1\/main_1      macrocell12     4134   6424  19897  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_1\/q           macrocell12     3350   9774  19897  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_1  datapathcell4   2313  12087  19897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_0
Capture Clock  : \CapSense:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 20724p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     31983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11260
-------------------------------------   ----- 
End-of-path arrival time (ps)           11260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb    datapathcell3   2290   2290  19889  RISE       1
\CapSense:MeasureCH0:cs_addr_win_0\/main_0     macrocell10     3294   5584  20724  RISE       1
\CapSense:MeasureCH0:cs_addr_win_0\/q          macrocell10     3350   8934  20724  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_0  datapathcell3   2326  11260  20724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_2
Capture Clock  : \CapSense:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 20729p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     31983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11254
-------------------------------------   ----- 
End-of-path arrival time (ps)           11254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb    datapathcell3   2290   2290  19889  RISE       1
\CapSense:MeasureCH0:cs_addr_win_2\/main_0     macrocell8      3294   5584  20729  RISE       1
\CapSense:MeasureCH0:cs_addr_win_2\/q          macrocell8      3350   8934  20729  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_2  datapathcell3   2320  11254  20729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_1
Capture Clock  : \CapSense:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 20733p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     31983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11250
-------------------------------------   ----- 
End-of-path arrival time (ps)           11250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb    datapathcell3   2290   2290  19889  RISE       1
\CapSense:MeasureCH0:cs_addr_win_1\/main_0     macrocell9      3294   5584  20733  RISE       1
\CapSense:MeasureCH0:cs_addr_win_1\/q          macrocell9      3350   8934  20733  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_1  datapathcell3   2316  11250  20733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:wndState_2\/q
Path End       : \CapSense:MeasureCH1:UDB:Window:u0\/cs_addr_2
Capture Clock  : \CapSense:MeasureCH1:UDB:Window:u0\/clock
Path slack     : 20919p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     31983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11065
-------------------------------------   ----- 
End-of-path arrival time (ps)           11065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_2\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:wndState_2\/q             macrocell31     1250   1250  20919  RISE       1
\CapSense:MeasureCH1:cs_addr_win_2\/main_2     macrocell2      4145   5395  20919  RISE       1
\CapSense:MeasureCH1:cs_addr_win_2\/q          macrocell2      3350   8745  20919  RISE       1
\CapSense:MeasureCH1:UDB:Window:u0\/cs_addr_2  datapathcell1   2320  11065  20919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:wndState_2\/q
Path End       : \CapSense:MeasureCH1:UDB:Window:u0\/cs_addr_0
Capture Clock  : \CapSense:MeasureCH1:UDB:Window:u0\/clock
Path slack     : 20929p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     31983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11054
-------------------------------------   ----- 
End-of-path arrival time (ps)           11054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_2\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:wndState_2\/q             macrocell31     1250   1250  20919  RISE       1
\CapSense:MeasureCH1:cs_addr_win_0\/main_2     macrocell4      4145   5395  20929  RISE       1
\CapSense:MeasureCH1:cs_addr_win_0\/q          macrocell4      3350   8745  20929  RISE       1
\CapSense:MeasureCH1:UDB:Window:u0\/cs_addr_0  datapathcell1   2309  11054  20929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH1:UDB:Counter:u0\/cs_addr_1
Capture Clock  : \CapSense:MeasureCH1:UDB:Counter:u0\/clock
Path slack     : 21002p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     31983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10982
-------------------------------------   ----- 
End-of-path arrival time (ps)           10982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:UDB:Window:u0\/z1_comb     datapathcell1   2220   2220  21002  RISE       1
\CapSense:MeasureCH1:cs_addr_cnt_1\/main_2      macrocell6      3091   5311  21002  RISE       1
\CapSense:MeasureCH1:cs_addr_cnt_1\/q           macrocell6      3350   8661  21002  RISE       1
\CapSense:MeasureCH1:UDB:Counter:u0\/cs_addr_1  datapathcell2   2320  10982  21002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:UDB:Counter:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH1:UDB:Counter:u0\/cs_addr_0
Capture Clock  : \CapSense:MeasureCH1:UDB:Counter:u0\/clock
Path slack     : 21009p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     31983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10974
-------------------------------------   ----- 
End-of-path arrival time (ps)           10974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:UDB:Window:u0\/z1_comb     datapathcell1   2220   2220  21002  RISE       1
\CapSense:MeasureCH1:cs_addr_cnt_0\/main_2      macrocell7      3091   5311  21009  RISE       1
\CapSense:MeasureCH1:cs_addr_cnt_0\/q           macrocell7      3350   8661  21009  RISE       1
\CapSense:MeasureCH1:UDB:Counter:u0\/cs_addr_0  datapathcell2   2313  10974  21009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:UDB:Counter:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH1:UDB:Counter:u0\/cs_addr_2
Capture Clock  : \CapSense:MeasureCH1:UDB:Counter:u0\/clock
Path slack     : 21013p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     31983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10970
-------------------------------------   ----- 
End-of-path arrival time (ps)           10970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:UDB:Window:u0\/z1_comb     datapathcell1   2220   2220  21002  RISE       1
\CapSense:MeasureCH1:cs_addr_cnt_2\/main_2      macrocell5      3091   5311  21013  RISE       1
\CapSense:MeasureCH1:cs_addr_cnt_2\/q           macrocell5      3350   8661  21013  RISE       1
\CapSense:MeasureCH1:UDB:Counter:u0\/cs_addr_2  datapathcell2   2309  10970  21013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:UDB:Counter:u0\/clock                 datapathcell2       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH1:UDB:Window:u0\/cs_addr_1
Capture Clock  : \CapSense:MeasureCH1:UDB:Window:u0\/clock
Path slack     : 21014p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     31983

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10969
-------------------------------------   ----- 
End-of-path arrival time (ps)           10969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:UDB:Window:u0\/z1_comb    datapathcell1   2220   2220  21002  RISE       1
\CapSense:MeasureCH1:cs_addr_win_1\/main_1     macrocell3      3091   5311  21014  RISE       1
\CapSense:MeasureCH1:cs_addr_win_1\/q          macrocell3      3350   8661  21014  RISE       1
\CapSense:MeasureCH1:UDB:Window:u0\/cs_addr_1  datapathcell1   2308  10969  21014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:UDB:PrescalerDp:u0\/cs_addr_0
Capture Clock  : \CapSense:ClockGen:UDB:PrescalerDp:u0\/clock
Path slack     : 24091p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     31983

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7893
-------------------------------------   ---- 
End-of-path arrival time (ps)           7893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell43         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q                 macrocell43     1250   1250  24091  RISE       1
\CapSense:ClockGen:UDB:PrescalerDp:u0\/cs_addr_0  datapathcell5   6643   7893  24091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:UDB:PrescalerDp:u0\/clock               datapathcell5       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:ClockGen:inter_reset\/main_3
Capture Clock  : \CapSense:ClockGen:inter_reset\/clock_0
Path slack     : 25289p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9245
-------------------------------------   ---- 
End-of-path arrival time (ps)           9245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell41         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q          macrocell41   1250   1250  25289  RISE       1
\CapSense:ClockGen:inter_reset\/main_3  macrocell43   7995   9245  25289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:UDB:PrescalerDp:u0\/ce1_comb
Path End       : \CapSense:PreChargeClk\/main_0
Capture Clock  : \CapSense:PreChargeClk\/clock_0
Path slack     : 25868p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8665
-------------------------------------   ---- 
End-of-path arrival time (ps)           8665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:UDB:PrescalerDp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:UDB:PrescalerDp:u0\/ce1_comb  datapathcell5   2430   2430  25868  RISE       1
\CapSense:PreChargeClk\/main_0                   macrocell39     6235   8665  25868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:PreChargeClk\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:Net_1603\/main_8
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 25873p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8661
-------------------------------------   ---- 
End-of-path arrival time (ps)           8661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q  macrocell41   1250   1250  25289  RISE       1
\CapSense:Net_1603\/main_8      macrocell34   7411   8661  25873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell34         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_6
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 25873p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8661
-------------------------------------   ---- 
End-of-path arrival time (ps)           8661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell41         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q           macrocell41   1250   1250  25289  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_6  macrocell37   7411   8661  25873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:ClockGen:cstate_2\/main_4
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 26760p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7774
-------------------------------------   ---- 
End-of-path arrival time (ps)           7774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell41         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q       macrocell41   1250   1250  25289  RISE       1
\CapSense:ClockGen:cstate_2\/main_4  macrocell41   6524   7774  26760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell41         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:mrst\/main_3
Capture Clock  : \CapSense:mrst\/clock_0
Path slack     : 26760p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7774
-------------------------------------   ---- 
End-of-path arrival time (ps)           7774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q  macrocell41   1250   1250  25289  RISE       1
\CapSense:mrst\/main_3          macrocell42   6524   7774  26760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell42         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:ScanSpeed\/tc
Path End       : \CapSense:MeasureCH0:wndState_2\/main_0
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 26844p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7690
-------------------------------------   ---- 
End-of-path arrival time (ps)           7690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:ScanSpeed\/tc         count7cell    2050   2050  26844  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_0  macrocell35   5640   7690  26844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:ScanSpeed\/tc
Path End       : \CapSense:MeasureCH0:wndState_1\/main_0
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 26844p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7690
-------------------------------------   ---- 
End-of-path arrival time (ps)           7690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:ScanSpeed\/tc         count7cell    2050   2050  26844  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_0  macrocell36   5640   7690  26844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:UDB:PrescalerDp:u0\/z0_comb
Path End       : \CapSense:ClockGen:UDB:PrescalerDp:u0\/cs_addr_1
Capture Clock  : \CapSense:ClockGen:UDB:PrescalerDp:u0\/clock
Path slack     : 27395p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     31983

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4588
-------------------------------------   ---- 
End-of-path arrival time (ps)           4588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:UDB:PrescalerDp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:UDB:PrescalerDp:u0\/z0_comb    datapathcell5   2290   2290  27395  RISE       1
\CapSense:ClockGen:UDB:PrescalerDp:u0\/cs_addr_1  datapathcell5   2298   4588  27395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:UDB:PrescalerDp:u0\/clock               datapathcell5       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:Net_1603\/main_1
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 27551p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6982
-------------------------------------   ---- 
End-of-path arrival time (ps)           6982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb  datapathcell3   2290   2290  19889  RISE       1
\CapSense:Net_1603\/main_1                   macrocell34     4692   6982  27551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell34         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:wndState_1\/main_2
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 27551p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6982
-------------------------------------   ---- 
End-of-path arrival time (ps)           6982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb  datapathcell3   2290   2290  19889  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_2      macrocell36     4692   6982  27551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:cstate_2\/main_3
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 27570p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6964
-------------------------------------   ---- 
End-of-path arrival time (ps)           6964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q    macrocell43   1250   1250  24091  RISE       1
\CapSense:ClockGen:cstate_2\/main_3  macrocell41   5714   6964  27570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell41         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:mrst\/main_2
Capture Clock  : \CapSense:mrst\/clock_0
Path slack     : 27570p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6964
-------------------------------------   ---- 
End-of-path arrival time (ps)           6964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell43         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q  macrocell43   1250   1250  24091  RISE       1
\CapSense:mrst\/main_2             macrocell42   5714   6964  27570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell42         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:ScanSpeed\/tc
Path End       : \CapSense:MeasureCH0:genblk1:SyncCMPR\/clk_en
Capture Clock  : \CapSense:MeasureCH0:genblk1:SyncCMPR\/clock
Path slack     : 28199p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35943

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7744
-------------------------------------   ---- 
End-of-path arrival time (ps)           7744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:ScanSpeed\/tc               count7cell    2050   2050  26844  RISE       1
\CapSense:MeasureCH0:genblk1:SyncCMPR\/clk_en  synccell      5694   7744  28199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:genblk1:SyncCMPR\/clock               synccell            0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:ClockGen:inter_reset\/main_0
Capture Clock  : \CapSense:ClockGen:inter_reset\/clock_0
Path slack     : 28465p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6068
-------------------------------------   ---- 
End-of-path arrival time (ps)           6068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                       macrocell42   1250   1250  28465  RISE       1
\CapSense:ClockGen:inter_reset\/main_0  macrocell43   4818   6068  28465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:Net_1603\/main_0
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 28476p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6058
-------------------------------------   ---- 
End-of-path arrival time (ps)           6058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell42         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q           macrocell42   1250   1250  28465  RISE       1
\CapSense:Net_1603\/main_0  macrocell34   4808   6058  28476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell34         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_1
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 28476p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6058
-------------------------------------   ---- 
End-of-path arrival time (ps)           6058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell42         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                        macrocell42   1250   1250  28465  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_1  macrocell35   4808   6058  28476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:MeasureCH0:wndState_1\/main_1
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 28476p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6058
-------------------------------------   ---- 
End-of-path arrival time (ps)           6058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell42         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                        macrocell42   1250   1250  28465  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_1  macrocell36   4808   6058  28476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_0
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 28476p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6058
-------------------------------------   ---- 
End-of-path arrival time (ps)           6058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell42         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                        macrocell42   1250   1250  28465  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_0  macrocell37   4808   6058  28476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:wndState_2\/q
Path End       : \CapSense:Net_372\/main_3
Capture Clock  : \CapSense:Net_372\/clock_0
Path slack     : 28579p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5955
-------------------------------------   ---- 
End-of-path arrival time (ps)           5955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_2\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:wndState_2\/q  macrocell31   1250   1250  20919  RISE       1
\CapSense:Net_372\/main_3           macrocell30   4705   5955  28579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_372\/clock_0                                 macrocell30         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:wndState_2\/q
Path End       : \CapSense:MeasureCH1:wndState_2\/main_2
Capture Clock  : \CapSense:MeasureCH1:wndState_2\/clock_0
Path slack     : 28579p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5955
-------------------------------------   ---- 
End-of-path arrival time (ps)           5955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_2\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:wndState_2\/q       macrocell31   1250   1250  20919  RISE       1
\CapSense:MeasureCH1:wndState_2\/main_2  macrocell31   4705   5955  28579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_2\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:wndState_2\/q
Path End       : \CapSense:MeasureCH1:wndState_1\/main_4
Capture Clock  : \CapSense:MeasureCH1:wndState_1\/clock_0
Path slack     : 28579p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5955
-------------------------------------   ---- 
End-of-path arrival time (ps)           5955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_2\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:wndState_2\/q       macrocell31   1250   1250  20919  RISE       1
\CapSense:MeasureCH1:wndState_1\/main_4  macrocell32   4705   5955  28579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_1\/clock_0                   macrocell32         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:wndState_2\/q
Path End       : \CapSense:MeasureCH1:wndState_0\/main_1
Capture Clock  : \CapSense:MeasureCH1:wndState_0\/clock_0
Path slack     : 28579p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5955
-------------------------------------   ---- 
End-of-path arrival time (ps)           5955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_2\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:wndState_2\/q       macrocell31   1250   1250  20919  RISE       1
\CapSense:MeasureCH1:wndState_0\/main_1  macrocell33   4705   5955  28579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_0\/clock_0                   macrocell33         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_0
Path End       : \CapSense:ClockGen:cstate_2\/main_2
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 28774p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5760
-------------------------------------   ---- 
End-of-path arrival time (ps)           5760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_0  controlcell1   1210   1210  28774  RISE       1
\CapSense:ClockGen:cstate_2\/main_2             macrocell41    4550   5760  28774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell41         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:ScanSpeed\/tc
Path End       : \CapSense:MeasureCH1:wndState_2\/main_0
Capture Clock  : \CapSense:MeasureCH1:wndState_2\/clock_0
Path slack     : 28797p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5737
-------------------------------------   ---- 
End-of-path arrival time (ps)           5737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:ScanSpeed\/tc         count7cell    2050   2050  26844  RISE       1
\CapSense:MeasureCH1:wndState_2\/main_0  macrocell31   3687   5737  28797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_2\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:ScanSpeed\/tc
Path End       : \CapSense:MeasureCH1:wndState_1\/main_0
Capture Clock  : \CapSense:MeasureCH1:wndState_1\/clock_0
Path slack     : 28797p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5737
-------------------------------------   ---- 
End-of-path arrival time (ps)           5737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:ScanSpeed\/tc         count7cell    2050   2050  26844  RISE       1
\CapSense:MeasureCH1:wndState_1\/main_0  macrocell32   3687   5737  28797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_1\/clock_0                   macrocell32         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_3
Path End       : \CapSense:Net_372\/main_7
Capture Clock  : \CapSense:Net_372\/clock_0
Path slack     : 28932p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5601
-------------------------------------   ---- 
End-of-path arrival time (ps)           5601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_3  controlcell1   1210   1210  28932  RISE       1
\CapSense:Net_372\/main_7                       macrocell30    4391   5601  28932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_372\/clock_0                                 macrocell30         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_3
Path End       : \CapSense:MeasureCH1:wndState_0\/main_5
Capture Clock  : \CapSense:MeasureCH1:wndState_0\/clock_0
Path slack     : 28932p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5601
-------------------------------------   ---- 
End-of-path arrival time (ps)           5601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_3  controlcell1   1210   1210  28932  RISE       1
\CapSense:MeasureCH1:wndState_0\/main_5         macrocell33    4391   5601  28932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_0\/clock_0                   macrocell33         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_1
Path End       : \CapSense:ClockGen:cstate_2\/main_1
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 28956p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_1  controlcell1   1210   1210  28956  RISE       1
\CapSense:ClockGen:cstate_2\/main_1             macrocell41    4368   5578  28956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell41         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_1
Path End       : \CapSense:mrst\/main_1
Capture Clock  : \CapSense:mrst\/clock_0
Path slack     : 28956p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_1  controlcell1   1210   1210  28956  RISE       1
\CapSense:mrst\/main_1                          macrocell42    4368   5578  28956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell42         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:UDB:Window:u0\/z0_comb
Path End       : \CapSense:Net_372\/main_0
Capture Clock  : \CapSense:Net_372\/clock_0
Path slack     : 29170p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:UDB:Window:u0\/z0_comb  datapathcell1   2290   2290  20942  RISE       1
\CapSense:Net_372\/main_0                    macrocell30     3073   5363  29170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_372\/clock_0                                 macrocell30         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH1:wndState_1\/main_1
Capture Clock  : \CapSense:MeasureCH1:wndState_1\/clock_0
Path slack     : 29170p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:UDB:Window:u0\/z0_comb  datapathcell1   2290   2290  20942  RISE       1
\CapSense:MeasureCH1:wndState_1\/main_1      macrocell32     3073   5363  29170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_1\/clock_0                   macrocell32         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:Net_1603\/main_2
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 29231p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5302
-------------------------------------   ---- 
End-of-path arrival time (ps)           5302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb  datapathcell3   2220   2220  20998  RISE       1
\CapSense:Net_1603\/main_2                   macrocell34     3082   5302  29231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell34         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH0:wndState_1\/main_3
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 29231p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5302
-------------------------------------   ---- 
End-of-path arrival time (ps)           5302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb  datapathcell3   2220   2220  20998  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_3      macrocell36     3082   5302  29231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:UDB:Window:u0\/z1_comb
Path End       : \CapSense:Net_372\/main_1
Capture Clock  : \CapSense:Net_372\/clock_0
Path slack     : 29235p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:UDB:Window:u0\/z1_comb  datapathcell1   2220   2220  21002  RISE       1
\CapSense:Net_372\/main_1                    macrocell30     3078   5298  29235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_372\/clock_0                                 macrocell30         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH1:wndState_1\/main_2
Capture Clock  : \CapSense:MeasureCH1:wndState_1\/clock_0
Path slack     : 29235p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:UDB:Window:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:UDB:Window:u0\/z1_comb  datapathcell1   2220   2220  21002  RISE       1
\CapSense:MeasureCH1:wndState_1\/main_2      macrocell32     3078   5298  29235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_1\/clock_0                   macrocell32         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:Net_372\/main_8
Capture Clock  : \CapSense:Net_372\/clock_0
Path slack     : 29375p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5159
-------------------------------------   ---- 
End-of-path arrival time (ps)           5159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q  macrocell41   1250   1250  25289  RISE       1
\CapSense:Net_372\/main_8       macrocell30   3909   5159  29375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_372\/clock_0                                 macrocell30         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:MeasureCH1:wndState_0\/main_6
Capture Clock  : \CapSense:MeasureCH1:wndState_0\/clock_0
Path slack     : 29375p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5159
-------------------------------------   ---- 
End-of-path arrival time (ps)           5159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell41         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q           macrocell41   1250   1250  25289  RISE       1
\CapSense:MeasureCH1:wndState_0\/main_6  macrocell33   3909   5159  29375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_0\/clock_0                   macrocell33         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:inter_reset\/main_2
Capture Clock  : \CapSense:ClockGen:inter_reset\/clock_0
Path slack     : 29456p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5078
-------------------------------------   ---- 
End-of-path arrival time (ps)           5078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q       macrocell43   1250   1250  24091  RISE       1
\CapSense:ClockGen:inter_reset\/main_2  macrocell43   3828   5078  29456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:ScanSpeed\/tc
Path End       : \CapSense:MeasureCH1:genblk1:SyncCMPR\/clk_en
Capture Clock  : \CapSense:MeasureCH1:genblk1:SyncCMPR\/clock
Path slack     : 29638p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35943

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6305
-------------------------------------   ---- 
End-of-path arrival time (ps)           6305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:ScanSpeed\/tc               count7cell    2050   2050  26844  RISE       1
\CapSense:MeasureCH1:genblk1:SyncCMPR\/clk_en  synccell      4255   6305  29638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:genblk1:SyncCMPR\/clock               synccell            0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:Net_372\/q
Path End       : \CapSense:Net_372\/main_6
Capture Clock  : \CapSense:Net_372\/clock_0
Path slack     : 29776p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_372\/clock_0                                 macrocell30         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:Net_372\/q       macrocell30   1250   1250  29776  RISE       1
\CapSense:Net_372\/main_6  macrocell30   3507   4757  29776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_372\/clock_0                                 macrocell30         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:Net_372\/q
Path End       : \CapSense:MeasureCH1:wndState_2\/main_5
Capture Clock  : \CapSense:MeasureCH1:wndState_2\/clock_0
Path slack     : 29776p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_372\/clock_0                                 macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:Net_372\/q                     macrocell30   1250   1250  29776  RISE       1
\CapSense:MeasureCH1:wndState_2\/main_5  macrocell31   3507   4757  29776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_2\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:Net_372\/q
Path End       : \CapSense:MeasureCH1:wndState_1\/main_7
Capture Clock  : \CapSense:MeasureCH1:wndState_1\/clock_0
Path slack     : 29776p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_372\/clock_0                                 macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:Net_372\/q                     macrocell30   1250   1250  29776  RISE       1
\CapSense:MeasureCH1:wndState_1\/main_7  macrocell32   3507   4757  29776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_1\/clock_0                   macrocell32         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:Net_372\/q
Path End       : \CapSense:MeasureCH1:wndState_0\/main_4
Capture Clock  : \CapSense:MeasureCH1:wndState_0\/clock_0
Path slack     : 29776p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_372\/clock_0                                 macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:Net_372\/q                     macrocell30   1250   1250  29776  RISE       1
\CapSense:MeasureCH1:wndState_0\/main_4  macrocell33   3507   4757  29776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_0\/clock_0                   macrocell33         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:wndState_0\/q
Path End       : \CapSense:Net_372\/main_5
Capture Clock  : \CapSense:Net_372\/clock_0
Path slack     : 29984p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4549
-------------------------------------   ---- 
End-of-path arrival time (ps)           4549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_0\/clock_0                   macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:wndState_0\/q  macrocell33   1250   1250  21771  RISE       1
\CapSense:Net_372\/main_5           macrocell30   3299   4549  29984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_372\/clock_0                                 macrocell30         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:wndState_0\/q
Path End       : \CapSense:MeasureCH1:wndState_2\/main_4
Capture Clock  : \CapSense:MeasureCH1:wndState_2\/clock_0
Path slack     : 29984p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4549
-------------------------------------   ---- 
End-of-path arrival time (ps)           4549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_0\/clock_0                   macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:wndState_0\/q       macrocell33   1250   1250  21771  RISE       1
\CapSense:MeasureCH1:wndState_2\/main_4  macrocell31   3299   4549  29984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_2\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:wndState_0\/q
Path End       : \CapSense:MeasureCH1:wndState_1\/main_6
Capture Clock  : \CapSense:MeasureCH1:wndState_1\/clock_0
Path slack     : 29984p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4549
-------------------------------------   ---- 
End-of-path arrival time (ps)           4549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_0\/clock_0                   macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:wndState_0\/q       macrocell33   1250   1250  21771  RISE       1
\CapSense:MeasureCH1:wndState_1\/main_6  macrocell32   3299   4549  29984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_1\/clock_0                   macrocell32         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:wndState_0\/q
Path End       : \CapSense:MeasureCH1:wndState_0\/main_3
Capture Clock  : \CapSense:MeasureCH1:wndState_0\/clock_0
Path slack     : 29984p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4549
-------------------------------------   ---- 
End-of-path arrival time (ps)           4549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_0\/clock_0                   macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:wndState_0\/q       macrocell33   1250   1250  21771  RISE       1
\CapSense:MeasureCH1:wndState_0\/main_3  macrocell33   3299   4549  29984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_0\/clock_0                   macrocell33         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_0\/q
Path End       : \CapSense:Net_1603\/main_5
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 30011p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell37         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_0\/q  macrocell37   1250   1250  21800  RISE       1
\CapSense:Net_1603\/main_5          macrocell34   3272   4522  30011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell34         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_0\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_4
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 30011p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell37         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_0\/q       macrocell37   1250   1250  21800  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_4  macrocell35   3272   4522  30011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_0\/q
Path End       : \CapSense:MeasureCH0:wndState_1\/main_6
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 30011p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell37         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_0\/q       macrocell37   1250   1250  21800  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_6  macrocell36   3272   4522  30011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_0\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_3
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 30011p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell37         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_0\/q       macrocell37   1250   1250  21800  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_3  macrocell37   3272   4522  30011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:Net_372\/main_2
Capture Clock  : \CapSense:Net_372\/clock_0
Path slack     : 30148p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell42         0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q          macrocell42   1250   1250  28465  RISE       1
\CapSense:Net_372\/main_2  macrocell30   3136   4386  30148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_372\/clock_0                                 macrocell30         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:MeasureCH1:wndState_2\/main_1
Capture Clock  : \CapSense:MeasureCH1:wndState_2\/clock_0
Path slack     : 30148p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell42         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                        macrocell42   1250   1250  28465  RISE       1
\CapSense:MeasureCH1:wndState_2\/main_1  macrocell31   3136   4386  30148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_2\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:MeasureCH1:wndState_1\/main_3
Capture Clock  : \CapSense:MeasureCH1:wndState_1\/clock_0
Path slack     : 30148p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell42         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                        macrocell42   1250   1250  28465  RISE       1
\CapSense:MeasureCH1:wndState_1\/main_3  macrocell32   3136   4386  30148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_1\/clock_0                   macrocell32         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:MeasureCH1:wndState_0\/main_0
Capture Clock  : \CapSense:MeasureCH1:wndState_0\/clock_0
Path slack     : 30148p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4386
-------------------------------------   ---- 
End-of-path arrival time (ps)           4386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell42         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                        macrocell42   1250   1250  28465  RISE       1
\CapSense:MeasureCH1:wndState_0\/main_0  macrocell33   3136   4386  30148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_0\/clock_0                   macrocell33         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:ClockGen:cstate_2\/main_0
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 30158p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4376
-------------------------------------   ---- 
End-of-path arrival time (ps)           4376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell42         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                    macrocell42   1250   1250  28465  RISE       1
\CapSense:ClockGen:cstate_2\/main_0  macrocell41   3126   4376  30158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell41         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:mrst\/main_0
Capture Clock  : \CapSense:mrst\/clock_0
Path slack     : 30158p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4376
-------------------------------------   ---- 
End-of-path arrival time (ps)           4376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell42         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q       macrocell42   1250   1250  28465  RISE       1
\CapSense:mrst\/main_0  macrocell42   3126   4376  30158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell42         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_2\/q
Path End       : \CapSense:Net_1603\/main_3
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 30333p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_2\/q  macrocell35   1250   1250  21956  RISE       1
\CapSense:Net_1603\/main_3          macrocell34   2951   4201  30333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell34         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_2\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_2
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 30333p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_2\/q       macrocell35   1250   1250  21956  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_2  macrocell35   2951   4201  30333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_2\/q
Path End       : \CapSense:MeasureCH0:wndState_1\/main_4
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 30333p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_2\/q       macrocell35   1250   1250  21956  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_4  macrocell36   2951   4201  30333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_2\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_1
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 30333p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_2\/q       macrocell35   1250   1250  21956  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_1  macrocell37   2951   4201  30333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_2
Path End       : \CapSense:Net_1603\/main_7
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 30426p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4107
-------------------------------------   ---- 
End-of-path arrival time (ps)           4107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_2  controlcell1   1210   1210  30426  RISE       1
\CapSense:Net_1603\/main_7                      macrocell34    2897   4107  30426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell34         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_2
Path End       : \CapSense:MeasureCH0:wndState_0\/main_5
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 30426p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4107
-------------------------------------   ---- 
End-of-path arrival time (ps)           4107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_2  controlcell1   1210   1210  30426  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_5         macrocell37    2897   4107  30426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_0
Path End       : \CapSense:ClockGen:inter_reset\/main_1
Capture Clock  : \CapSense:ClockGen:inter_reset\/clock_0
Path slack     : 30429p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4105
-------------------------------------   ---- 
End-of-path arrival time (ps)           4105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_0  controlcell1   1210   1210  28774  RISE       1
\CapSense:ClockGen:inter_reset\/main_1          macrocell43    2895   4105  30429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:Net_1603\/q
Path End       : \CapSense:Net_1603\/main_6
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 30973p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell34         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:Net_1603\/q       macrocell34   1250   1250  30973  RISE       1
\CapSense:Net_1603\/main_6  macrocell34   2311   3561  30973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell34         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:Net_1603\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_5
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 30973p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell34         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:Net_1603\/q                    macrocell34   1250   1250  30973  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_5  macrocell35   2311   3561  30973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:Net_1603\/q
Path End       : \CapSense:MeasureCH0:wndState_1\/main_7
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 30973p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell34         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:Net_1603\/q                    macrocell34   1250   1250  30973  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_7  macrocell36   2311   3561  30973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:Net_1603\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_4
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 30973p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell34         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:Net_1603\/q                    macrocell34   1250   1250  30973  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_4  macrocell37   2311   3561  30973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_1\/q
Path End       : \CapSense:Net_1603\/main_4
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 30980p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_1\/q  macrocell36   1250   1250  30980  RISE       1
\CapSense:Net_1603\/main_4          macrocell34   2303   3553  30980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell34         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_1\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_3
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 30980p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_1\/q       macrocell36   1250   1250  30980  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_3  macrocell35   2303   3553  30980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_1\/q
Path End       : \CapSense:MeasureCH0:wndState_1\/main_5
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 30980p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_1\/q       macrocell36   1250   1250  30980  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_5  macrocell36   2303   3553  30980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell36         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_1\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_2
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 30980p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_1\/q       macrocell36   1250   1250  30980  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_2  macrocell37   2303   3553  30980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:wndState_1\/q
Path End       : \CapSense:Net_372\/main_4
Capture Clock  : \CapSense:Net_372\/clock_0
Path slack     : 30987p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_1\/clock_0                   macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:wndState_1\/q  macrocell32   1250   1250  30987  RISE       1
\CapSense:Net_372\/main_4           macrocell30   2297   3547  30987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:Net_372\/clock_0                                 macrocell30         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:wndState_1\/q
Path End       : \CapSense:MeasureCH1:wndState_2\/main_3
Capture Clock  : \CapSense:MeasureCH1:wndState_2\/clock_0
Path slack     : 30987p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_1\/clock_0                   macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:wndState_1\/q       macrocell32   1250   1250  30987  RISE       1
\CapSense:MeasureCH1:wndState_2\/main_3  macrocell31   2297   3547  30987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_2\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:wndState_1\/q
Path End       : \CapSense:MeasureCH1:wndState_1\/main_5
Capture Clock  : \CapSense:MeasureCH1:wndState_1\/clock_0
Path slack     : 30987p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_1\/clock_0                   macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:wndState_1\/q       macrocell32   1250   1250  30987  RISE       1
\CapSense:MeasureCH1:wndState_1\/main_5  macrocell32   2297   3547  30987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_1\/clock_0                   macrocell32         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH1:wndState_1\/q
Path End       : \CapSense:MeasureCH1:wndState_0\/main_2
Capture Clock  : \CapSense:MeasureCH1:wndState_0\/clock_0
Path slack     : 30987p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_1\/clock_0                   macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH1:wndState_1\/q       macrocell32   1250   1250  30987  RISE       1
\CapSense:MeasureCH1:wndState_0\/main_2  macrocell33   2297   3547  30987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH1:wndState_0\/clock_0                   macrocell33         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:ScanSpeed\/reset
Capture Clock  : \CapSense:ClockGen:ScanSpeed\/clock
Path slack     : 31037p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   38043
- Recovery time                                                        0
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7007
-------------------------------------   ---- 
End-of-path arrival time (ps)           7007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q    macrocell43   1250   1250  24091  RISE       1
\CapSense:ClockGen:ScanSpeed\/reset  count7cell    5757   7007  31037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM_2:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \SPIM_2:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 42210p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17686
-------------------------------------   ----- 
End-of-path arrival time (ps)           17686
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell7       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:sR8:Dp:u0\/so_comb          datapathcell7   5360   5360  42210  RISE       1
\SPIM_2:BSPIM:mosi_pre_reg_split\/main_3  macrocell27     6685  12045  42210  RISE       1
\SPIM_2:BSPIM:mosi_pre_reg_split\/q       macrocell27     3350  15395  42210  RISE       1
\SPIM_2:BSPIM:mosi_pre_reg\/main_0        macrocell133    2291  17686  42210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:mosi_pre_reg\/clock_0                        macrocell133        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM_2:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SPIM_2:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 42221p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17675
-------------------------------------   ----- 
End-of-path arrival time (ps)           17675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:sR8:Dp:u0\/so_comb            datapathcell7   5360   5360  42210  RISE       1
\SPIM_2:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell26     6661  12021  42221  RISE       1
\SPIM_2:BSPIM:mosi_pre_reg_split_1\/q       macrocell26     3350  15371  42221  RISE       1
\SPIM_2:BSPIM:mosi_pre_reg\/main_1          macrocell133    2304  17675  42221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:mosi_pre_reg\/clock_0                        macrocell133        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_1:BSPIM:TxStsReg\/clock
Path slack     : 42245p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                    -500
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 62906

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20661
-------------------------------------   ----- 
End-of-path arrival time (ps)           20661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_0\/q           macrocell46    1250   1250  42245  RISE       1
\SPIM_1:BSPIM:tx_status_0\/main_2  macrocell16    9823  11073  42245  RISE       1
\SPIM_1:BSPIM:tx_status_0\/q       macrocell16    3350  14423  42245  RISE       1
\SPIM_1:BSPIM:TxStsReg\/status_0   statusicell1   6238  20661  42245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:TxStsReg\/clock                              statusicell1        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM_2:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_2:BSPIM:RxStsReg\/clock
Path slack     : 43382p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                    -500
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 62906

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19524
-------------------------------------   ----- 
End-of-path arrival time (ps)           19524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell7       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell7   3580   3580  43382  RISE       1
\SPIM_2:BSPIM:rx_status_6\/main_5          macrocell25     6416   9996  43382  RISE       1
\SPIM_2:BSPIM:rx_status_6\/q               macrocell25     3350  13346  43382  RISE       1
\SPIM_2:BSPIM:RxStsReg\/status_6           statusicell6    6177  19524  43382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:RxStsReg\/clock                              statusicell6        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM_1:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \SPIM_1:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 43654p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16242
-------------------------------------   ----- 
End-of-path arrival time (ps)           16242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell6       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:sR8:Dp:u0\/so_comb          datapathcell6   5360   5360  43654  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg_split\/main_3  macrocell40     5244  10604  43654  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg_split\/q       macrocell40     3350  13954  43654  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg\/main_0        macrocell49     2288  16242  43654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM_1:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SPIM_1:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 43933p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15963
-------------------------------------   ----- 
End-of-path arrival time (ps)           15963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell6       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:sR8:Dp:u0\/so_comb            datapathcell6   5360   5360  43654  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell38     4946  10306  43933  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg_split_1\/q       macrocell38     3350  13656  43933  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg\/main_1          macrocell49     2307  15963  43933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_pre_reg\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_0
Path End       : \SPIM_2:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_2:BSPIM:sR8:Dp:u0\/clock
Path slack     : 45490p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -2850
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 60556

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15065
-------------------------------------   ----- 
End-of-path arrival time (ps)           15065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_0   count7cell      1940   1940  45490  RISE       1
\SPIM_2:BSPIM:load_rx_data\/main_4  macrocell21     2732   4672  45490  RISE       1
\SPIM_2:BSPIM:load_rx_data\/q       macrocell21     3350   8022  45490  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/f1_load    datapathcell7   7043  15065  45490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell7       0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 45789p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -2850
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 60556

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14767
-------------------------------------   ----- 
End-of-path arrival time (ps)           14767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2   count7cell      1940   1940  45789  RISE       1
\SPIM_1:BSPIM:load_rx_data\/main_2  macrocell14     3845   5785  45789  RISE       1
\SPIM_1:BSPIM:load_rx_data\/q       macrocell14     3350   9135  45789  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/f1_load    datapathcell6   5632  14767  45789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell6       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_1:BSPIM:TxStsReg\/clock
Path slack     : 46668p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                    -500
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 62906

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16238
-------------------------------------   ----- 
End-of-path arrival time (ps)           16238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2   count7cell     1940   1940  45789  RISE       1
\SPIM_1:BSPIM:load_rx_data\/main_2  macrocell14    3845   5785  45789  RISE       1
\SPIM_1:BSPIM:load_rx_data\/q       macrocell14    3350   9135  45789  RISE       1
\SPIM_1:BSPIM:TxStsReg\/status_3    statusicell1   7103  16238  46668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:TxStsReg\/clock                              statusicell1        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM_2:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \SPIM_2:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 46958p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12938
-------------------------------------   ----- 
End-of-path arrival time (ps)           12938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell7       0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:sR8:Dp:u0\/so_comb   datapathcell7   5360   5360  42210  RISE       1
\SPIM_2:BSPIM:mosi_hs_reg\/main_3  macrocell132    7578  12938  46958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:mosi_hs_reg\/clock_0                         macrocell132        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM_2:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \SPIM_2:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 46958p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12938
-------------------------------------   ----- 
End-of-path arrival time (ps)           12938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell7       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:sR8:Dp:u0\/so_comb        datapathcell7   5360   5360  42210  RISE       1
\SPIM_2:BSPIM:mosi_from_dp_reg\/main_0  macrocell135    7578  12938  46958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:mosi_from_dp_reg\/clock_0                    macrocell135        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_2:BSPIM:sR8:Dp:u0\/clock
Path slack     : 47781p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -6010
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 57396

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9615
-------------------------------------   ---- 
End-of-path arrival time (ps)           9615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell128        0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_2\/q            macrocell128    1250   1250  47201  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell7   8365   9615  47781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell7       0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM_1:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \SPIM_1:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 47981p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11915
-------------------------------------   ----- 
End-of-path arrival time (ps)           11915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell6       0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:sR8:Dp:u0\/so_comb   datapathcell6   5360   5360  43654  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/main_3  macrocell48     6555  11915  47981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPIM_1:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \SPIM_1:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 47981p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11915
-------------------------------------   ----- 
End-of-path arrival time (ps)           11915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:sR8:Dp:u0\/so_comb        datapathcell6   5360   5360  43654  RISE       1
\SPIM_1:BSPIM:mosi_from_dp_reg\/main_0  macrocell51     6555  11915  47981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_from_dp_reg\/clock_0                    macrocell51         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 48409p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -6010
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 57396

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8987
-------------------------------------   ---- 
End-of-path arrival time (ps)           8987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_1\/q            macrocell45     1250   1250  42657  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell6   7737   8987  48409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell6       0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM_2:BSPIM:sR8:Dp:u0\/clock
Path slack     : 48497p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -6010
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 57396

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8899
-------------------------------------   ---- 
End-of-path arrival time (ps)           8899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell129        0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_1\/q            macrocell129    1250   1250  47982  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell7   7649   8899  48497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell7       0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_0
Path End       : \SPIM_2:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM_2:BSPIM:TxStsReg\/clock
Path slack     : 48668p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                    -500
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 62906

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14238
-------------------------------------   ----- 
End-of-path arrival time (ps)           14238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_0   count7cell     1940   1940  45490  RISE       1
\SPIM_2:BSPIM:load_rx_data\/main_4  macrocell21    2732   4672  45490  RISE       1
\SPIM_2:BSPIM:load_rx_data\/q       macrocell21    3350   8022  45490  RISE       1
\SPIM_2:BSPIM:TxStsReg\/status_3    statusicell5   6216  14238  48668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:TxStsReg\/clock                              statusicell5        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM_2:BSPIM:sR8:Dp:u0\/clock
Path slack     : 48719p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -6010
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 57396

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8677
-------------------------------------   ---- 
End-of-path arrival time (ps)           8677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell130        0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_0\/q            macrocell130    1250   1250  45884  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell7   7427   8677  48719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell7       0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM_1:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM_1:BSPIM:RxStsReg\/clock
Path slack     : 48724p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                    -500
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 62906

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14182
-------------------------------------   ----- 
End-of-path arrival time (ps)           14182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell6   3580   3580  48724  RISE       1
\SPIM_1:BSPIM:rx_status_6\/main_5          macrocell18     4308   7888  48724  RISE       1
\SPIM_1:BSPIM:rx_status_6\/q               macrocell18     3350  11238  48724  RISE       1
\SPIM_1:BSPIM:RxStsReg\/status_6           statusicell2    2943  14182  48724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:RxStsReg\/clock                              statusicell2        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_2:BSPIM:state_1\/main_8
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 48853p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11043
-------------------------------------   ----- 
End-of-path arrival time (ps)           11043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell7       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  48853  RISE       1
\SPIM_2:BSPIM:state_1\/main_8              macrocell129    7463  11043  48853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell129        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_2:BSPIM:state_0\/main_8
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 48853p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11043
-------------------------------------   ----- 
End-of-path arrival time (ps)           11043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell7       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  48853  RISE       1
\SPIM_2:BSPIM:state_0\/main_8              macrocell130    7463  11043  48853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell130        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_2:BSPIM:state_2\/main_8
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 49382p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10514
-------------------------------------   ----- 
End-of-path arrival time (ps)           10514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:sR8:Dp:u0\/clock                             datapathcell7       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  48853  RISE       1
\SPIM_2:BSPIM:state_2\/main_8              macrocell128    6934  10514  49382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell128        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : Net_1119/main_0
Capture Clock  : Net_1119/clock_0
Path slack     : 49400p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10496
-------------------------------------   ----- 
End-of-path arrival time (ps)           10496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell128        0      0  RISE       1

Data path
pin name                  model name    delay     AT  slack  edge  Fanout
------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_2\/q  macrocell128   1250   1250  47201  RISE       1
Net_1119/main_0           macrocell131   9246  10496  49400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1119/clock_0                                           macrocell131        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM_2:BSPIM:TxStsReg\/clock
Path slack     : 49414p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                    -500
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 62906

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13491
-------------------------------------   ----- 
End-of-path arrival time (ps)           13491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell130        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_0\/q           macrocell130   1250   1250  45884  RISE       1
\SPIM_2:BSPIM:tx_status_0\/main_2  macrocell23    6566   7816  49414  RISE       1
\SPIM_2:BSPIM:tx_status_0\/q       macrocell23    3350  11166  49414  RISE       1
\SPIM_2:BSPIM:TxStsReg\/status_0   statusicell5   2326  13491  49414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:TxStsReg\/clock                              statusicell5        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : Net_1114/main_1
Capture Clock  : Net_1114/clock_0
Path slack     : 49654p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10242
-------------------------------------   ----- 
End-of-path arrival time (ps)           10242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell128        0      0  RISE       1

Data path
pin name                  model name    delay     AT  slack  edge  Fanout
------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_2\/q  macrocell128   1250   1250  47201  RISE       1
Net_1114/main_1           macrocell127   8992  10242  49654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1114/clock_0                                           macrocell127        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 49654p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10242
-------------------------------------   ----- 
End-of-path arrival time (ps)           10242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell128        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_2\/q         macrocell128   1250   1250  47201  RISE       1
\SPIM_2:BSPIM:load_cond\/main_0  macrocell134   8992  10242  49654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell134        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : Net_1114/main_3
Capture Clock  : Net_1114/clock_0
Path slack     : 49856p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10040
-------------------------------------   ----- 
End-of-path arrival time (ps)           10040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell130        0      0  RISE       1

Data path
pin name                  model name    delay     AT  slack  edge  Fanout
------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_0\/q  macrocell130   1250   1250  45884  RISE       1
Net_1114/main_3           macrocell127   8790  10040  49856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1114/clock_0                                           macrocell127        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 49856p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10040
-------------------------------------   ----- 
End-of-path arrival time (ps)           10040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell130        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_0\/q         macrocell130   1250   1250  45884  RISE       1
\SPIM_2:BSPIM:load_cond\/main_2  macrocell134   8790  10040  49856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell134        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_1:BSPIM:state_2\/main_8
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 49871p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10025
-------------------------------------   ----- 
End-of-path arrival time (ps)           10025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  49871  RISE       1
\SPIM_1:BSPIM:state_2\/main_8              macrocell44     6445  10025  49871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell44         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_1:BSPIM:state_0\/main_8
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 49871p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10025
-------------------------------------   ----- 
End-of-path arrival time (ps)           10025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  49871  RISE       1
\SPIM_1:BSPIM:state_0\/main_8              macrocell46     6445  10025  49871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell46         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : Net_1119/main_1
Capture Clock  : Net_1119/clock_0
Path slack     : 50113p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9783
-------------------------------------   ---- 
End-of-path arrival time (ps)           9783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell129        0      0  RISE       1

Data path
pin name                  model name    delay     AT  slack  edge  Fanout
------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_1\/q  macrocell129   1250   1250  47982  RISE       1
Net_1119/main_1           macrocell131   8533   9783  50113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1119/clock_0                                           macrocell131        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \SPIM_1:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 50321p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9575
-------------------------------------   ---- 
End-of-path arrival time (ps)           9575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_0\/q           macrocell46   1250   1250  42245  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/main_2  macrocell48   8325   9575  50321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM_1:BSPIM:state_1\/main_8
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 50445p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9450
-------------------------------------   ---- 
End-of-path arrival time (ps)           9450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  49871  RISE       1
\SPIM_1:BSPIM:state_1\/main_8              macrocell45     5870   9450  50445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell45         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \SPIM_2:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 50564p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9332
-------------------------------------   ---- 
End-of-path arrival time (ps)           9332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell128        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_2\/q           macrocell128   1250   1250  47201  RISE       1
\SPIM_2:BSPIM:mosi_hs_reg\/main_0  macrocell132   8082   9332  50564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:mosi_hs_reg\/clock_0                         macrocell132        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM_2:BSPIM:cnt_enable\/clock_0
Path slack     : 50564p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9332
-------------------------------------   ---- 
End-of-path arrival time (ps)           9332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell128        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_2\/q          macrocell128   1250   1250  47201  RISE       1
\SPIM_2:BSPIM:cnt_enable\/main_0  macrocell137   8082   9332  50564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell137        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : Net_1119/main_2
Capture Clock  : Net_1119/clock_0
Path slack     : 50594p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9302
-------------------------------------   ---- 
End-of-path arrival time (ps)           9302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell130        0      0  RISE       1

Data path
pin name                  model name    delay     AT  slack  edge  Fanout
------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_0\/q  macrocell130   1250   1250  45884  RISE       1
Net_1119/main_2           macrocell131   8052   9302  50594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1119/clock_0                                           macrocell131        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 50597p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -6010
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 57396

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6799
-------------------------------------   ---- 
End-of-path arrival time (ps)           6799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_2\/q            macrocell44     1250   1250  42529  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell6   5549   6799  50597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell6       0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM_1:BSPIM:sR8:Dp:u0\/clock
Path slack     : 50726p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -6010
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 57396

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6670
-------------------------------------   ---- 
End-of-path arrival time (ps)           6670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_0\/q            macrocell46     1250   1250  42245  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell6   5420   6670  50726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:sR8:Dp:u0\/clock                             datapathcell6       0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \SPIM_2:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 50764p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9132
-------------------------------------   ---- 
End-of-path arrival time (ps)           9132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell130        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_0\/q           macrocell130   1250   1250  45884  RISE       1
\SPIM_2:BSPIM:mosi_hs_reg\/main_2  macrocell132   7882   9132  50764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:mosi_hs_reg\/clock_0                         macrocell132        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM_2:BSPIM:cnt_enable\/clock_0
Path slack     : 50764p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9132
-------------------------------------   ---- 
End-of-path arrival time (ps)           9132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell130        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_0\/q          macrocell130   1250   1250  45884  RISE       1
\SPIM_2:BSPIM:cnt_enable\/main_2  macrocell137   7882   9132  50764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell137        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \SPIM_1:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 51007p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8889
-------------------------------------   ---- 
End-of-path arrival time (ps)           8889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_1\/q           macrocell45   1250   1250  42657  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/main_1  macrocell48   7639   8889  51007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : Net_1114/main_2
Capture Clock  : Net_1114/clock_0
Path slack     : 51404p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8492
-------------------------------------   ---- 
End-of-path arrival time (ps)           8492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell129        0      0  RISE       1

Data path
pin name                  model name    delay     AT  slack  edge  Fanout
------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_1\/q  macrocell129   1250   1250  47982  RISE       1
Net_1114/main_2           macrocell127   7242   8492  51404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1114/clock_0                                           macrocell127        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 51404p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8492
-------------------------------------   ---- 
End-of-path arrival time (ps)           8492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell129        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_1\/q         macrocell129   1250   1250  47982  RISE       1
\SPIM_2:BSPIM:load_cond\/main_1  macrocell134   7242   8492  51404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell134        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:state_1\/main_5
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 51572p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8323
-------------------------------------   ---- 
End-of-path arrival time (ps)           8323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell    1940   1940  45789  RISE       1
\SPIM_1:BSPIM:state_1\/main_5      macrocell45   6383   8323  51572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell45         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \SPIM_1:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 51655p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8241
-------------------------------------   ---- 
End-of-path arrival time (ps)           8241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_2\/q           macrocell44   1250   1250  42529  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/main_0  macrocell48   6991   8241  51655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_2
Path End       : \SPIM_2:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 51696p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8200
-------------------------------------   ---- 
End-of-path arrival time (ps)           8200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_2  count7cell     1940   1940  45667  RISE       1
\SPIM_2:BSPIM:load_cond\/main_5    macrocell134   6260   8200  51696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell134        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : Net_415/main_3
Capture Clock  : Net_415/clock_0
Path slack     : 51833p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8063
-------------------------------------   ---- 
End-of-path arrival time (ps)           8063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_0\/q  macrocell46   1250   1250  42245  RISE       1
Net_415/main_3            macrocell29   6813   8063  51833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_415/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 51833p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8063
-------------------------------------   ---- 
End-of-path arrival time (ps)           8063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_0\/q         macrocell46   1250   1250  42245  RISE       1
\SPIM_1:BSPIM:load_cond\/main_2  macrocell50   6813   8063  51833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:state_2\/main_2
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 51840p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8056
-------------------------------------   ---- 
End-of-path arrival time (ps)           8056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_0\/q       macrocell46   1250   1250  42245  RISE       1
\SPIM_1:BSPIM:state_2\/main_2  macrocell44   6806   8056  51840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell44         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:state_0\/main_2
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 51840p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8056
-------------------------------------   ---- 
End-of-path arrival time (ps)           8056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_0\/q       macrocell46   1250   1250  42245  RISE       1
\SPIM_1:BSPIM:state_0\/main_2  macrocell46   6806   8056  51840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell46         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:ld_ident\/main_2
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 51840p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8056
-------------------------------------   ---- 
End-of-path arrival time (ps)           8056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_0\/q        macrocell46   1250   1250  42245  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_2  macrocell52   6806   8056  51840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : Net_437/main_2
Capture Clock  : Net_437/clock_0
Path slack     : 51883p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8013
-------------------------------------   ---- 
End-of-path arrival time (ps)           8013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_0\/q  macrocell46   1250   1250  42245  RISE       1
Net_437/main_2            macrocell47   6763   8013  51883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_437/clock_0                                            macrocell47         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:state_1\/main_7
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 51896p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7999
-------------------------------------   ---- 
End-of-path arrival time (ps)           7999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell    1940   1940  46067  RISE       1
\SPIM_1:BSPIM:state_1\/main_7      macrocell45   6059   7999  51896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell45         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : Net_437/main_1
Capture Clock  : Net_437/clock_0
Path slack     : 51897p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7999
-------------------------------------   ---- 
End-of-path arrival time (ps)           7999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_1\/q  macrocell45   1250   1250  42657  RISE       1
Net_437/main_1            macrocell47   6749   7999  51897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_437/clock_0                                            macrocell47         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 52141p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7755
-------------------------------------   ---- 
End-of-path arrival time (ps)           7755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell    1940   1940  45789  RISE       1
\SPIM_1:BSPIM:load_cond\/main_5    macrocell50   5815   7755  52141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:state_1\/main_0
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 52141p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7755
-------------------------------------   ---- 
End-of-path arrival time (ps)           7755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell128        0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_2\/q       macrocell128   1250   1250  47201  RISE       1
\SPIM_2:BSPIM:state_1\/main_0  macrocell129   6505   7755  52141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell129        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:state_0\/main_0
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 52141p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7755
-------------------------------------   ---- 
End-of-path arrival time (ps)           7755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell128        0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_2\/q       macrocell128   1250   1250  47201  RISE       1
\SPIM_2:BSPIM:state_0\/main_0  macrocell130   6505   7755  52141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell130        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:state_2\/main_0
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 52150p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7746
-------------------------------------   ---- 
End-of-path arrival time (ps)           7746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell128        0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_2\/q       macrocell128   1250   1250  47201  RISE       1
\SPIM_2:BSPIM:state_2\/main_0  macrocell128   6496   7746  52150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell128        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_2\/q
Path End       : \SPIM_2:BSPIM:ld_ident\/main_0
Capture Clock  : \SPIM_2:BSPIM:ld_ident\/clock_0
Path slack     : 52150p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7746
-------------------------------------   ---- 
End-of-path arrival time (ps)           7746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell128        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_2\/q        macrocell128   1250   1250  47201  RISE       1
\SPIM_2:BSPIM:ld_ident\/main_0  macrocell136   6496   7746  52150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell136        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:state_1\/main_0
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 52265p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7630
-------------------------------------   ---- 
End-of-path arrival time (ps)           7630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_2\/q       macrocell44   1250   1250  42529  RISE       1
\SPIM_1:BSPIM:state_1\/main_0  macrocell45   6380   7630  52265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell45         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 52265p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7630
-------------------------------------   ---- 
End-of-path arrival time (ps)           7630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_2\/q          macrocell44   1250   1250  42529  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_0  macrocell53   6380   7630  52265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \SPIM_2:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 52315p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7581
-------------------------------------   ---- 
End-of-path arrival time (ps)           7581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell129        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_1\/q           macrocell129   1250   1250  47982  RISE       1
\SPIM_2:BSPIM:mosi_hs_reg\/main_1  macrocell132   6331   7581  52315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:mosi_hs_reg\/clock_0                         macrocell132        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM_2:BSPIM:cnt_enable\/clock_0
Path slack     : 52315p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7581
-------------------------------------   ---- 
End-of-path arrival time (ps)           7581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell129        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_1\/q          macrocell129   1250   1250  47982  RISE       1
\SPIM_2:BSPIM:cnt_enable\/main_1  macrocell137   6331   7581  52315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell137        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 52459p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7437
-------------------------------------   ---- 
End-of-path arrival time (ps)           7437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell    1940   1940  46067  RISE       1
\SPIM_1:BSPIM:load_cond\/main_7    macrocell50   5497   7437  52459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_0
Path End       : \SPIM_2:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 52537p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7359
-------------------------------------   ---- 
End-of-path arrival time (ps)           7359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_0  count7cell     1940   1940  45490  RISE       1
\SPIM_2:BSPIM:load_cond\/main_7    macrocell134   5419   7359  52537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell134        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : Net_437/main_0
Capture Clock  : Net_437/clock_0
Path slack     : 52544p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7352
-------------------------------------   ---- 
End-of-path arrival time (ps)           7352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_2\/q  macrocell44   1250   1250  42529  RISE       1
Net_437/main_0            macrocell47   6102   7352  52544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_437/clock_0                                            macrocell47         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:state_2\/main_5
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 52561p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7335
-------------------------------------   ---- 
End-of-path arrival time (ps)           7335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell    1940   1940  45789  RISE       1
\SPIM_1:BSPIM:state_2\/main_5      macrocell44   5395   7335  52561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell44         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:state_0\/main_5
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 52561p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7335
-------------------------------------   ---- 
End-of-path arrival time (ps)           7335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell    1940   1940  45789  RISE       1
\SPIM_1:BSPIM:state_0\/main_5      macrocell46   5395   7335  52561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell46         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_2
Path End       : \SPIM_1:BSPIM:ld_ident\/main_5
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 52561p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7335
-------------------------------------   ---- 
End-of-path arrival time (ps)           7335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_2  count7cell    1940   1940  45789  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_5     macrocell52   5395   7335  52561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:state_1\/main_4
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 52634p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7262
-------------------------------------   ---- 
End-of-path arrival time (ps)           7262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell    1940   1940  46368  RISE       1
\SPIM_1:BSPIM:state_1\/main_4      macrocell45   5322   7262  52634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell45         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_3
Path End       : \SPIM_2:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 52714p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7182
-------------------------------------   ---- 
End-of-path arrival time (ps)           7182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_3  count7cell     1940   1940  45664  RISE       1
\SPIM_2:BSPIM:load_cond\/main_4    macrocell134   5242   7182  52714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell134        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_1
Path End       : \SPIM_2:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 52728p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7167
-------------------------------------   ---- 
End-of-path arrival time (ps)           7167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_1  count7cell     1940   1940  45526  RISE       1
\SPIM_2:BSPIM:load_cond\/main_6    macrocell134   5227   7167  52728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell134        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:state_2\/main_7
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 52866p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7029
-------------------------------------   ---- 
End-of-path arrival time (ps)           7029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell    1940   1940  46067  RISE       1
\SPIM_1:BSPIM:state_2\/main_7      macrocell44   5089   7029  52866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell44         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:state_0\/main_7
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 52866p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7029
-------------------------------------   ---- 
End-of-path arrival time (ps)           7029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell    1940   1940  46067  RISE       1
\SPIM_1:BSPIM:state_0\/main_7      macrocell46   5089   7029  52866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell46         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_0
Path End       : \SPIM_1:BSPIM:ld_ident\/main_7
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 52866p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7029
-------------------------------------   ---- 
End-of-path arrival time (ps)           7029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_0  count7cell    1940   1940  46067  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_7     macrocell52   5089   7029  52866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_4
Path End       : \SPIM_2:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 52885p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7011
-------------------------------------   ---- 
End-of-path arrival time (ps)           7011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_4  count7cell     1940   1940  45507  RISE       1
\SPIM_2:BSPIM:load_cond\/main_3    macrocell134   5071   7011  52885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell134        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 53180p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6716
-------------------------------------   ---- 
End-of-path arrival time (ps)           6716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell    1940   1940  46368  RISE       1
\SPIM_1:BSPIM:load_cond\/main_4    macrocell50   4776   6716  53180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:state_2\/main_4
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 53595p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6301
-------------------------------------   ---- 
End-of-path arrival time (ps)           6301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell    1940   1940  46368  RISE       1
\SPIM_1:BSPIM:state_2\/main_4      macrocell44   4361   6301  53595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell44         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:state_0\/main_4
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 53595p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6301
-------------------------------------   ---- 
End-of-path arrival time (ps)           6301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell    1940   1940  46368  RISE       1
\SPIM_1:BSPIM:state_0\/main_4      macrocell46   4361   6301  53595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell46         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_3
Path End       : \SPIM_1:BSPIM:ld_ident\/main_4
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 53595p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6301
-------------------------------------   ---- 
End-of-path arrival time (ps)           6301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_3  count7cell    1940   1940  46368  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_4     macrocell52   4361   6301  53595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:state_2\/main_3
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 53635p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6261
-------------------------------------   ---- 
End-of-path arrival time (ps)           6261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell    1940   1940  46644  RISE       1
\SPIM_1:BSPIM:state_2\/main_3      macrocell44   4321   6261  53635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell44         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:state_0\/main_3
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 53635p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6261
-------------------------------------   ---- 
End-of-path arrival time (ps)           6261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell    1940   1940  46644  RISE       1
\SPIM_1:BSPIM:state_0\/main_3      macrocell46   4321   6261  53635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell46         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:ld_ident\/main_3
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 53635p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6261
-------------------------------------   ---- 
End-of-path arrival time (ps)           6261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell    1940   1940  46644  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_3     macrocell52   4321   6261  53635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 53641p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6255
-------------------------------------   ---- 
End-of-path arrival time (ps)           6255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell    1940   1940  46644  RISE       1
\SPIM_1:BSPIM:load_cond\/main_3    macrocell50   4315   6255  53641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_4
Path End       : \SPIM_1:BSPIM:state_1\/main_3
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 53664p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6232
-------------------------------------   ---- 
End-of-path arrival time (ps)           6232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_4  count7cell    1940   1940  46644  RISE       1
\SPIM_1:BSPIM:state_1\/main_3      macrocell45   4292   6232  53664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell45         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:state_1\/main_2
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 53678p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6217
-------------------------------------   ---- 
End-of-path arrival time (ps)           6217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_0\/q       macrocell46   1250   1250  42245  RISE       1
\SPIM_1:BSPIM:state_1\/main_2  macrocell45   4967   6217  53678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell45         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_0\/q
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 53678p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6217
-------------------------------------   ---- 
End-of-path arrival time (ps)           6217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_0\/q          macrocell46   1250   1250  42245  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_2  macrocell53   4967   6217  53678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:state_2\/main_0
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 53803p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6092
-------------------------------------   ---- 
End-of-path arrival time (ps)           6092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_2\/q       macrocell44   1250   1250  42529  RISE       1
\SPIM_1:BSPIM:state_2\/main_0  macrocell44   4842   6092  53803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell44         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:state_0\/main_0
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 53803p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6092
-------------------------------------   ---- 
End-of-path arrival time (ps)           6092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_2\/q       macrocell44   1250   1250  42529  RISE       1
\SPIM_1:BSPIM:state_0\/main_0  macrocell46   4842   6092  53803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell46         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:ld_ident\/main_0
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 53803p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6092
-------------------------------------   ---- 
End-of-path arrival time (ps)           6092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_2\/q        macrocell44   1250   1250  42529  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_0  macrocell52   4842   6092  53803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:state_2\/main_6
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 53887p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6009
-------------------------------------   ---- 
End-of-path arrival time (ps)           6009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell    1940   1940  46497  RISE       1
\SPIM_1:BSPIM:state_2\/main_6      macrocell44   4069   6009  53887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell44         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:state_0\/main_6
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 53887p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6009
-------------------------------------   ---- 
End-of-path arrival time (ps)           6009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell    1940   1940  46497  RISE       1
\SPIM_1:BSPIM:state_0\/main_6      macrocell46   4069   6009  53887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell46         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:ld_ident\/main_6
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 53887p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6009
-------------------------------------   ---- 
End-of-path arrival time (ps)           6009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell    1940   1940  46497  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_6     macrocell52   4069   6009  53887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 53887p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6009
-------------------------------------   ---- 
End-of-path arrival time (ps)           6009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell    1940   1940  46497  RISE       1
\SPIM_1:BSPIM:load_cond\/main_6    macrocell50   4069   6009  53887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:BitCounter\/count_1
Path End       : \SPIM_1:BSPIM:state_1\/main_6
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 53935p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5960
-------------------------------------   ---- 
End-of-path arrival time (ps)           5960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:BitCounter\/count_1  count7cell    1940   1940  46497  RISE       1
\SPIM_1:BSPIM:state_1\/main_6      macrocell45   4020   5960  53935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell45         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:cnt_enable\/q
Path End       : \SPIM_2:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM_2:BSPIM:BitCounter\/clock
Path slack     : 53981p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -4060
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59346

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5365
-------------------------------------   ---- 
End-of-path arrival time (ps)           5365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell137        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:cnt_enable\/q       macrocell137   1250   1250  53981  RISE       1
\SPIM_2:BSPIM:BitCounter\/enable  count7cell     4115   5365  53981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:ld_ident\/q
Path End       : \SPIM_1:BSPIM:state_2\/main_9
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 54111p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5785
-------------------------------------   ---- 
End-of-path arrival time (ps)           5785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell52         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:ld_ident\/q      macrocell52   1250   1250  47615  RISE       1
\SPIM_1:BSPIM:state_2\/main_9  macrocell44   4535   5785  54111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell44         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:ld_ident\/q
Path End       : \SPIM_1:BSPIM:state_0\/main_9
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 54111p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5785
-------------------------------------   ---- 
End-of-path arrival time (ps)           5785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell52         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:ld_ident\/q      macrocell52   1250   1250  47615  RISE       1
\SPIM_1:BSPIM:state_0\/main_9  macrocell46   4535   5785  54111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell46         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:ld_ident\/q
Path End       : \SPIM_1:BSPIM:ld_ident\/main_8
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 54111p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5785
-------------------------------------   ---- 
End-of-path arrival time (ps)           5785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:ld_ident\/q       macrocell52   1250   1250  47615  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_8  macrocell52   4535   5785  54111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:state_2\/main_1
Capture Clock  : \SPIM_1:BSPIM:state_2\/clock_0
Path slack     : 54265p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5631
-------------------------------------   ---- 
End-of-path arrival time (ps)           5631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_1\/q       macrocell45   1250   1250  42657  RISE       1
\SPIM_1:BSPIM:state_2\/main_1  macrocell44   4381   5631  54265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell44         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:state_0\/main_1
Capture Clock  : \SPIM_1:BSPIM:state_0\/clock_0
Path slack     : 54265p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5631
-------------------------------------   ---- 
End-of-path arrival time (ps)           5631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_1\/q       macrocell45   1250   1250  42657  RISE       1
\SPIM_1:BSPIM:state_0\/main_1  macrocell46   4381   5631  54265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_0\/clock_0                             macrocell46         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:ld_ident\/main_1
Capture Clock  : \SPIM_1:BSPIM:ld_ident\/clock_0
Path slack     : 54265p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5631
-------------------------------------   ---- 
End-of-path arrival time (ps)           5631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_1\/q        macrocell45   1250   1250  42657  RISE       1
\SPIM_1:BSPIM:ld_ident\/main_1  macrocell52   4381   5631  54265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:state_1\/main_1
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 54273p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5623
-------------------------------------   ---- 
End-of-path arrival time (ps)           5623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_1\/q       macrocell45   1250   1250  42657  RISE       1
\SPIM_1:BSPIM:state_1\/main_1  macrocell45   4373   5623  54273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell45         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 54273p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5623
-------------------------------------   ---- 
End-of-path arrival time (ps)           5623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_1\/q          macrocell45   1250   1250  42657  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_1  macrocell53   4373   5623  54273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:state_1\/main_1
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 54429p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5467
-------------------------------------   ---- 
End-of-path arrival time (ps)           5467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell129        0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_1\/q       macrocell129   1250   1250  47982  RISE       1
\SPIM_2:BSPIM:state_1\/main_1  macrocell129   4217   5467  54429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell129        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:state_0\/main_1
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 54429p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5467
-------------------------------------   ---- 
End-of-path arrival time (ps)           5467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell129        0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_1\/q       macrocell129   1250   1250  47982  RISE       1
\SPIM_2:BSPIM:state_0\/main_1  macrocell130   4217   5467  54429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell130        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : Net_415/main_2
Capture Clock  : Net_415/clock_0
Path slack     : 54445p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5451
-------------------------------------   ---- 
End-of-path arrival time (ps)           5451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_1\/q  macrocell45   1250   1250  42657  RISE       1
Net_415/main_2            macrocell29   4201   5451  54445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_415/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_1\/q
Path End       : \SPIM_1:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 54445p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5451
-------------------------------------   ---- 
End-of-path arrival time (ps)           5451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_1\/q         macrocell45   1250   1250  42657  RISE       1
\SPIM_1:BSPIM:load_cond\/main_1  macrocell50   4201   5451  54445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:state_2\/main_2
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 54564p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5332
-------------------------------------   ---- 
End-of-path arrival time (ps)           5332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell130        0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_0\/q       macrocell130   1250   1250  45884  RISE       1
\SPIM_2:BSPIM:state_2\/main_2  macrocell128   4082   5332  54564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell128        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:ld_ident\/main_2
Capture Clock  : \SPIM_2:BSPIM:ld_ident\/clock_0
Path slack     : 54564p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5332
-------------------------------------   ---- 
End-of-path arrival time (ps)           5332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell130        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_0\/q        macrocell130   1250   1250  45884  RISE       1
\SPIM_2:BSPIM:ld_ident\/main_2  macrocell136   4082   5332  54564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell136        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:state_1\/main_2
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 54598p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell130        0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_0\/q       macrocell130   1250   1250  45884  RISE       1
\SPIM_2:BSPIM:state_1\/main_2  macrocell129   4048   5298  54598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell129        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_0\/q
Path End       : \SPIM_2:BSPIM:state_0\/main_2
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 54598p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell130        0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_0\/q       macrocell130   1250   1250  45884  RISE       1
\SPIM_2:BSPIM:state_0\/main_2  macrocell130   4048   5298  54598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell130        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:ld_ident\/q
Path End       : \SPIM_1:BSPIM:state_1\/main_9
Capture Clock  : \SPIM_1:BSPIM:state_1\/clock_0
Path slack     : 54668p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5227
-------------------------------------   ---- 
End-of-path arrival time (ps)           5227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:ld_ident\/clock_0                            macrocell52         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:ld_ident\/q      macrocell52   1250   1250  47615  RISE       1
\SPIM_1:BSPIM:state_1\/main_9  macrocell45   3977   5227  54668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_1\/clock_0                             macrocell45         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:cnt_enable\/q
Path End       : \SPIM_1:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM_1:BSPIM:BitCounter\/clock
Path slack     : 54726p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -4060
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59346

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4620
-------------------------------------   ---- 
End-of-path arrival time (ps)           4620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:cnt_enable\/q       macrocell53   1250   1250  54726  RISE       1
\SPIM_1:BSPIM:BitCounter\/enable  count7cell    3370   4620  54726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : Net_415/main_1
Capture Clock  : Net_415/clock_0
Path slack     : 54764p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_2\/q  macrocell44   1250   1250  42529  RISE       1
Net_415/main_1            macrocell29   3881   5131  54764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_415/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:state_2\/q
Path End       : \SPIM_1:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 54764p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:state_2\/clock_0                             macrocell44         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:state_2\/q         macrocell44   1250   1250  42529  RISE       1
\SPIM_1:BSPIM:load_cond\/main_0  macrocell50   3881   5131  54764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1114/q
Path End       : Net_1114/main_0
Capture Clock  : Net_1114/clock_0
Path slack     : 54856p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1114/clock_0                                           macrocell127        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
Net_1114/q       macrocell127   1250   1250  54856  RISE       1
Net_1114/main_0  macrocell127   3790   5040  54856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1114/clock_0                                           macrocell127        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_415/q
Path End       : Net_415/main_0
Capture Clock  : Net_415/clock_0
Path slack     : 54863p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5032
-------------------------------------   ---- 
End-of-path arrival time (ps)           5032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_415/clock_0                                            macrocell29         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_415/q       macrocell29   1250   1250  54863  RISE       1
Net_415/main_0  macrocell29   3782   5032  54863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_415/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:state_2\/main_1
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 55007p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4888
-------------------------------------   ---- 
End-of-path arrival time (ps)           4888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell129        0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_1\/q       macrocell129   1250   1250  47982  RISE       1
\SPIM_2:BSPIM:state_2\/main_1  macrocell128   3638   4888  55007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell128        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:state_1\/q
Path End       : \SPIM_2:BSPIM:ld_ident\/main_1
Capture Clock  : \SPIM_2:BSPIM:ld_ident\/clock_0
Path slack     : 55007p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4888
-------------------------------------   ---- 
End-of-path arrival time (ps)           4888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell129        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:state_1\/q        macrocell129   1250   1250  47982  RISE       1
\SPIM_2:BSPIM:ld_ident\/main_1  macrocell136   3638   4888  55007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell136        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1119/q
Path End       : Net_1119/main_3
Capture Clock  : Net_1119/clock_0
Path slack     : 55166p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1119/clock_0                                           macrocell131        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
Net_1119/q       macrocell131   1250   1250  55166  RISE       1
Net_1119/main_3  macrocell131   3480   4730  55166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1119/clock_0                                           macrocell131        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_437/q
Path End       : Net_437/main_3
Capture Clock  : Net_437/clock_0
Path slack     : 55184p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_437/clock_0                                            macrocell47         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_437/q       macrocell47   1250   1250  55184  RISE       1
Net_437/main_3  macrocell47   3462   4712  55184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_437/clock_0                                            macrocell47         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_0
Path End       : \SPIM_2:BSPIM:state_1\/main_7
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 55224p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_0  count7cell     1940   1940  45490  RISE       1
\SPIM_2:BSPIM:state_1\/main_7      macrocell129   2732   4672  55224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell129        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_0
Path End       : \SPIM_2:BSPIM:state_0\/main_7
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 55224p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4672
-------------------------------------   ---- 
End-of-path arrival time (ps)           4672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_0  count7cell     1940   1940  45490  RISE       1
\SPIM_2:BSPIM:state_0\/main_7      macrocell130   2732   4672  55224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell130        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_0
Path End       : \SPIM_2:BSPIM:state_2\/main_7
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 55232p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_0  count7cell     1940   1940  45490  RISE       1
\SPIM_2:BSPIM:state_2\/main_7      macrocell128   2724   4664  55232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell128        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_0
Path End       : \SPIM_2:BSPIM:ld_ident\/main_7
Capture Clock  : \SPIM_2:BSPIM:ld_ident\/clock_0
Path slack     : 55232p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_0  count7cell     1940   1940  45490  RISE       1
\SPIM_2:BSPIM:ld_ident\/main_7     macrocell136   2724   4664  55232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell136        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_4
Path End       : \SPIM_2:BSPIM:state_1\/main_3
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 55240p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_4  count7cell     1940   1940  45507  RISE       1
\SPIM_2:BSPIM:state_1\/main_3      macrocell129   2715   4655  55240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell129        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_4
Path End       : \SPIM_2:BSPIM:state_0\/main_3
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 55240p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4655
-------------------------------------   ---- 
End-of-path arrival time (ps)           4655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_4  count7cell     1940   1940  45507  RISE       1
\SPIM_2:BSPIM:state_0\/main_3      macrocell130   2715   4655  55240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell130        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_1
Path End       : \SPIM_2:BSPIM:state_1\/main_6
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 55260p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_1  count7cell     1940   1940  45526  RISE       1
\SPIM_2:BSPIM:state_1\/main_6      macrocell129   2696   4636  55260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell129        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_1
Path End       : \SPIM_2:BSPIM:state_0\/main_6
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 55260p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_1  count7cell     1940   1940  45526  RISE       1
\SPIM_2:BSPIM:state_0\/main_6      macrocell130   2696   4636  55260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell130        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_4
Path End       : \SPIM_2:BSPIM:state_2\/main_3
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 55260p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_4  count7cell     1940   1940  45507  RISE       1
\SPIM_2:BSPIM:state_2\/main_3      macrocell128   2696   4636  55260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell128        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_4
Path End       : \SPIM_2:BSPIM:ld_ident\/main_3
Capture Clock  : \SPIM_2:BSPIM:ld_ident\/clock_0
Path slack     : 55260p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_4  count7cell     1940   1940  45507  RISE       1
\SPIM_2:BSPIM:ld_ident\/main_3     macrocell136   2696   4636  55260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell136        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_1
Path End       : \SPIM_2:BSPIM:state_2\/main_6
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 55260p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_1  count7cell     1940   1940  45526  RISE       1
\SPIM_2:BSPIM:state_2\/main_6      macrocell128   2696   4636  55260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell128        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_1
Path End       : \SPIM_2:BSPIM:ld_ident\/main_6
Capture Clock  : \SPIM_2:BSPIM:ld_ident\/clock_0
Path slack     : 55260p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_1  count7cell     1940   1940  45526  RISE       1
\SPIM_2:BSPIM:ld_ident\/main_6     macrocell136   2696   4636  55260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell136        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_3
Path End       : \SPIM_2:BSPIM:state_1\/main_4
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 55397p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4498
-------------------------------------   ---- 
End-of-path arrival time (ps)           4498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_3  count7cell     1940   1940  45664  RISE       1
\SPIM_2:BSPIM:state_1\/main_4      macrocell129   2558   4498  55397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell129        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_3
Path End       : \SPIM_2:BSPIM:state_0\/main_4
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 55397p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4498
-------------------------------------   ---- 
End-of-path arrival time (ps)           4498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_3  count7cell     1940   1940  45664  RISE       1
\SPIM_2:BSPIM:state_0\/main_4      macrocell130   2558   4498  55397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell130        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_2
Path End       : \SPIM_2:BSPIM:state_1\/main_5
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 55400p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_2  count7cell     1940   1940  45667  RISE       1
\SPIM_2:BSPIM:state_1\/main_5      macrocell129   2556   4496  55400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell129        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_2
Path End       : \SPIM_2:BSPIM:state_0\/main_5
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 55400p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_2  count7cell     1940   1940  45667  RISE       1
\SPIM_2:BSPIM:state_0\/main_5      macrocell130   2556   4496  55400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell130        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_2
Path End       : \SPIM_2:BSPIM:state_2\/main_5
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 55408p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4488
-------------------------------------   ---- 
End-of-path arrival time (ps)           4488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_2  count7cell     1940   1940  45667  RISE       1
\SPIM_2:BSPIM:state_2\/main_5      macrocell128   2548   4488  55408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell128        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_2
Path End       : \SPIM_2:BSPIM:ld_ident\/main_5
Capture Clock  : \SPIM_2:BSPIM:ld_ident\/clock_0
Path slack     : 55408p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4488
-------------------------------------   ---- 
End-of-path arrival time (ps)           4488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_2  count7cell     1940   1940  45667  RISE       1
\SPIM_2:BSPIM:ld_ident\/main_5     macrocell136   2548   4488  55408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell136        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_3
Path End       : \SPIM_2:BSPIM:state_2\/main_4
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 55409p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_3  count7cell     1940   1940  45664  RISE       1
\SPIM_2:BSPIM:state_2\/main_4      macrocell128   2547   4487  55409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell128        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:BitCounter\/count_3
Path End       : \SPIM_2:BSPIM:ld_ident\/main_4
Capture Clock  : \SPIM_2:BSPIM:ld_ident\/clock_0
Path slack     : 55409p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:BitCounter\/count_3  count7cell     1940   1940  45664  RISE       1
\SPIM_2:BSPIM:ld_ident\/main_4     macrocell136   2547   4487  55409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell136        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:ld_ident\/q
Path End       : \SPIM_2:BSPIM:state_2\/main_9
Capture Clock  : \SPIM_2:BSPIM:state_2\/clock_0
Path slack     : 55634p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell136        0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:ld_ident\/q      macrocell136   1250   1250  47745  RISE       1
\SPIM_2:BSPIM:state_2\/main_9  macrocell128   3012   4262  55634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_2\/clock_0                             macrocell128        0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:ld_ident\/q
Path End       : \SPIM_2:BSPIM:ld_ident\/main_8
Capture Clock  : \SPIM_2:BSPIM:ld_ident\/clock_0
Path slack     : 55634p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell136        0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:ld_ident\/q       macrocell136   1250   1250  47745  RISE       1
\SPIM_2:BSPIM:ld_ident\/main_8  macrocell136   3012   4262  55634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell136        0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:ld_ident\/q
Path End       : \SPIM_2:BSPIM:state_1\/main_9
Capture Clock  : \SPIM_2:BSPIM:state_1\/clock_0
Path slack     : 55644p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell136        0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:ld_ident\/q      macrocell136   1250   1250  47745  RISE       1
\SPIM_2:BSPIM:state_1\/main_9  macrocell129   3002   4252  55644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_1\/clock_0                             macrocell129        0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:ld_ident\/q
Path End       : \SPIM_2:BSPIM:state_0\/main_9
Capture Clock  : \SPIM_2:BSPIM:state_0\/clock_0
Path slack     : 55644p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:ld_ident\/clock_0                            macrocell136        0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:ld_ident\/q      macrocell136   1250   1250  47745  RISE       1
\SPIM_2:BSPIM:state_0\/main_9  macrocell130   3002   4252  55644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:state_0\/clock_0                             macrocell130        0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:cnt_enable\/q
Path End       : \SPIM_2:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM_2:BSPIM:cnt_enable\/clock_0
Path slack     : 56008p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3888
-------------------------------------   ---- 
End-of-path arrival time (ps)           3888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell137        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:cnt_enable\/q       macrocell137   1250   1250  53981  RISE       1
\SPIM_2:BSPIM:cnt_enable\/main_3  macrocell137   2638   3888  56008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:cnt_enable\/clock_0                          macrocell137        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:mosi_hs_reg\/q
Path End       : \SPIM_2:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \SPIM_2:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 56018p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:mosi_hs_reg\/clock_0                         macrocell132        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:mosi_hs_reg\/q       macrocell132   1250   1250  56018  RISE       1
\SPIM_2:BSPIM:mosi_hs_reg\/main_4  macrocell132   2628   3878  56018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:mosi_hs_reg\/clock_0                         macrocell132        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:cnt_enable\/q
Path End       : \SPIM_1:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM_1:BSPIM:cnt_enable\/clock_0
Path slack     : 56019p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:cnt_enable\/q       macrocell53   1250   1250  54726  RISE       1
\SPIM_1:BSPIM:cnt_enable\/main_3  macrocell53   2627   3877  56019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:cnt_enable\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:mosi_from_dp_reg\/q
Path End       : \SPIM_2:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \SPIM_2:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 56343p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:mosi_from_dp_reg\/clock_0                    macrocell135        0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:mosi_from_dp_reg\/q  macrocell135   1250   1250  56343  RISE       1
\SPIM_2:BSPIM:mosi_hs_reg\/main_5  macrocell132   2303   3553  56343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:mosi_hs_reg\/clock_0                         macrocell132        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:load_cond\/q
Path End       : \SPIM_1:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM_1:BSPIM:load_cond\/clock_0
Path slack     : 56343p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:load_cond\/q       macrocell50   1250   1250  56343  RISE       1
\SPIM_1:BSPIM:load_cond\/main_8  macrocell50   2303   3553  56343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:load_cond\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_2:BSPIM:load_cond\/q
Path End       : \SPIM_2:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM_2:BSPIM:load_cond\/clock_0
Path slack     : 56347p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_2_IntClock:R#1 vs. SPIM_2_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell134        0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
\SPIM_2:BSPIM:load_cond\/q       macrocell134   1250   1250  56347  RISE       1
\SPIM_2:BSPIM:load_cond\/main_8  macrocell134   2299   3549  56347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\SPIM_2:BSPIM:load_cond\/clock_0                           macrocell134        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:mosi_from_dp_reg\/q
Path End       : \SPIM_1:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \SPIM_1:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 56408p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3488
-------------------------------------   ---- 
End-of-path arrival time (ps)           3488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_from_dp_reg\/clock_0                    macrocell51         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:mosi_from_dp_reg\/q  macrocell51   1250   1250  56408  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/main_5  macrocell48   2238   3488  56408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM_1:BSPIM:mosi_hs_reg\/q
Path End       : \SPIM_1:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \SPIM_1:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 56413p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (SPIM_1_IntClock:R#1 vs. SPIM_1_IntClock:R#2)   63406
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 59896

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/clock_0                         macrocell48         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPIM_1:BSPIM:mosi_hs_reg\/q       macrocell48   1250   1250  56413  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/main_4  macrocell48   2233   3483  56413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPIM_1:BSPIM:mosi_hs_reg\/clock_0                         macrocell48         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 658614p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35339
-------------------------------------   ----- 
End-of-path arrival time (ps)           35339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19    3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell117  12916  35339  658614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell117        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 658614p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35339
-------------------------------------   ----- 
End-of-path arrival time (ps)           35339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19    3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell123  12916  35339  658614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell123        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 659170p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34784
-------------------------------------   ----- 
End-of-path arrival time (ps)           34784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell74  12360  34784  659170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell74         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 659170p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34784
-------------------------------------   ----- 
End-of-path arrival time (ps)           34784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell82  12360  34784  659170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell82         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 659170p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34784
-------------------------------------   ----- 
End-of-path arrival time (ps)           34784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19    3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell100  12360  34784  659170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell100        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 659170p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34784
-------------------------------------   ----- 
End-of-path arrival time (ps)           34784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19    3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell115  12360  34784  659170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell115        0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 659586p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34368
-------------------------------------   ----- 
End-of-path arrival time (ps)           34368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell87  11945  34368  659586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell87         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 659586p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34368
-------------------------------------   ----- 
End-of-path arrival time (ps)           34368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19    3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell114  11945  34368  659586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell114        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 659586p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34368
-------------------------------------   ----- 
End-of-path arrival time (ps)           34368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19    3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell119  11945  34368  659586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell119        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 659586p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34368
-------------------------------------   ----- 
End-of-path arrival time (ps)           34368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19    3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell122  11945  34368  659586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell122        0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 660230p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33723
-------------------------------------   ----- 
End-of-path arrival time (ps)           33723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell72  11300  33723  660230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell72         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 660230p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33723
-------------------------------------   ----- 
End-of-path arrival time (ps)           33723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19    3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell103  11300  33723  660230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell103        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 660230p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33723
-------------------------------------   ----- 
End-of-path arrival time (ps)           33723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19    3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell116  11300  33723  660230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell116        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 661739p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32214
-------------------------------------   ----- 
End-of-path arrival time (ps)           32214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell90   9791  32214  661739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell90         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 661750p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32204
-------------------------------------   ----- 
End-of-path arrival time (ps)           32204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell61   9780  32204  661750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell61         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 661750p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32204
-------------------------------------   ----- 
End-of-path arrival time (ps)           32204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell64   9780  32204  661750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell64         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 661750p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32204
-------------------------------------   ----- 
End-of-path arrival time (ps)           32204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell69   9780  32204  661750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell69         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 661750p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32204
-------------------------------------   ----- 
End-of-path arrival time (ps)           32204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19    3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell107   9780  32204  661750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell107        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 662031p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31922
-------------------------------------   ----- 
End-of-path arrival time (ps)           31922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell76   9499  31922  662031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell76         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 662031p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31922
-------------------------------------   ----- 
End-of-path arrival time (ps)           31922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell77   9499  31922  662031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell77         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 662031p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31922
-------------------------------------   ----- 
End-of-path arrival time (ps)           31922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell85   9499  31922  662031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell85         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 662031p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31922
-------------------------------------   ----- 
End-of-path arrival time (ps)           31922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell91   9499  31922  662031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell91         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 662606p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31348
-------------------------------------   ----- 
End-of-path arrival time (ps)           31348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell79   8924  31348  662606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell79         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 662606p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31348
-------------------------------------   ----- 
End-of-path arrival time (ps)           31348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell84   8924  31348  662606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell84         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 662606p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31348
-------------------------------------   ----- 
End-of-path arrival time (ps)           31348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell94   8924  31348  662606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell94         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 662606p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31348
-------------------------------------   ----- 
End-of-path arrival time (ps)           31348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell99   8924  31348  662606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell99         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 662783p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31170
-------------------------------------   ----- 
End-of-path arrival time (ps)           31170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell66   8747  31170  662783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell66         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 662783p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31170
-------------------------------------   ----- 
End-of-path arrival time (ps)           31170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell86   8747  31170  662783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell86         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 662783p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31170
-------------------------------------   ----- 
End-of-path arrival time (ps)           31170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19    3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell104   8747  31170  662783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell104        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 662783p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31170
-------------------------------------   ----- 
End-of-path arrival time (ps)           31170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19    3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell112   8747  31170  662783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell112        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 663004p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30950
-------------------------------------   ----- 
End-of-path arrival time (ps)           30950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell62   8526  30950  663004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell62         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 663004p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30950
-------------------------------------   ----- 
End-of-path arrival time (ps)           30950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell63   8526  30950  663004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell63         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 663004p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30950
-------------------------------------   ----- 
End-of-path arrival time (ps)           30950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell81   8526  30950  663004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell81         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 663004p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30950
-------------------------------------   ----- 
End-of-path arrival time (ps)           30950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19    3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell106   8526  30950  663004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell106        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 663013p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30941
-------------------------------------   ----- 
End-of-path arrival time (ps)           30941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell73   8517  30941  663013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell73         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 663013p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30941
-------------------------------------   ----- 
End-of-path arrival time (ps)           30941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell95   8517  30941  663013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell95         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 663013p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30941
-------------------------------------   ----- 
End-of-path arrival time (ps)           30941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19    3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell110   8517  30941  663013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell110        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 663013p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30941
-------------------------------------   ----- 
End-of-path arrival time (ps)           30941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19    3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell113   8517  30941  663013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell113        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 663363p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30591
-------------------------------------   ----- 
End-of-path arrival time (ps)           30591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell98   8167  30591  663363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell98         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 663363p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30591
-------------------------------------   ----- 
End-of-path arrival time (ps)           30591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19    3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell108   8167  30591  663363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell108        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 663363p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30591
-------------------------------------   ----- 
End-of-path arrival time (ps)           30591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19    3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell111   8167  30591  663363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell111        0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 663363p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30591
-------------------------------------   ----- 
End-of-path arrival time (ps)           30591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19    3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell121   8167  30591  663363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell121        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 665183p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28770
-------------------------------------   ----- 
End-of-path arrival time (ps)           28770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell70   6347  28770  665183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell70         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 665183p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28770
-------------------------------------   ----- 
End-of-path arrival time (ps)           28770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell78   6347  28770  665183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell78         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 665183p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28770
-------------------------------------   ----- 
End-of-path arrival time (ps)           28770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell89   6347  28770  665183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell89         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 665183p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28770
-------------------------------------   ----- 
End-of-path arrival time (ps)           28770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19    3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell120   6347  28770  665183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell120        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 666028p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27926
-------------------------------------   ----- 
End-of-path arrival time (ps)           27926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell67   5502  27926  666028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell67         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 666028p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27926
-------------------------------------   ----- 
End-of-path arrival time (ps)           27926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell80   5502  27926  666028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell80         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 666028p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27926
-------------------------------------   ----- 
End-of-path arrival time (ps)           27926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell88   5502  27926  666028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell88         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 666509p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27445
-------------------------------------   ----- 
End-of-path arrival time (ps)           27445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell65   5021  27445  666509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell65         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 666509p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27445
-------------------------------------   ----- 
End-of-path arrival time (ps)           27445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell93   5021  27445  666509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell93         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 666509p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27445
-------------------------------------   ----- 
End-of-path arrival time (ps)           27445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell97   5021  27445  666509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell97         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 666509p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27445
-------------------------------------   ----- 
End-of-path arrival time (ps)           27445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19    3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell102   5021  27445  666509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell102        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 666824p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27130
-------------------------------------   ----- 
End-of-path arrival time (ps)           27130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell68   4707  27130  666824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell68         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 666824p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27130
-------------------------------------   ----- 
End-of-path arrival time (ps)           27130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell71   4707  27130  666824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell71         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 666824p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27130
-------------------------------------   ----- 
End-of-path arrival time (ps)           27130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell75   4707  27130  666824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell75         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 666824p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27130
-------------------------------------   ----- 
End-of-path arrival time (ps)           27130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell92   4707  27130  666824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell92         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 666827p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27127
-------------------------------------   ----- 
End-of-path arrival time (ps)           27127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell83   4703  27127  666827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell83         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 666827p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27127
-------------------------------------   ----- 
End-of-path arrival time (ps)           27127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19    3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell105   4703  27127  666827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell105        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 666827p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27127
-------------------------------------   ----- 
End-of-path arrival time (ps)           27127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19    3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell109   4703  27127  666827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell109        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 667700p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26254
-------------------------------------   ----- 
End-of-path arrival time (ps)           26254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell60   3831  26254  667700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell60         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 667700p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26254
-------------------------------------   ----- 
End-of-path arrival time (ps)           26254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT   slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1   10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19   3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19   3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell96   3831  26254  667700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell96         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 667700p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26254
-------------------------------------   ----- 
End-of-path arrival time (ps)           26254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19    3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell101   3831  26254  667700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell101        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 667700p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26254
-------------------------------------   ----- 
End-of-path arrival time (ps)           26254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q              macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/main_8  macrocell1    10813  12063  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  15413  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/main_8        macrocell19    3661  19073  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_is_active\/q             macrocell19    3350  22423  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell118   3831  26254  667700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell118        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 673160p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20794
-------------------------------------   ----- 
End-of-path arrival time (ps)           20794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell117  19544  20794  673160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell117        0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 673160p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20794
-------------------------------------   ----- 
End-of-path arrival time (ps)           20794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell123  19544  20794  673160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell123        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 673713p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20241
-------------------------------------   ----- 
End-of-path arrival time (ps)           20241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell74  18991  20241  673713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell74         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 673713p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20241
-------------------------------------   ----- 
End-of-path arrival time (ps)           20241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell82  18991  20241  673713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell82         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 673713p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20241
-------------------------------------   ----- 
End-of-path arrival time (ps)           20241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell100  18991  20241  673713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell100        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 673713p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20241
-------------------------------------   ----- 
End-of-path arrival time (ps)           20241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell115  18991  20241  673713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell115        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 674122p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19832
-------------------------------------   ----- 
End-of-path arrival time (ps)           19832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell87  18582  19832  674122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell87         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 674122p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19832
-------------------------------------   ----- 
End-of-path arrival time (ps)           19832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell114  18582  19832  674122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell114        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 674122p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19832
-------------------------------------   ----- 
End-of-path arrival time (ps)           19832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell119  18582  19832  674122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell119        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 674122p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19832
-------------------------------------   ----- 
End-of-path arrival time (ps)           19832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell122  18582  19832  674122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell122        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 674571p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19382
-------------------------------------   ----- 
End-of-path arrival time (ps)           19382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell117  18132  19382  674571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell117        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 674571p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19382
-------------------------------------   ----- 
End-of-path arrival time (ps)           19382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell123  18132  19382  674571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell123        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 675097p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18857
-------------------------------------   ----- 
End-of-path arrival time (ps)           18857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell87  17607  18857  675097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell87         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 675097p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18857
-------------------------------------   ----- 
End-of-path arrival time (ps)           18857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell114  17607  18857  675097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell114        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 675097p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18857
-------------------------------------   ----- 
End-of-path arrival time (ps)           18857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell119  17607  18857  675097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell119        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 675097p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18857
-------------------------------------   ----- 
End-of-path arrival time (ps)           18857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell122  17607  18857  675097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell122        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 675466p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18487
-------------------------------------   ----- 
End-of-path arrival time (ps)           18487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell74  17237  18487  675466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell74         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 675466p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18487
-------------------------------------   ----- 
End-of-path arrival time (ps)           18487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell82  17237  18487  675466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell82         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 675466p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18487
-------------------------------------   ----- 
End-of-path arrival time (ps)           18487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell100  17237  18487  675466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell100        0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 675466p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18487
-------------------------------------   ----- 
End-of-path arrival time (ps)           18487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell115  17237  18487  675466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell115        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 676591p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17363
-------------------------------------   ----- 
End-of-path arrival time (ps)           17363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell74  16113  17363  676591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell74         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 676591p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17363
-------------------------------------   ----- 
End-of-path arrival time (ps)           17363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell82  16113  17363  676591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell82         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 676591p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17363
-------------------------------------   ----- 
End-of-path arrival time (ps)           17363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell100  16113  17363  676591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell100        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 676591p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17363
-------------------------------------   ----- 
End-of-path arrival time (ps)           17363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell115  16113  17363  676591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell115        0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 676595p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17359
-------------------------------------   ----- 
End-of-path arrival time (ps)           17359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell87  16109  17359  676595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell87         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 676595p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17359
-------------------------------------   ----- 
End-of-path arrival time (ps)           17359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell114  16109  17359  676595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell114        0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 676595p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17359
-------------------------------------   ----- 
End-of-path arrival time (ps)           17359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell119  16109  17359  676595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell119        0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 676595p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17359
-------------------------------------   ----- 
End-of-path arrival time (ps)           17359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell122  16109  17359  676595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell122        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 677253p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16700
-------------------------------------   ----- 
End-of-path arrival time (ps)           16700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell117  15450  16700  677253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell117        0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 677253p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16700
-------------------------------------   ----- 
End-of-path arrival time (ps)           16700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell123  15450  16700  677253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell123        0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 677601p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16353
-------------------------------------   ----- 
End-of-path arrival time (ps)           16353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell72  15103  16353  677601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell72         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 677601p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16353
-------------------------------------   ----- 
End-of-path arrival time (ps)           16353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell103  15103  16353  677601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell103        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 677601p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16353
-------------------------------------   ----- 
End-of-path arrival time (ps)           16353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell116  15103  16353  677601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell116        0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 678393p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15561
-------------------------------------   ----- 
End-of-path arrival time (ps)           15561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell72  14311  15561  678393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell72         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 678393p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15561
-------------------------------------   ----- 
End-of-path arrival time (ps)           15561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell103  14311  15561  678393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell103        0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 678393p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15561
-------------------------------------   ----- 
End-of-path arrival time (ps)           15561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell116  14311  15561  678393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell116        0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 679144p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14810
-------------------------------------   ----- 
End-of-path arrival time (ps)           14810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell61  13560  14810  679144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell61         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 679144p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14810
-------------------------------------   ----- 
End-of-path arrival time (ps)           14810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell64  13560  14810  679144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell64         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 679144p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14810
-------------------------------------   ----- 
End-of-path arrival time (ps)           14810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell69  13560  14810  679144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell69         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 679144p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14810
-------------------------------------   ----- 
End-of-path arrival time (ps)           14810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell107  13560  14810  679144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell107        0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 679516p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14438
-------------------------------------   ----- 
End-of-path arrival time (ps)           14438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell117  13188  14438  679516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell117        0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 679516p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14438
-------------------------------------   ----- 
End-of-path arrival time (ps)           14438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell123  13188  14438  679516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell123        0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 679520p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14434
-------------------------------------   ----- 
End-of-path arrival time (ps)           14434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell87  13184  14434  679520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell87         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 679520p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14434
-------------------------------------   ----- 
End-of-path arrival time (ps)           14434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell114  13184  14434  679520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell114        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 679520p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14434
-------------------------------------   ----- 
End-of-path arrival time (ps)           14434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell119  13184  14434  679520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell119        0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 679520p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14434
-------------------------------------   ----- 
End-of-path arrival time (ps)           14434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell122  13184  14434  679520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell122        0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 679591p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14363
-------------------------------------   ----- 
End-of-path arrival time (ps)           14363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell79  13113  14363  679591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell79         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 679591p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14363
-------------------------------------   ----- 
End-of-path arrival time (ps)           14363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell84  13113  14363  679591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell84         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 679591p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14363
-------------------------------------   ----- 
End-of-path arrival time (ps)           14363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell94  13113  14363  679591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell94         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 679591p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14363
-------------------------------------   ----- 
End-of-path arrival time (ps)           14363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell99  13113  14363  679591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell99         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 679638p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -4060
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693404

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13766
-------------------------------------   ----- 
End-of-path arrival time (ps)           13766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_1      controlcell2   1210   1210  679638  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\/main_1      macrocell20    6275   7485  679638  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:cnt_enable\/q           macrocell20    3350  10835  679638  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/enable  count7cell     2931  13766  679638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 679713p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14241
-------------------------------------   ----- 
End-of-path arrival time (ps)           14241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell79  12991  14241  679713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell79         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 679713p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14241
-------------------------------------   ----- 
End-of-path arrival time (ps)           14241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell84  12991  14241  679713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell84         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 679713p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14241
-------------------------------------   ----- 
End-of-path arrival time (ps)           14241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell94  12991  14241  679713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell94         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 679713p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14241
-------------------------------------   ----- 
End-of-path arrival time (ps)           14241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell99  12991  14241  679713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell99         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 679716p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14237
-------------------------------------   ----- 
End-of-path arrival time (ps)           14237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell73  12987  14237  679716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell73         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 679716p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14237
-------------------------------------   ----- 
End-of-path arrival time (ps)           14237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell95  12987  14237  679716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell95         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 679716p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14237
-------------------------------------   ----- 
End-of-path arrival time (ps)           14237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell110  12987  14237  679716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell110        0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 679716p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14237
-------------------------------------   ----- 
End-of-path arrival time (ps)           14237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell113  12987  14237  679716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell113        0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 679737p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14216
-------------------------------------   ----- 
End-of-path arrival time (ps)           14216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell62  12966  14216  679737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell62         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 679737p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14216
-------------------------------------   ----- 
End-of-path arrival time (ps)           14216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell63  12966  14216  679737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell63         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 679737p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14216
-------------------------------------   ----- 
End-of-path arrival time (ps)           14216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell81  12966  14216  679737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell81         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 679737p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14216
-------------------------------------   ----- 
End-of-path arrival time (ps)           14216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell106  12966  14216  679737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell106        0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 680108p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13845
-------------------------------------   ----- 
End-of-path arrival time (ps)           13845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell90  12595  13845  680108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell90         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 680160p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13794
-------------------------------------   ----- 
End-of-path arrival time (ps)           13794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell62  12544  13794  680160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell62         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 680160p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13794
-------------------------------------   ----- 
End-of-path arrival time (ps)           13794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell63  12544  13794  680160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell63         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 680160p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13794
-------------------------------------   ----- 
End-of-path arrival time (ps)           13794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell81  12544  13794  680160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell81         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 680160p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13794
-------------------------------------   ----- 
End-of-path arrival time (ps)           13794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell106  12544  13794  680160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell106        0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 680200p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13754
-------------------------------------   ----- 
End-of-path arrival time (ps)           13754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell74  12504  13754  680200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell74         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 680200p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13754
-------------------------------------   ----- 
End-of-path arrival time (ps)           13754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell82  12504  13754  680200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell82         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 680200p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13754
-------------------------------------   ----- 
End-of-path arrival time (ps)           13754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell100  12504  13754  680200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell100        0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 680200p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13754
-------------------------------------   ----- 
End-of-path arrival time (ps)           13754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell115  12504  13754  680200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell115        0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 680243p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13711
-------------------------------------   ----- 
End-of-path arrival time (ps)           13711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell90  12461  13711  680243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell90         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 680498p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13456
-------------------------------------   ----- 
End-of-path arrival time (ps)           13456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell117  12206  13456  680498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell117        0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 680498p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13456
-------------------------------------   ----- 
End-of-path arrival time (ps)           13456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell123  12206  13456  680498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell123        0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 680552p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13401
-------------------------------------   ----- 
End-of-path arrival time (ps)           13401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell98  12151  13401  680552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell98         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 680552p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13401
-------------------------------------   ----- 
End-of-path arrival time (ps)           13401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell108  12151  13401  680552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell108        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 680552p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13401
-------------------------------------   ----- 
End-of-path arrival time (ps)           13401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell111  12151  13401  680552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell111        0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 680552p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13401
-------------------------------------   ----- 
End-of-path arrival time (ps)           13401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell121  12151  13401  680552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell121        0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 680554p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13400
-------------------------------------   ----- 
End-of-path arrival time (ps)           13400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell73  12150  13400  680554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell73         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 680554p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13400
-------------------------------------   ----- 
End-of-path arrival time (ps)           13400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell95  12150  13400  680554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell95         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 680554p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13400
-------------------------------------   ----- 
End-of-path arrival time (ps)           13400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell110  12150  13400  680554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell110        0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 680554p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13400
-------------------------------------   ----- 
End-of-path arrival time (ps)           13400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell113  12150  13400  680554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell113        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 680578p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13376
-------------------------------------   ----- 
End-of-path arrival time (ps)           13376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell76  12126  13376  680578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell76         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 680578p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13376
-------------------------------------   ----- 
End-of-path arrival time (ps)           13376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell77  12126  13376  680578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell77         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 680578p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13376
-------------------------------------   ----- 
End-of-path arrival time (ps)           13376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell85  12126  13376  680578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell85         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 680578p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13376
-------------------------------------   ----- 
End-of-path arrival time (ps)           13376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell91  12126  13376  680578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell91         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 680586p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13368
-------------------------------------   ----- 
End-of-path arrival time (ps)           13368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell65  12118  13368  680586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell65         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 680586p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13368
-------------------------------------   ----- 
End-of-path arrival time (ps)           13368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell93  12118  13368  680586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell93         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 680586p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13368
-------------------------------------   ----- 
End-of-path arrival time (ps)           13368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell97  12118  13368  680586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell97         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 680586p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13368
-------------------------------------   ----- 
End-of-path arrival time (ps)           13368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell102  12118  13368  680586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell102        0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 680586p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13368
-------------------------------------   ----- 
End-of-path arrival time (ps)           13368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell76  12118  13368  680586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell76         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 680586p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13368
-------------------------------------   ----- 
End-of-path arrival time (ps)           13368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell77  12118  13368  680586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell77         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 680586p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13368
-------------------------------------   ----- 
End-of-path arrival time (ps)           13368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell85  12118  13368  680586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell85         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 680586p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13368
-------------------------------------   ----- 
End-of-path arrival time (ps)           13368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell91  12118  13368  680586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell91         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 681048p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12906
-------------------------------------   ----- 
End-of-path arrival time (ps)           12906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell74  11656  12906  681048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell74         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 681048p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12906
-------------------------------------   ----- 
End-of-path arrival time (ps)           12906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell82  11656  12906  681048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell82         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 681048p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12906
-------------------------------------   ----- 
End-of-path arrival time (ps)           12906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell100  11656  12906  681048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell100        0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 681048p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12906
-------------------------------------   ----- 
End-of-path arrival time (ps)           12906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell115  11656  12906  681048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell115        0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 681133p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12821
-------------------------------------   ----- 
End-of-path arrival time (ps)           12821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell98  11571  12821  681133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell98         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 681133p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12821
-------------------------------------   ----- 
End-of-path arrival time (ps)           12821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell108  11571  12821  681133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell108        0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 681133p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12821
-------------------------------------   ----- 
End-of-path arrival time (ps)           12821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell111  11571  12821  681133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell111        0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 681133p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12821
-------------------------------------   ----- 
End-of-path arrival time (ps)           12821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell121  11571  12821  681133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell121        0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 681134p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12820
-------------------------------------   ----- 
End-of-path arrival time (ps)           12820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell90  11570  12820  681134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell90         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 681146p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12808
-------------------------------------   ----- 
End-of-path arrival time (ps)           12808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell61  11558  12808  681146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell61         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 681146p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12808
-------------------------------------   ----- 
End-of-path arrival time (ps)           12808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell64  11558  12808  681146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell64         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 681146p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12808
-------------------------------------   ----- 
End-of-path arrival time (ps)           12808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell69  11558  12808  681146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell69         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 681146p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12808
-------------------------------------   ----- 
End-of-path arrival time (ps)           12808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell107  11558  12808  681146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell107        0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 681165p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12789
-------------------------------------   ----- 
End-of-path arrival time (ps)           12789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell61  11539  12789  681165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell61         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 681165p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12789
-------------------------------------   ----- 
End-of-path arrival time (ps)           12789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell64  11539  12789  681165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell64         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 681165p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12789
-------------------------------------   ----- 
End-of-path arrival time (ps)           12789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell69  11539  12789  681165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell69         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 681165p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12789
-------------------------------------   ----- 
End-of-path arrival time (ps)           12789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell107  11539  12789  681165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell107        0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 681464p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12490
-------------------------------------   ----- 
End-of-path arrival time (ps)           12490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell87  11240  12490  681464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell87         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 681464p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12490
-------------------------------------   ----- 
End-of-path arrival time (ps)           12490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell114  11240  12490  681464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell114        0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 681464p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12490
-------------------------------------   ----- 
End-of-path arrival time (ps)           12490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell119  11240  12490  681464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell119        0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 681464p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12490
-------------------------------------   ----- 
End-of-path arrival time (ps)           12490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell122  11240  12490  681464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell122        0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 681689p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12265
-------------------------------------   ----- 
End-of-path arrival time (ps)           12265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell66  11015  12265  681689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell66         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 681689p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12265
-------------------------------------   ----- 
End-of-path arrival time (ps)           12265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell86  11015  12265  681689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell86         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 681689p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12265
-------------------------------------   ----- 
End-of-path arrival time (ps)           12265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell104  11015  12265  681689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell104        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 681689p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12265
-------------------------------------   ----- 
End-of-path arrival time (ps)           12265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell112  11015  12265  681689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell112        0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 682201p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11753
-------------------------------------   ----- 
End-of-path arrival time (ps)           11753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell66  10503  11753  682201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell66         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 682201p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11753
-------------------------------------   ----- 
End-of-path arrival time (ps)           11753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell86  10503  11753  682201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell86         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 682201p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11753
-------------------------------------   ----- 
End-of-path arrival time (ps)           11753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell104  10503  11753  682201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell104        0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 682201p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11753
-------------------------------------   ----- 
End-of-path arrival time (ps)           11753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell112  10503  11753  682201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell112        0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 682253p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11701
-------------------------------------   ----- 
End-of-path arrival time (ps)           11701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell74  10451  11701  682253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_14\/clock_0        macrocell74         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 682253p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11701
-------------------------------------   ----- 
End-of-path arrival time (ps)           11701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell82  10451  11701  682253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_22\/clock_0        macrocell82         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 682253p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11701
-------------------------------------   ----- 
End-of-path arrival time (ps)           11701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell100  10451  11701  682253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_40\/clock_0        macrocell100        0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 682253p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11701
-------------------------------------   ----- 
End-of-path arrival time (ps)           11701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell115  10451  11701  682253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_55\/clock_0        macrocell115        0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 682260p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11694
-------------------------------------   ----- 
End-of-path arrival time (ps)           11694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell87  10444  11694  682260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_27\/clock_0        macrocell87         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 682260p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11694
-------------------------------------   ----- 
End-of-path arrival time (ps)           11694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell114  10444  11694  682260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_54\/clock_0        macrocell114        0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 682260p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11694
-------------------------------------   ----- 
End-of-path arrival time (ps)           11694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell119  10444  11694  682260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_59\/clock_0        macrocell119        0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 682260p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11694
-------------------------------------   ----- 
End-of-path arrival time (ps)           11694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell122  10444  11694  682260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_62\/clock_0        macrocell122        0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 682262p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11692
-------------------------------------   ----- 
End-of-path arrival time (ps)           11692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell117  10442  11692  682262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_57\/clock_0        macrocell117        0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 682262p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11692
-------------------------------------   ----- 
End-of-path arrival time (ps)           11692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell123  10442  11692  682262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_63\/clock_0        macrocell123        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 682362p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11592
-------------------------------------   ----- 
End-of-path arrival time (ps)           11592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell98  10342  11592  682362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell98         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 682362p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11592
-------------------------------------   ----- 
End-of-path arrival time (ps)           11592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell108  10342  11592  682362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell108        0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 682362p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11592
-------------------------------------   ----- 
End-of-path arrival time (ps)           11592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell111  10342  11592  682362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell111        0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 682362p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11592
-------------------------------------   ----- 
End-of-path arrival time (ps)           11592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell121  10342  11592  682362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell121        0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 682370p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11584
-------------------------------------   ----- 
End-of-path arrival time (ps)           11584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell66  10334  11584  682370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell66         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 682370p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11584
-------------------------------------   ----- 
End-of-path arrival time (ps)           11584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell86  10334  11584  682370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell86         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 682370p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11584
-------------------------------------   ----- 
End-of-path arrival time (ps)           11584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell104  10334  11584  682370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell104        0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 682370p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11584
-------------------------------------   ----- 
End-of-path arrival time (ps)           11584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell112  10334  11584  682370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell112        0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 682505p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11448
-------------------------------------   ----- 
End-of-path arrival time (ps)           11448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell73  10198  11448  682505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell73         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 682505p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11448
-------------------------------------   ----- 
End-of-path arrival time (ps)           11448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell95  10198  11448  682505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell95         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 682505p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11448
-------------------------------------   ----- 
End-of-path arrival time (ps)           11448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell110  10198  11448  682505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell110        0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 682505p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11448
-------------------------------------   ----- 
End-of-path arrival time (ps)           11448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell113  10198  11448  682505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell113        0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 682627p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11327
-------------------------------------   ----- 
End-of-path arrival time (ps)           11327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell62  10077  11327  682627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell62         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 682627p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11327
-------------------------------------   ----- 
End-of-path arrival time (ps)           11327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell63  10077  11327  682627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell63         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 682627p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11327
-------------------------------------   ----- 
End-of-path arrival time (ps)           11327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell81  10077  11327  682627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell81         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 682627p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11327
-------------------------------------   ----- 
End-of-path arrival time (ps)           11327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell106  10077  11327  682627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell106        0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 682634p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11320
-------------------------------------   ----- 
End-of-path arrival time (ps)           11320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell73  10070  11320  682634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell73         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 682634p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11320
-------------------------------------   ----- 
End-of-path arrival time (ps)           11320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell95  10070  11320  682634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell95         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 682634p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11320
-------------------------------------   ----- 
End-of-path arrival time (ps)           11320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell110  10070  11320  682634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell110        0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 682634p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11320
-------------------------------------   ----- 
End-of-path arrival time (ps)           11320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell113  10070  11320  682634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell113        0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 682800p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11154
-------------------------------------   ----- 
End-of-path arrival time (ps)           11154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell79   9904  11154  682800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell79         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 682800p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11154
-------------------------------------   ----- 
End-of-path arrival time (ps)           11154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell84   9904  11154  682800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell84         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 682800p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11154
-------------------------------------   ----- 
End-of-path arrival time (ps)           11154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell94   9904  11154  682800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell94         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 682800p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11154
-------------------------------------   ----- 
End-of-path arrival time (ps)           11154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell99   9904  11154  682800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell99         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 682807p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11147
-------------------------------------   ----- 
End-of-path arrival time (ps)           11147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell76   9897  11147  682807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell76         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 682807p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11147
-------------------------------------   ----- 
End-of-path arrival time (ps)           11147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell77   9897  11147  682807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell77         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 682807p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11147
-------------------------------------   ----- 
End-of-path arrival time (ps)           11147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell85   9897  11147  682807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell85         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 682807p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11147
-------------------------------------   ----- 
End-of-path arrival time (ps)           11147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell91   9897  11147  682807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell91         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 683069p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10885
-------------------------------------   ----- 
End-of-path arrival time (ps)           10885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell62   9635  10885  683069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell62         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 683069p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10885
-------------------------------------   ----- 
End-of-path arrival time (ps)           10885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell63   9635  10885  683069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell63         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 683069p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10885
-------------------------------------   ----- 
End-of-path arrival time (ps)           10885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell81   9635  10885  683069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell81         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 683069p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10885
-------------------------------------   ----- 
End-of-path arrival time (ps)           10885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell106   9635  10885  683069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell106        0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 683114p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10840
-------------------------------------   ----- 
End-of-path arrival time (ps)           10840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell67   9590  10840  683114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell67         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 683114p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10840
-------------------------------------   ----- 
End-of-path arrival time (ps)           10840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell80   9590  10840  683114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell80         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 683114p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10840
-------------------------------------   ----- 
End-of-path arrival time (ps)           10840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell88   9590  10840  683114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell88         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 683153p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10801
-------------------------------------   ----- 
End-of-path arrival time (ps)           10801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell70   9551  10801  683153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell70         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 683153p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10801
-------------------------------------   ----- 
End-of-path arrival time (ps)           10801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell78   9551  10801  683153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell78         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 683153p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10801
-------------------------------------   ----- 
End-of-path arrival time (ps)           10801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell89   9551  10801  683153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell89         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 683153p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10801
-------------------------------------   ----- 
End-of-path arrival time (ps)           10801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell120   9551  10801  683153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell120        0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 683248p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10705
-------------------------------------   ----- 
End-of-path arrival time (ps)           10705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell90   9455  10705  683248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell90         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 683414p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10540
-------------------------------------   ----- 
End-of-path arrival time (ps)           10540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell61   9290  10540  683414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell61         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 683414p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10540
-------------------------------------   ----- 
End-of-path arrival time (ps)           10540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell64   9290  10540  683414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell64         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 683414p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10540
-------------------------------------   ----- 
End-of-path arrival time (ps)           10540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell69   9290  10540  683414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell69         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 683414p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10540
-------------------------------------   ----- 
End-of-path arrival time (ps)           10540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell107   9290  10540  683414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell107        0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 683434p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10520
-------------------------------------   ----- 
End-of-path arrival time (ps)           10520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell67   9270  10520  683434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell67         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 683434p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10520
-------------------------------------   ----- 
End-of-path arrival time (ps)           10520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell80   9270  10520  683434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell80         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 683434p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10520
-------------------------------------   ----- 
End-of-path arrival time (ps)           10520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell88   9270  10520  683434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell88         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 683456p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10498
-------------------------------------   ----- 
End-of-path arrival time (ps)           10498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell72   9248  10498  683456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell72         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 683456p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10498
-------------------------------------   ----- 
End-of-path arrival time (ps)           10498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell103   9248  10498  683456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell103        0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 683456p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10498
-------------------------------------   ----- 
End-of-path arrival time (ps)           10498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell116   9248  10498  683456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell116        0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 683461p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10492
-------------------------------------   ----- 
End-of-path arrival time (ps)           10492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell79   9242  10492  683461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell79         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 683461p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10492
-------------------------------------   ----- 
End-of-path arrival time (ps)           10492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell84   9242  10492  683461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell84         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 683461p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10492
-------------------------------------   ----- 
End-of-path arrival time (ps)           10492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell94   9242  10492  683461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell94         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 683461p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10492
-------------------------------------   ----- 
End-of-path arrival time (ps)           10492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell99   9242  10492  683461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell99         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 683464p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10490
-------------------------------------   ----- 
End-of-path arrival time (ps)           10490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell67   9240  10490  683464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell67         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 683464p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10490
-------------------------------------   ----- 
End-of-path arrival time (ps)           10490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell80   9240  10490  683464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell80         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 683464p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10490
-------------------------------------   ----- 
End-of-path arrival time (ps)           10490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell88   9240  10490  683464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell88         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 683470p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10484
-------------------------------------   ----- 
End-of-path arrival time (ps)           10484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell70   9234  10484  683470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell70         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 683470p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10484
-------------------------------------   ----- 
End-of-path arrival time (ps)           10484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell78   9234  10484  683470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell78         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 683470p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10484
-------------------------------------   ----- 
End-of-path arrival time (ps)           10484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell89   9234  10484  683470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell89         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 683470p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10484
-------------------------------------   ----- 
End-of-path arrival time (ps)           10484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell120   9234  10484  683470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell120        0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 683476p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10478
-------------------------------------   ----- 
End-of-path arrival time (ps)           10478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell76   9228  10478  683476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell76         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 683476p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10478
-------------------------------------   ----- 
End-of-path arrival time (ps)           10478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell77   9228  10478  683476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell77         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 683476p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10478
-------------------------------------   ----- 
End-of-path arrival time (ps)           10478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell85   9228  10478  683476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell85         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 683476p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10478
-------------------------------------   ----- 
End-of-path arrival time (ps)           10478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell91   9228  10478  683476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell91         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 683591p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10363
-------------------------------------   ----- 
End-of-path arrival time (ps)           10363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell72   9113  10363  683591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell72         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 683591p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10363
-------------------------------------   ----- 
End-of-path arrival time (ps)           10363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell103   9113  10363  683591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell103        0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 683591p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10363
-------------------------------------   ----- 
End-of-path arrival time (ps)           10363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell116   9113  10363  683591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell116        0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 683622p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10332
-------------------------------------   ----- 
End-of-path arrival time (ps)           10332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell62   9082  10332  683622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell62         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 683622p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10332
-------------------------------------   ----- 
End-of-path arrival time (ps)           10332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell63   9082  10332  683622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell63         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 683622p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10332
-------------------------------------   ----- 
End-of-path arrival time (ps)           10332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell81   9082  10332  683622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell81         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 683622p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10332
-------------------------------------   ----- 
End-of-path arrival time (ps)           10332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell106   9082  10332  683622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell106        0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 683631p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10323
-------------------------------------   ----- 
End-of-path arrival time (ps)           10323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell73   9073  10323  683631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell73         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 683631p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10323
-------------------------------------   ----- 
End-of-path arrival time (ps)           10323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell95   9073  10323  683631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell95         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 683631p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10323
-------------------------------------   ----- 
End-of-path arrival time (ps)           10323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell110   9073  10323  683631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell110        0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 683631p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10323
-------------------------------------   ----- 
End-of-path arrival time (ps)           10323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell113   9073  10323  683631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell113        0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_1
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 683741p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -5360
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               692104

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8363
-------------------------------------   ---- 
End-of-path arrival time (ps)           8363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_1    controlcell2   1210   1210  679638  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/load  count7cell     7153   8363  683741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 683757p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10197
-------------------------------------   ----- 
End-of-path arrival time (ps)           10197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell76   8947  10197  683757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell76         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 683757p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10197
-------------------------------------   ----- 
End-of-path arrival time (ps)           10197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell77   8947  10197  683757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell77         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 683757p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10197
-------------------------------------   ----- 
End-of-path arrival time (ps)           10197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell85   8947  10197  683757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell85         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 683757p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10197
-------------------------------------   ----- 
End-of-path arrival time (ps)           10197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell91   8947  10197  683757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell91         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 683775p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10179
-------------------------------------   ----- 
End-of-path arrival time (ps)           10179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell61   8929  10179  683775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell61         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 683775p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10179
-------------------------------------   ----- 
End-of-path arrival time (ps)           10179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell64   8929  10179  683775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell64         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 683775p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10179
-------------------------------------   ----- 
End-of-path arrival time (ps)           10179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell69   8929  10179  683775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell69         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 683775p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10179
-------------------------------------   ----- 
End-of-path arrival time (ps)           10179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell107   8929  10179  683775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell107        0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 683784p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10169
-------------------------------------   ----- 
End-of-path arrival time (ps)           10169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell79   8919  10169  683784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell79         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 683784p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10169
-------------------------------------   ----- 
End-of-path arrival time (ps)           10169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell84   8919  10169  683784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell84         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 683784p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10169
-------------------------------------   ----- 
End-of-path arrival time (ps)           10169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell94   8919  10169  683784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell94         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 683784p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10169
-------------------------------------   ----- 
End-of-path arrival time (ps)           10169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell99   8919  10169  683784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell99         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 683835p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10119
-------------------------------------   ----- 
End-of-path arrival time (ps)           10119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell60   8869  10119  683835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell60         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 683835p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10119
-------------------------------------   ----- 
End-of-path arrival time (ps)           10119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell96   8869  10119  683835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell96         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 683835p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10119
-------------------------------------   ----- 
End-of-path arrival time (ps)           10119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell101   8869  10119  683835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell101        0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 683835p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10119
-------------------------------------   ----- 
End-of-path arrival time (ps)           10119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell118   8869  10119  683835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell118        0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 683947p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10007
-------------------------------------   ----- 
End-of-path arrival time (ps)           10007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell90   8757  10007  683947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell90         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 684239p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9715
-------------------------------------   ---- 
End-of-path arrival time (ps)           9715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell72   8465   9715  684239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell72         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 684239p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9715
-------------------------------------   ---- 
End-of-path arrival time (ps)           9715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell103   8465   9715  684239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell103        0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 684239p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9715
-------------------------------------   ---- 
End-of-path arrival time (ps)           9715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell116   8465   9715  684239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell116        0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 684405p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9549
-------------------------------------   ---- 
End-of-path arrival time (ps)           9549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell70   8299   9549  684405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell70         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 684405p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9549
-------------------------------------   ---- 
End-of-path arrival time (ps)           9549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell78   8299   9549  684405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell78         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 684405p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9549
-------------------------------------   ---- 
End-of-path arrival time (ps)           9549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell89   8299   9549  684405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell89         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 684405p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9549
-------------------------------------   ---- 
End-of-path arrival time (ps)           9549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell120   8299   9549  684405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell120        0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 684740p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9214
-------------------------------------   ---- 
End-of-path arrival time (ps)           9214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell68   7964   9214  684740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell68         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 684740p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9214
-------------------------------------   ---- 
End-of-path arrival time (ps)           9214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell71   7964   9214  684740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell71         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 684740p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9214
-------------------------------------   ---- 
End-of-path arrival time (ps)           9214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell75   7964   9214  684740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell75         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 684740p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9214
-------------------------------------   ---- 
End-of-path arrival time (ps)           9214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell92   7964   9214  684740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell92         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 684744p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9210
-------------------------------------   ---- 
End-of-path arrival time (ps)           9210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell83   7960   9210  684744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell83         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 684744p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9210
-------------------------------------   ---- 
End-of-path arrival time (ps)           9210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell105   7960   9210  684744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell105        0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 684744p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9210
-------------------------------------   ---- 
End-of-path arrival time (ps)           9210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell109   7960   9210  684744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell109        0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 684764p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9189
-------------------------------------   ---- 
End-of-path arrival time (ps)           9189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell65   7939   9189  684764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell65         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 684764p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9189
-------------------------------------   ---- 
End-of-path arrival time (ps)           9189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell93   7939   9189  684764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell93         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 684764p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9189
-------------------------------------   ---- 
End-of-path arrival time (ps)           9189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell97   7939   9189  684764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell97         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 684764p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9189
-------------------------------------   ---- 
End-of-path arrival time (ps)           9189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell102   7939   9189  684764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell102        0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 684846p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9108
-------------------------------------   ---- 
End-of-path arrival time (ps)           9108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell65   7858   9108  684846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell65         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 684846p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9108
-------------------------------------   ---- 
End-of-path arrival time (ps)           9108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell93   7858   9108  684846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell93         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 684846p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9108
-------------------------------------   ---- 
End-of-path arrival time (ps)           9108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell97   7858   9108  684846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell97         0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 684846p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9108
-------------------------------------   ---- 
End-of-path arrival time (ps)           9108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell102   7858   9108  684846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell102        0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 685367p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8586
-------------------------------------   ---- 
End-of-path arrival time (ps)           8586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  663851  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell54   6646   8586  685367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 685536p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8418
-------------------------------------   ---- 
End-of-path arrival time (ps)           8418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell66   7168   8418  685536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell66         0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 685536p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8418
-------------------------------------   ---- 
End-of-path arrival time (ps)           8418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell86   7168   8418  685536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell86         0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 685536p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8418
-------------------------------------   ---- 
End-of-path arrival time (ps)           8418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell104   7168   8418  685536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell104        0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 685536p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8418
-------------------------------------   ---- 
End-of-path arrival time (ps)           8418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell112   7168   8418  685536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell112        0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 685738p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8216
-------------------------------------   ---- 
End-of-path arrival time (ps)           8216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell98   6966   8216  685738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell98         0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 685738p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8216
-------------------------------------   ---- 
End-of-path arrival time (ps)           8216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell108   6966   8216  685738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell108        0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 685738p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8216
-------------------------------------   ---- 
End-of-path arrival time (ps)           8216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell111   6966   8216  685738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell111        0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 685738p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8216
-------------------------------------   ---- 
End-of-path arrival time (ps)           8216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell121   6966   8216  685738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell121        0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 685751p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8203
-------------------------------------   ---- 
End-of-path arrival time (ps)           8203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell66   6953   8203  685751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell66         0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 685751p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8203
-------------------------------------   ---- 
End-of-path arrival time (ps)           8203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell86   6953   8203  685751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell86         0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 685751p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8203
-------------------------------------   ---- 
End-of-path arrival time (ps)           8203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell104   6953   8203  685751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell104        0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 685751p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8203
-------------------------------------   ---- 
End-of-path arrival time (ps)           8203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell112   6953   8203  685751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell112        0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 685770p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8184
-------------------------------------   ---- 
End-of-path arrival time (ps)           8184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell60   6934   8184  685770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell60         0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 685770p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8184
-------------------------------------   ---- 
End-of-path arrival time (ps)           8184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell96   6934   8184  685770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell96         0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 685770p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8184
-------------------------------------   ---- 
End-of-path arrival time (ps)           8184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell101   6934   8184  685770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell101        0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 685770p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8184
-------------------------------------   ---- 
End-of-path arrival time (ps)           8184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell118   6934   8184  685770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell118        0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 685965p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7989
-------------------------------------   ---- 
End-of-path arrival time (ps)           7989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell83   6739   7989  685965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell83         0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 685965p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7989
-------------------------------------   ---- 
End-of-path arrival time (ps)           7989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell105   6739   7989  685965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell105        0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 685965p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7989
-------------------------------------   ---- 
End-of-path arrival time (ps)           7989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell109   6739   7989  685965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell109        0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 685973p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7980
-------------------------------------   ---- 
End-of-path arrival time (ps)           7980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell68   6730   7980  685973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell68         0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 685973p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7980
-------------------------------------   ---- 
End-of-path arrival time (ps)           7980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell71   6730   7980  685973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell71         0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 685973p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7980
-------------------------------------   ---- 
End-of-path arrival time (ps)           7980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell75   6730   7980  685973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell75         0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 685973p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7980
-------------------------------------   ---- 
End-of-path arrival time (ps)           7980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell92   6730   7980  685973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell92         0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 686019p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7935
-------------------------------------   ---- 
End-of-path arrival time (ps)           7935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell83   6685   7935  686019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell83         0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 686019p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7935
-------------------------------------   ---- 
End-of-path arrival time (ps)           7935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell105   6685   7935  686019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell105        0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 686019p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7935
-------------------------------------   ---- 
End-of-path arrival time (ps)           7935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55    1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell109   6685   7935  686019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell109        0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 686020p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7933
-------------------------------------   ---- 
End-of-path arrival time (ps)           7933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q        macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell68   6683   7933  686020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell68         0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 686020p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7933
-------------------------------------   ---- 
End-of-path arrival time (ps)           7933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell71   6683   7933  686020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell71         0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 686020p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7933
-------------------------------------   ---- 
End-of-path arrival time (ps)           7933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell75   6683   7933  686020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell75         0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 686020p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7933
-------------------------------------   ---- 
End-of-path arrival time (ps)           7933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/q         macrocell55   1250   1250  660717  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell92   6683   7933  686020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell92         0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 686153p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7801
-------------------------------------   ---- 
End-of-path arrival time (ps)           7801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell98   6551   7801  686153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell98         0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 686153p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7801
-------------------------------------   ---- 
End-of-path arrival time (ps)           7801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell108   6551   7801  686153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell108        0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 686153p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7801
-------------------------------------   ---- 
End-of-path arrival time (ps)           7801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell111   6551   7801  686153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell111        0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 686153p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7801
-------------------------------------   ---- 
End-of-path arrival time (ps)           7801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell121   6551   7801  686153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell121        0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 686670p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7284
-------------------------------------   ---- 
End-of-path arrival time (ps)           7284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell76   6034   7284  686670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_16\/clock_0        macrocell76         0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 686670p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7284
-------------------------------------   ---- 
End-of-path arrival time (ps)           7284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell77   6034   7284  686670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_17\/clock_0        macrocell77         0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 686670p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7284
-------------------------------------   ---- 
End-of-path arrival time (ps)           7284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell85   6034   7284  686670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_25\/clock_0        macrocell85         0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 686670p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7284
-------------------------------------   ---- 
End-of-path arrival time (ps)           7284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell91   6034   7284  686670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_31\/clock_0        macrocell91         0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 686848p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7105
-------------------------------------   ---- 
End-of-path arrival time (ps)           7105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell67   5855   7105  686848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell67         0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 686848p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7105
-------------------------------------   ---- 
End-of-path arrival time (ps)           7105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell80   5855   7105  686848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell80         0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 686848p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7105
-------------------------------------   ---- 
End-of-path arrival time (ps)           7105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell88   5855   7105  686848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell88         0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 686854p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -2100
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               695364

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8510
-------------------------------------   ---- 
End-of-path arrival time (ps)           8510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                        model name    delay     AT   slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_0      controlcell2   1210   1210  686854  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     7300   8510  686854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_986/clk_en
Capture Clock  : Net_986/clock_0
Path slack     : 686854p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -2100
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               695364

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8509
-------------------------------------   ---- 
End-of-path arrival time (ps)           8509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_0  controlcell2   1210   1210  686854  RISE       1
Net_986/clk_en                              macrocell124   7299   8509  686854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_986/clock_0                                            macrocell124        0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 686854p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -2100
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               695364

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8509
-------------------------------------   ---- 
End-of-path arrival time (ps)           8509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_0  controlcell2   1210   1210  686854  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/clk_en     macrocell126   7299   8509  686854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/clock_0                   macrocell126        0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 686896p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7058
-------------------------------------   ---- 
End-of-path arrival time (ps)           7058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell70   5808   7058  686896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell70         0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 686896p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7058
-------------------------------------   ---- 
End-of-path arrival time (ps)           7058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell78   5808   7058  686896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell78         0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 686896p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7058
-------------------------------------   ---- 
End-of-path arrival time (ps)           7058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell89   5808   7058  686896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell89         0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 686896p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7058
-------------------------------------   ---- 
End-of-path arrival time (ps)           7058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell120   5808   7058  686896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell120        0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 686991p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6963
-------------------------------------   ---- 
End-of-path arrival time (ps)           6963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell73   5713   6963  686991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_13\/clock_0        macrocell73         0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 686991p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6963
-------------------------------------   ---- 
End-of-path arrival time (ps)           6963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell95   5713   6963  686991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_35\/clock_0        macrocell95         0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 686991p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6963
-------------------------------------   ---- 
End-of-path arrival time (ps)           6963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell110   5713   6963  686991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_50\/clock_0        macrocell110        0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 686991p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6963
-------------------------------------   ---- 
End-of-path arrival time (ps)           6963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell113   5713   6963  686991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_53\/clock_0        macrocell113        0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 686998p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6955
-------------------------------------   ---- 
End-of-path arrival time (ps)           6955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell79   5705   6955  686998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_19\/clock_0        macrocell79         0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 686998p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6955
-------------------------------------   ---- 
End-of-path arrival time (ps)           6955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell84   5705   6955  686998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_24\/clock_0        macrocell84         0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 686998p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6955
-------------------------------------   ---- 
End-of-path arrival time (ps)           6955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell94   5705   6955  686998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_34\/clock_0        macrocell94         0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 686998p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6955
-------------------------------------   ---- 
End-of-path arrival time (ps)           6955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell99   5705   6955  686998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_39\/clock_0        macrocell99         0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 687017p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6937
-------------------------------------   ---- 
End-of-path arrival time (ps)           6937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell62   5687   6937  687017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_2\/clock_0         macrocell62         0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 687017p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6937
-------------------------------------   ---- 
End-of-path arrival time (ps)           6937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q        macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell63   5687   6937  687017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_3\/clock_0         macrocell63         0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 687017p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6937
-------------------------------------   ---- 
End-of-path arrival time (ps)           6937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell81   5687   6937  687017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_21\/clock_0        macrocell81         0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 687017p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6937
-------------------------------------   ---- 
End-of-path arrival time (ps)           6937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell106   5687   6937  687017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_46\/clock_0        macrocell106        0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 687058p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6895
-------------------------------------   ---- 
End-of-path arrival time (ps)           6895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q        macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell60   5645   6895  687058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell60         0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 687058p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6895
-------------------------------------   ---- 
End-of-path arrival time (ps)           6895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58   1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell96   5645   6895  687058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell96         0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 687058p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6895
-------------------------------------   ---- 
End-of-path arrival time (ps)           6895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell101   5645   6895  687058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell101        0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 687058p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6895
-------------------------------------   ---- 
End-of-path arrival time (ps)           6895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/q         macrocell58    1250   1250  658614  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell118   5645   6895  687058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell118        0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 687092p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6862
-------------------------------------   ---- 
End-of-path arrival time (ps)           6862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell67   5612   6862  687092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell67         0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 687092p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6862
-------------------------------------   ---- 
End-of-path arrival time (ps)           6862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell80   5612   6862  687092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell80         0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 687092p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6862
-------------------------------------   ---- 
End-of-path arrival time (ps)           6862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell88   5612   6862  687092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell88         0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 687128p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6826
-------------------------------------   ---- 
End-of-path arrival time (ps)           6826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell70   5576   6826  687128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell70         0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 687128p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6826
-------------------------------------   ---- 
End-of-path arrival time (ps)           6826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell78   5576   6826  687128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell78         0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 687128p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6826
-------------------------------------   ---- 
End-of-path arrival time (ps)           6826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell89   5576   6826  687128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell89         0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 687128p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6826
-------------------------------------   ---- 
End-of-path arrival time (ps)           6826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell120   5576   6826  687128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell120        0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 687435p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6519
-------------------------------------   ---- 
End-of-path arrival time (ps)           6519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54   1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell72   5269   6519  687435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_12\/clock_0        macrocell72         0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 687435p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6519
-------------------------------------   ---- 
End-of-path arrival time (ps)           6519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell103   5269   6519  687435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_43\/clock_0        macrocell103        0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 687435p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6519
-------------------------------------   ---- 
End-of-path arrival time (ps)           6519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/clock_0          macrocell54         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_5\/q         macrocell54    1250   1250  660196  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell116   5269   6519  687435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_56\/clock_0        macrocell116        0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 687610p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6344
-------------------------------------   ---- 
End-of-path arrival time (ps)           6344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell90   5094   6344  687610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_30\/clock_0        macrocell90         0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 687619p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6334
-------------------------------------   ---- 
End-of-path arrival time (ps)           6334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell61   5084   6334  687619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_1\/clock_0         macrocell61         0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 687619p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6334
-------------------------------------   ---- 
End-of-path arrival time (ps)           6334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell64   5084   6334  687619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_4\/clock_0         macrocell64         0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 687619p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6334
-------------------------------------   ---- 
End-of-path arrival time (ps)           6334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell69   5084   6334  687619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_9\/clock_0         macrocell69         0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 687619p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6334
-------------------------------------   ---- 
End-of-path arrival time (ps)           6334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell107   5084   6334  687619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_47\/clock_0        macrocell107        0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 687721p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6233
-------------------------------------   ---- 
End-of-path arrival time (ps)           6233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell83   4983   6233  687721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell83         0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 687721p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6233
-------------------------------------   ---- 
End-of-path arrival time (ps)           6233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell105   4983   6233  687721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell105        0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 687721p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6233
-------------------------------------   ---- 
End-of-path arrival time (ps)           6233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell109   4983   6233  687721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell109        0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 687724p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6230
-------------------------------------   ---- 
End-of-path arrival time (ps)           6230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell68   4980   6230  687724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell68         0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 687724p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6230
-------------------------------------   ---- 
End-of-path arrival time (ps)           6230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell71   4980   6230  687724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell71         0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 687724p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6230
-------------------------------------   ---- 
End-of-path arrival time (ps)           6230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell75   4980   6230  687724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell75         0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 687724p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6230
-------------------------------------   ---- 
End-of-path arrival time (ps)           6230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell92   4980   6230  687724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell92         0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 687860p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6094
-------------------------------------   ---- 
End-of-path arrival time (ps)           6094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  663663  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell56   4154   6094  687860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_0
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\/clock
Path slack     : 687957p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -2100
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               695364

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7407
-------------------------------------   ---- 
End-of-path arrival time (ps)           7407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:CtrlReg\/control_0  controlcell2   1210   1210  686854  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\/clk_en      statuscell2    6197   7407  687957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\/clock                      statuscell2         0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 687960p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell60   4744   5994  687960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell60         0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 687960p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell96   4744   5994  687960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell96         0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 687960p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell101   4744   5994  687960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell101        0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 687960p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell118   4744   5994  687960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell118        0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 688046p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5908
-------------------------------------   ---- 
End-of-path arrival time (ps)           5908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell68   4658   5908  688046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell68         0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 688046p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5908
-------------------------------------   ---- 
End-of-path arrival time (ps)           5908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell71   4658   5908  688046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell71         0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 688046p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5908
-------------------------------------   ---- 
End-of-path arrival time (ps)           5908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell75   4658   5908  688046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell75         0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 688046p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5908
-------------------------------------   ---- 
End-of-path arrival time (ps)           5908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell92   4658   5908  688046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell92         0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 688151p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  664882  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell59   3863   5803  688151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 688383p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5571
-------------------------------------   ---- 
End-of-path arrival time (ps)           5571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell60   4321   5571  688383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell60         0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 688383p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5571
-------------------------------------   ---- 
End-of-path arrival time (ps)           5571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell96   4321   5571  688383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell96         0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 688383p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5571
-------------------------------------   ---- 
End-of-path arrival time (ps)           5571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell101   4321   5571  688383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell101        0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 688383p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5571
-------------------------------------   ---- 
End-of-path arrival time (ps)           5571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell118   4321   5571  688383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell118        0      0  RISE       1



++++ Path 676 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 688592p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5361
-------------------------------------   ---- 
End-of-path arrival time (ps)           5361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell83   4111   5361  688592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell83         0      0  RISE       1



++++ Path 677 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 688592p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5361
-------------------------------------   ---- 
End-of-path arrival time (ps)           5361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell105   4111   5361  688592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell105        0      0  RISE       1



++++ Path 678 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 688592p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5361
-------------------------------------   ---- 
End-of-path arrival time (ps)           5361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell109   4111   5361  688592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell109        0      0  RISE       1



++++ Path 679 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 688672p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5282
-------------------------------------   ---- 
End-of-path arrival time (ps)           5282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell98   4032   5282  688672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_38\/clock_0        macrocell98         0      0  RISE       1



++++ Path 680 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 688672p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5282
-------------------------------------   ---- 
End-of-path arrival time (ps)           5282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell108   4032   5282  688672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_48\/clock_0        macrocell108        0      0  RISE       1



++++ Path 681 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 688672p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5282
-------------------------------------   ---- 
End-of-path arrival time (ps)           5282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell111   4032   5282  688672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_51\/clock_0        macrocell111        0      0  RISE       1



++++ Path 682 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 688672p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5282
-------------------------------------   ---- 
End-of-path arrival time (ps)           5282
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell121   4032   5282  688672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_61\/clock_0        macrocell121        0      0  RISE       1



++++ Path 683 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 688683p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5271
-------------------------------------   ---- 
End-of-path arrival time (ps)           5271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell66   4021   5271  688683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_6\/clock_0         macrocell66         0      0  RISE       1



++++ Path 684 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 688683p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5271
-------------------------------------   ---- 
End-of-path arrival time (ps)           5271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell86   4021   5271  688683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_26\/clock_0        macrocell86         0      0  RISE       1



++++ Path 685 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 688683p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5271
-------------------------------------   ---- 
End-of-path arrival time (ps)           5271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell104   4021   5271  688683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_44\/clock_0        macrocell104        0      0  RISE       1



++++ Path 686 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 688683p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5271
-------------------------------------   ---- 
End-of-path arrival time (ps)           5271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell112   4021   5271  688683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_52\/clock_0        macrocell112        0      0  RISE       1



++++ Path 687 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 688843p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5111
-------------------------------------   ---- 
End-of-path arrival time (ps)           5111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell65   3861   5111  688843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell65         0      0  RISE       1



++++ Path 688 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 688843p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5111
-------------------------------------   ---- 
End-of-path arrival time (ps)           5111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell93   3861   5111  688843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell93         0      0  RISE       1



++++ Path 689 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 688843p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5111
-------------------------------------   ---- 
End-of-path arrival time (ps)           5111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell97   3861   5111  688843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell97         0      0  RISE       1



++++ Path 690 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 688843p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5111
-------------------------------------   ---- 
End-of-path arrival time (ps)           5111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell102   3861   5111  688843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell102        0      0  RISE       1



++++ Path 691 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 688856p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5097
-------------------------------------   ---- 
End-of-path arrival time (ps)           5097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell68   3847   5097  688856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_8\/clock_0         macrocell68         0      0  RISE       1



++++ Path 692 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 688856p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5097
-------------------------------------   ---- 
End-of-path arrival time (ps)           5097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell71   3847   5097  688856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_11\/clock_0        macrocell71         0      0  RISE       1



++++ Path 693 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 688856p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5097
-------------------------------------   ---- 
End-of-path arrival time (ps)           5097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell75   3847   5097  688856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_15\/clock_0        macrocell75         0      0  RISE       1



++++ Path 694 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 688856p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5097
-------------------------------------   ---- 
End-of-path arrival time (ps)           5097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell92   3847   5097  688856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_32\/clock_0        macrocell92         0      0  RISE       1



++++ Path 695 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 688859p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5095
-------------------------------------   ---- 
End-of-path arrival time (ps)           5095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell83   3845   5095  688859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_23\/clock_0        macrocell83         0      0  RISE       1



++++ Path 696 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 688859p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5095
-------------------------------------   ---- 
End-of-path arrival time (ps)           5095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell105   3845   5095  688859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_45\/clock_0        macrocell105        0      0  RISE       1



++++ Path 697 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 688859p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5095
-------------------------------------   ---- 
End-of-path arrival time (ps)           5095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell109   3845   5095  688859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_49\/clock_0        macrocell109        0      0  RISE       1



++++ Path 698 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 688869p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5085
-------------------------------------   ---- 
End-of-path arrival time (ps)           5085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell65   3835   5085  688869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell65         0      0  RISE       1



++++ Path 699 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 688869p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5085
-------------------------------------   ---- 
End-of-path arrival time (ps)           5085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell93   3835   5085  688869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell93         0      0  RISE       1



++++ Path 700 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 688869p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5085
-------------------------------------   ---- 
End-of-path arrival time (ps)           5085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell97   3835   5085  688869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell97         0      0  RISE       1



++++ Path 701 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 688869p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5085
-------------------------------------   ---- 
End-of-path arrival time (ps)           5085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell102   3835   5085  688869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell102        0      0  RISE       1



++++ Path 702 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 689440p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q        macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell65   3264   4514  689440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_5\/clock_0         macrocell65         0      0  RISE       1



++++ Path 703 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 689440p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell93   3264   4514  689440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_33\/clock_0        macrocell93         0      0  RISE       1



++++ Path 704 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 689440p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56   1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell97   3264   4514  689440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_37\/clock_0        macrocell97         0      0  RISE       1



++++ Path 705 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 689440p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_3\/q         macrocell56    1250   1250  663603  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell102   3264   4514  689440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_42\/clock_0        macrocell102        0      0  RISE       1



++++ Path 706 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_986/q
Path End       : \ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\/clock
Path slack     : 689585p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                   -500
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               696964

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7379
-------------------------------------   ---- 
End-of-path arrival time (ps)           7379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_986/clock_0                                            macrocell124        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
Net_986/q                                 macrocell124   1250   1250  689585  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\/status_0  statuscell2    6129   7379  689585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:EOCSts\/clock                      statuscell2         0      0  RISE       1



++++ Path 707 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 689647p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4307
-------------------------------------   ---- 
End-of-path arrival time (ps)           4307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell70   3057   4307  689647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_10\/clock_0        macrocell70         0      0  RISE       1



++++ Path 708 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 689647p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4307
-------------------------------------   ---- 
End-of-path arrival time (ps)           4307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell78   3057   4307  689647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_18\/clock_0        macrocell78         0      0  RISE       1



++++ Path 709 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 689647p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4307
-------------------------------------   ---- 
End-of-path arrival time (ps)           4307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell89   3057   4307  689647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_29\/clock_0        macrocell89         0      0  RISE       1



++++ Path 710 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 689647p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4307
-------------------------------------   ---- 
End-of-path arrival time (ps)           4307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59    1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell120   3057   4307  689647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_60\/clock_0        macrocell120        0      0  RISE       1



++++ Path 711 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 689696p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  664750  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell55   2318   4258  689696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_4\/clock_0          macrocell55         0      0  RISE       1



++++ Path 712 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 689704p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  664762  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell58   2310   4250  689704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_1\/clock_0          macrocell58         0      0  RISE       1



++++ Path 713 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 689706p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/clock              count7cell          0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  664765  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell57   2307   4247  689706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1



++++ Path 714 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 689770p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q        macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell67   2934   4184  689770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_7\/clock_0         macrocell67         0      0  RISE       1



++++ Path 715 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 689770p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell80   2934   4184  689770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_20\/clock_0        macrocell80         0      0  RISE       1



++++ Path 716 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 689770p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/clock_0          macrocell59         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_0\/q         macrocell59   1250   1250  666366  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell88   2934   4184  689770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_28\/clock_0        macrocell88         0      0  RISE       1



++++ Path 717 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 690114p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                           model name   delay     AT   slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q        macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell60   2589   3839  690114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_0\/clock_0         macrocell60         0      0  RISE       1



++++ Path 718 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 690114p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name   delay     AT   slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57   1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell96   2589   3839  690114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_36\/clock_0        macrocell96         0      0  RISE       1



++++ Path 719 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 690114p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell101   2589   3839  690114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_41\/clock_0        macrocell101        0      0  RISE       1



++++ Path 720 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 690114p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/clock_0          macrocell57         0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_old_id_2\/q         macrocell57    1250   1250  663621  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell118   2589   3839  690114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:AMuxHw_2_Decoder_one_hot_58\/clock_0        macrocell118        0      0  RISE       1



++++ Path 721 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/q
Path End       : Net_986/main_1
Capture Clock  : Net_986/clock_0
Path slack     : 690405p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (ADC_SAR_Seq_1_IntClock:R#1 vs. ADC_SAR_Seq_1_IntClock:R#2)   697464
- Setup time                                                                  -3510
--------------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                               693954

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/clock_0                   macrocell126        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\ADC_SAR_Seq_1:bSAR_SEQ:nrq_reg\/q  macrocell126   1250   1250  690405  RISE       1
Net_986/main_1                      macrocell124   2299   3549  690405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_986/clock_0                                            macrocell124        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

