
---------- Begin Simulation Statistics ----------
final_tick                                 1395278500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 210935                       # Simulator instruction rate (inst/s)
host_mem_usage                                 868412                       # Number of bytes of host memory used
host_op_rate                                   243486                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.43                       # Real time elapsed on the host
host_tick_rate                              103882305                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2833100                       # Number of instructions simulated
sim_ops                                       3270344                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001395                       # Number of seconds simulated
sim_ticks                                  1395278500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.432759                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  302664                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               307483                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7333                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            538553                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1234                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2105                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              871                       # Number of indirect misses.
system.cpu.branchPred.lookups                  666248                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   37861                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          148                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    991908                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   985737                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              5909                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     559313                       # Number of branches committed
system.cpu.commit.bw_lim_events                190583                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             388                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          287684                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2845009                       # Number of instructions committed
system.cpu.commit.committedOps                3282253                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2652397                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.237467                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.380389                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1791649     67.55%     67.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       269327     10.15%     77.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       124749      4.70%     82.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       103665      3.91%     86.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        54678      2.06%     88.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        22472      0.85%     89.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        70221      2.65%     91.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        25053      0.94%     92.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       190583      7.19%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2652397                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                29833                       # Number of function calls committed.
system.cpu.commit.int_insts                   2980509                       # Number of committed integer instructions.
system.cpu.commit.loads                        448105                       # Number of loads committed
system.cpu.commit.membars                         278                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           38      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2375636     72.38%     72.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           17827      0.54%     72.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              512      0.02%     72.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            625      0.02%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp            137      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1604      0.05%     73.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult           946      0.03%     73.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc         1506      0.05%     73.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            628      0.02%     73.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          1211      0.04%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              98      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             162      0.00%     73.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             152      0.00%     73.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     73.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            754      0.02%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          448105     13.65%     86.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         432312     13.17%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3282253                       # Class of committed instruction
system.cpu.commit.refs                         880417                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     29063                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2833100                       # Number of Instructions Simulated
system.cpu.committedOps                       3270344                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.984984                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.984984                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1730370                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1492                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               293075                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                3657574                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   346704                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    554556                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   8878                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  4507                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 52870                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      666248                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    448109                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2203938                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4090                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        3311351                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   60                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            99                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   20636                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.238751                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             478905                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             341759                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.186627                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2693378                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.426425                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.689286                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1974224     73.30%     73.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    64310      2.39%     75.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    76110      2.83%     78.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    45445      1.69%     80.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    93417      3.47%     83.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    82651      3.07%     86.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    46672      1.73%     88.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    62310      2.31%     90.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   248239      9.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2693378                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           97180                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 6484                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   609483                       # Number of branches executed
system.cpu.iew.exec_nop                         12292                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.264100                       # Inst execution rate
system.cpu.iew.exec_refs                       971183                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     466764                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   44448                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                508245                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                545                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6671                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               473849                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             3582435                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                504419                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             13637                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               3527544                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    153                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 28684                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   8878                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 29006                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         13821                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            15815                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          105                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           40                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1030                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        60140                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        41537                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             40                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         3706                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2778                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   3297817                       # num instructions consuming a value
system.cpu.iew.wb_count                       3505717                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.609837                       # average fanout of values written-back
system.cpu.iew.wb_producers                   2011130                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.256278                       # insts written-back per cycle
system.cpu.iew.wb_sent                        3518015                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  3995696                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2559891                       # number of integer regfile writes
system.cpu.ipc                               1.015245                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.015245                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                58      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2534920     71.58%     71.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                19067      0.54%     72.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   608      0.02%     72.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 639      0.02%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                 138      0.00%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1998      0.06%     72.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult               1044      0.03%     72.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc            1523      0.04%     72.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 810      0.02%     72.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               1613      0.05%     72.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  114      0.00%     72.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  186      0.01%     72.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  168      0.00%     72.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     72.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 852      0.02%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               508190     14.35%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              469253     13.25%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3541181                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       54478                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015384                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   26879     49.34%     49.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    681      1.25%     50.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                      39      0.07%     50.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     50.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     50.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     50.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  114      0.21%     50.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc               162      0.30%     51.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     51.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                   62      0.11%     51.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     51.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     51.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     51.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     51.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     12      0.02%     51.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     51.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     51.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     51.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     51.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     51.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     51.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     51.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     51.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     51.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     51.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     51.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     51.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     51.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     51.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     51.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     51.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     51.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     51.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     51.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     51.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     51.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     51.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     51.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     51.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     51.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     51.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     51.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     51.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     51.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     51.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     51.31% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   5045      9.26%     60.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 21482     39.43%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3560467                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            9763688                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3474552                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           3830886                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    3569598                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   3541181                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 545                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          299798                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1481                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            157                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       132183                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2693378                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.314773                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.078761                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1668766     61.96%     61.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              194860      7.23%     69.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              192361      7.14%     76.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              193862      7.20%     83.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              170240      6.32%     89.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               81760      3.04%     92.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               94762      3.52%     96.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               52455      1.95%     98.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               44312      1.65%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2693378                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.268987                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  35134                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              68011                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        31165                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             39093                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              5204                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4908                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               508245                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              473849                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2449518                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   6559                       # number of misc regfile writes
system.cpu.numCycles                          2790558                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   78191                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               3318812                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   8659                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   364507                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   3312                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   577                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               5404724                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                3612387                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             3650917                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    588737                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 275156                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   8878                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                310899                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   332105                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          4083220                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        1342166                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              24547                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    227214                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            544                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            35726                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      5993570                       # The number of ROB reads
system.cpu.rob.rob_writes                     7180896                       # The number of ROB writes
system.cpu.timesIdled                            1037                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    31938                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   10187                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   109                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          360                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         27749                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        26198                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           89                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        54319                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             89                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1877                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          303                       # Transaction distribution
system.membus.trans_dist::CleanEvict               57                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8404                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8404                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1877                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17108                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        38030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       677376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  677376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             27389                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   27389    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               27389                       # Request fanout histogram
system.membus.reqLayer0.occupancy            32443000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           54612000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1395278500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2418                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        25604                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          464                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             579                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8561                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8561                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1363                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1056                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        17141                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        17141                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3189                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        79250                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 82439                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       116864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2234752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2351616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             449                       # Total snoops (count)
system.tol2bus.snoopTraffic                     19392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            28570                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003150                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.056039                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  28480     99.68%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     90      0.32%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              28570                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           52924500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          22996499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2043000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1395278500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  104                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  594                       # number of demand (read+write) hits
system.l2.demand_hits::total                      698                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 104                       # number of overall hits
system.l2.overall_hits::.cpu.data                 594                       # number of overall hits
system.l2.overall_hits::total                     698                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1259                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               9023                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10282                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1259                       # number of overall misses
system.l2.overall_misses::.cpu.data              9023                       # number of overall misses
system.l2.overall_misses::total                 10282                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    100572000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    703954500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        804526500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    100572000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    703954500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       804526500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1363                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             9617                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10980                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1363                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            9617                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10980                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.923698                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.938234                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.936430                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.923698                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.938234                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.936430                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79882.446386                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78017.787875                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78246.109706                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79882.446386                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78017.787875                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78246.109706                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 303                       # number of writebacks
system.l2.writebacks::total                       303                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1259                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          9023                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10282                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1259                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         9023                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10282                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     87989006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    613723502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    701712508                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     87989006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    613723502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    701712508                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.923698                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.938234                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.936430                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.923698                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.938234                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.936430                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69888.011120                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68017.677269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68246.694028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69888.011120                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68017.677269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68246.694028                       # average overall mshr miss latency
system.l2.replacements                            449                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        25301                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            25301                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        25301                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        25301                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          464                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              464                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          464                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          464                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               157                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   157                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            8404                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8404                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    655019000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     655019000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          8561                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8561                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.981661                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.981661                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77941.337458                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77941.337458                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         8404                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8404                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    570978002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    570978002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.981661                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.981661                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67941.218705                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67941.218705                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            104                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                104                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1259                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1259                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    100572000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    100572000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1363                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1363                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.923698                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.923698                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79882.446386                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79882.446386                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1259                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1259                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     87989006                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     87989006                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.923698                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.923698                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69888.011120                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69888.011120                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           437                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               437                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          619                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             619                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     48935500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     48935500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1056                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1056                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.586174                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.586174                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79055.735057                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79055.735057                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          619                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          619                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     42745500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     42745500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.586174                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.586174                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69055.735057                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69055.735057                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            33                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                33                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data        17108                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           17108                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        17141                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         17141                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.998075                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.998075                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        17108                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        17108                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data    330412500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    330412500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.998075                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.998075                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19313.332944                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19313.332944                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1395278500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 12354.638088                       # Cycle average of tags in use
system.l2.tags.total_refs                       37209                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     27423                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.356854                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    7098.180812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       948.403655                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4308.053622                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.216619                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.028943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.131471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.377034                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         26941                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          793                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        20404                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5579                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.822174                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    461967                       # Number of tag accesses
system.l2.tags.data_accesses                   461967                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1395278500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          80512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         577472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             657984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        80512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         80512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        19392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           19392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            9023                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               10281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          303                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                303                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          57703175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         413875796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             471578972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     57703175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         57703175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       13898301                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             13898301                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       13898301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         57703175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        413875796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            485477272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       303.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      9023.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000229826500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           17                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           17                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               21104                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                257                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10281                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        303                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10281                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      303                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               27                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       5.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     86598000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   51405000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               279366750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8423.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27173.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     8066                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     101                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                33.33                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 10281                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  303                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2381                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    283.013860                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   181.293089                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   317.220325                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          398     16.72%     16.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1266     53.17%     69.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          249     10.46%     80.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           59      2.48%     82.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           32      1.34%     84.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           23      0.97%     85.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           25      1.05%     86.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           23      0.97%     87.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          306     12.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2381                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           17                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     600.823529                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    117.388966                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1944.300749                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255            13     76.47%     76.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3     17.65%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      5.88%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            17                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           17                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.117647                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.111240                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.485071                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               16     94.12%     94.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      5.88%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            17                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 657984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   17536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  657984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                19392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       471.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        12.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    471.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     13.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1395201500                       # Total gap between requests
system.mem_ctrls.avgGap                     131821.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        80512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       577472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        17536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 57703175.387565992773                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 413875796.122422873974                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 12568100.203651098534                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1258                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         9023                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          303                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     36226000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    243140750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   6719537750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28796.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26946.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  22176692.24                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7953960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              4216245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            34157760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             548100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     110020560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        408565170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        191732160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          757193955                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        542.683023                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    493614250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     46540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    855124250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              9096360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4819650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            39248580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             882180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     110020560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        400665540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        198384480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          763117350                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        546.928337                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    510883500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     46540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    837855000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1395278500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       446398                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           446398                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       446398                       # number of overall hits
system.cpu.icache.overall_hits::total          446398                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1710                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1710                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1710                       # number of overall misses
system.cpu.icache.overall_misses::total          1710                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    126095998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    126095998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    126095998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    126095998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       448108                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       448108                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       448108                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       448108                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003816                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003816                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003816                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003816                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73740.349708                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73740.349708                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73740.349708                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73740.349708                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1497                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    83.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          464                       # number of writebacks
system.cpu.icache.writebacks::total               464                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          347                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          347                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          347                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          347                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1363                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1363                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1363                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1363                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    103808498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    103808498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    103808498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    103808498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003042                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003042                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003042                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003042                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76161.774028                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76161.774028                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76161.774028                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76161.774028                       # average overall mshr miss latency
system.cpu.icache.replacements                    464                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       446398                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          446398                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1710                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1710                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    126095998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    126095998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       448108                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       448108                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003816                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003816                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73740.349708                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73740.349708                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          347                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          347                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1363                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1363                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    103808498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    103808498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76161.774028                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76161.774028                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1395278500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           782.048754                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              447760                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1362                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            328.751836                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   782.048754                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.763719                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.763719                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          898                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          142                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          582                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            897578                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           897578                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1395278500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1395278500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1395278500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1395278500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1395278500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       864503                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           864503                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       864555                       # number of overall hits
system.cpu.dcache.overall_hits::total          864555                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        52736                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          52736                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        52741                       # number of overall misses
system.cpu.dcache.overall_misses::total         52741                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2864627374                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2864627374                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2864627374                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2864627374                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       917239                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       917239                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       917296                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       917296                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.057494                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.057494                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.057496                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.057496                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54320.148931                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54320.148931                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54314.999223                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54314.999223                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       265406                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             16128                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.456225                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        25301                       # number of writebacks
system.cpu.dcache.writebacks::total             25301                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        25983                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        25983                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        25983                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        25983                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        26753                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        26753                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        26755                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        26755                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1269158248                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1269158248                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1269343248                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1269343248                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.029167                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029167                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.029167                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029167                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 47439.847793                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47439.847793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47443.216147                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47443.216147                       # average overall mshr miss latency
system.cpu.dcache.replacements                  25734                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       479889                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          479889                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2825                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2825                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    146263000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    146263000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       482714                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       482714                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005852                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005852                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51774.513274                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51774.513274                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1773                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1773                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1052                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1052                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     54988000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     54988000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002179                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002179                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 52269.961977                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52269.961977                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       384326                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         384326                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        33281                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        33281                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2172600064                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2172600064                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       417607                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       417607                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.079695                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.079695                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65280.492293                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65280.492293                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        24210                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        24210                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         9071                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9071                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    685035938                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    685035938                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021721                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021721                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75519.340536                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75519.340536                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           52                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            52                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.087719                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.087719                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.035088                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.035088                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          288                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          288                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data        16630                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        16630                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data    545764310                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total    545764310                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        16918                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        16918                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.982977                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.982977                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32818.058328                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32818.058328                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        16630                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        16630                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data    529134310                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total    529134310                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.982977                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.982977                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31818.058328                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31818.058328                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          296                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          296                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       304000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       304000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.019868                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.019868                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 50666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 50666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       123500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       123500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.009934                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.009934                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 41166.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41166.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1395278500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           974.940603                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              891887                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             26758                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             33.331602                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   974.940603                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.952090                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.952090                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          611                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          342                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1862510                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1862510                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1395278500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1395278500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
