Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue May 15 16:52:45 2018
| Host         : LAPTOP-88VN4TC1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              17 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------+--------------------+------------------+----------------+
|       Clock Signal       | Enable Signal |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------------------+---------------+--------------------+------------------+----------------+
|  clk1/clk1/inst/clk_out1 |               | vga1/ltOp          |                1 |              1 |
|  clk1/clk1/inst/clk_out1 |               | vga1/vsync_i_1_n_0 |                1 |              1 |
|  clk1/clk1/inst/clk_out1 |               |                    |                2 |              5 |
|  clk1/clk1/inst/clk_out1 |               | vga1/red_reg[3]_0  |                2 |              5 |
|  clk1/clk1/inst/clk_out1 |               | vga1/sel           |                8 |             10 |
|  clk1/clk1/inst/clk_out1 | vga1/sel      | vga1/clear         |                6 |             10 |
+--------------------------+---------------+--------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 5      |                     2 |
| 10     |                     2 |
+--------+-----------------------+


