yes minimization gates important part timing considerationsttl gate basic structure invert inversion sum product exactly one gate delayreason find minimal sum products matches hardware optimizationpositive gate gate solution uses two gate delays another gate delay second term second solution simpler logic symbols expected something less optimal real worldecl similar ttl support gate minimum delay unlike ttl get true inverse outputs free using eclpals basically large programmable invert gates choice internal connections various sections perhaps latches minimum sum products also way shoehorn logic design palscomparably easy design minimization logic gates software packages claim allow take mess gates nodelist xxx series logic ics produce description logic cell array jobxilinx xact software treating logic block macro expanding simplifying