{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/asic/Wi_max_top_wrapper.vhd " "Source file: E:/asic/Wi_max_top_wrapper.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1551295566346 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1551295566346 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/asic/Wi_max_top_wrapper.vhd " "Source file: E:/asic/Wi_max_top_wrapper.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1551295566772 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1551295566772 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "E:/asic/Wi_max_top_wrapper.vhd " "Source file: E:/asic/Wi_max_top_wrapper.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1551295567244 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1551295567244 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551295575247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551295575268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 27 21:26:15 2019 " "Processing started: Wed Feb 27 21:26:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551295575268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551295575268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Wi_max_top_wrapper -c Wi_max_top_wrapper --recompile=on " "Command: quartus_map --read_settings_files=on --write_settings_files=off Wi_max_top_wrapper -c Wi_max_top_wrapper --recompile=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551295575268 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "platform/V/img_index.qip " "Tcl Script File platform/V/img_index.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE platform/V/img_index.qip " "set_global_assignment -name QIP_FILE platform/V/img_index.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1551295575516 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1551295575516 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "platform/V/img_data.qip " "Tcl Script File platform/V/img_data.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE platform/V/img_data.qip " "set_global_assignment -name QIP_FILE platform/V/img_data.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1551295575516 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1551295575516 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "platform/V/vga_pll.qip " "Tcl Script File platform/V/vga_pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE platform/V/vga_pll.qip " "set_global_assignment -name QIP_FILE platform/V/vga_pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1551295575516 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1551295575516 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "V/vga_pll.sip " "Tcl Script File V/vga_pll.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE V/vga_pll.sip " "set_global_assignment -name SIP_FILE V/vga_pll.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1551295575516 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1551295575516 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1551295576925 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1551295576925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wi_max_top_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wi_max_top_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Wi_max_top_wrapper-wrapper " "Found design unit 1: Wi_max_top_wrapper-wrapper" {  } { { "Wi_max_top_wrapper.vhd" "" { Text "E:/asic/Wi_max_top_wrapper.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551295592916 ""} { "Info" "ISGN_ENTITY_NAME" "1 Wi_max_top_wrapper " "Found entity 1: Wi_max_top_wrapper" {  } { { "Wi_max_top_wrapper.vhd" "" { Text "E:/asic/Wi_max_top_wrapper.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551295592916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551295592916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wi_max_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file wi_max_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wimax-my_wimax " "Found design unit 1: wimax-my_wimax" {  } { { "Wi_max_top.vhd" "" { Text "E:/asic/Wi_max_top.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551295593012 ""} { "Info" "ISGN_ENTITY_NAME" "1 wimax " "Found entity 1: wimax" {  } { { "Wi_max_top.vhd" "" { Text "E:/asic/Wi_max_top.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551295593012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551295593012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prbs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prbs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prbs-prbs_arch " "Found design unit 1: prbs-prbs_arch" {  } { { "prbs.vhd" "" { Text "E:/asic/prbs.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551295593022 ""} { "Info" "ISGN_ENTITY_NAME" "1 prbs " "Found entity 1: prbs" {  } { { "prbs.vhd" "" { Text "E:/asic/prbs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551295593022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551295593022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file modulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulator-modulator_arch " "Found design unit 1: modulator-modulator_arch" {  } { { "modulator.vhd" "" { Text "E:/asic/modulator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551295593033 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulator " "Found entity 1: modulator" {  } { { "modulator.vhd" "" { Text "E:/asic/modulator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551295593033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551295593033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interleaver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interleaver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interleaver-interleaver_body " "Found design unit 1: interleaver-interleaver_body" {  } { { "interleaver.vhd" "" { Text "E:/asic/interleaver.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551295593043 ""} { "Info" "ISGN_ENTITY_NAME" "1 interleaver " "Found entity 1: interleaver" {  } { { "interleaver.vhd" "" { Text "E:/asic/interleaver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551295593043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551295593043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder-encoder_arch " "Found design unit 1: encoder-encoder_arch" {  } { { "encoder.vhd" "" { Text "E:/asic/encoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551295593054 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder.vhd" "" { Text "E:/asic/encoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551295593054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551295593054 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/video_sync_generator.v " "Can't analyze file -- file V/video_sync_generator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1551295593087 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/vga_controller.v " "Can't analyze file -- file V/vga_controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1551295593100 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/SEG7_LUT_6.v " "Can't analyze file -- file V/SEG7_LUT_6.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1551295593111 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/SEG7_LUT.v " "Can't analyze file -- file V/SEG7_LUT.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1551295593123 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/Reset_Delay.v " "Can't analyze file -- file V/Reset_Delay.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1551295593136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_100mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_100mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_100MHz-rtl " "Found design unit 1: Clock_100MHz-rtl" {  } { { "Clock_100MHz.vhd" "" { Text "E:/asic/Clock_100MHz.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551295593149 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_100MHz " "Found entity 1: Clock_100MHz" {  } { { "Clock_100MHz.vhd" "" { Text "E:/asic/Clock_100MHz.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551295593149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551295593149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_100mhz/clock_100mhz_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_100mhz/clock_100mhz_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_100MHz_0002 " "Found entity 1: Clock_100MHz_0002" {  } { { "Clock_100MHz/Clock_100MHz_0002.v" "" { Text "E:/asic/Clock_100MHz/Clock_100MHz_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551295593163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551295593163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-arch " "Found design unit 1: debounce-arch" {  } { { "output_files/debouncer.vhd" "" { Text "E:/asic/output_files/debouncer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551295593186 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "output_files/debouncer.vhd" "" { Text "E:/asic/output_files/debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1551295593186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551295593186 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Wi_max_top_wrapper " "Elaborating entity \"Wi_max_top_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1551295593764 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "locked Wi_max_top_wrapper.vhd(55) " "Verilog HDL or VHDL warning at Wi_max_top_wrapper.vhd(55): object \"locked\" assigned a value but never read" {  } { { "Wi_max_top_wrapper.vhd" "" { Text "E:/asic/Wi_max_top_wrapper.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1551295593765 "|Wi_max_top_wrapper"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ROM_in Wi_max_top_wrapper.vhd(61) " "VHDL Signal Declaration warning at Wi_max_top_wrapper.vhd(61): used explicit default value for signal \"ROM_in\" because signal was never assigned a value" {  } { { "Wi_max_top_wrapper.vhd" "" { Text "E:/asic/Wi_max_top_wrapper.vhd" 61 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1551295593783 "|Wi_max_top_wrapper"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rightI Wi_max_top_wrapper.vhd(64) " "VHDL Signal Declaration warning at Wi_max_top_wrapper.vhd(64): used explicit default value for signal \"rightI\" because signal was never assigned a value" {  } { { "Wi_max_top_wrapper.vhd" "" { Text "E:/asic/Wi_max_top_wrapper.vhd" 64 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1551295593783 "|Wi_max_top_wrapper"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rightQ Wi_max_top_wrapper.vhd(65) " "VHDL Signal Declaration warning at Wi_max_top_wrapper.vhd(65): used explicit default value for signal \"rightQ\" because signal was never assigned a value" {  } { { "Wi_max_top_wrapper.vhd" "" { Text "E:/asic/Wi_max_top_wrapper.vhd" 65 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1551295593783 "|Wi_max_top_wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:my_debouncer_ready " "Elaborating entity \"debounce\" for hierarchy \"debounce:my_debouncer_ready\"" {  } { { "Wi_max_top_wrapper.vhd" "my_debouncer_ready" { Text "E:/asic/Wi_max_top_wrapper.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551295594120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wimax wimax:my_wimax " "Elaborating entity \"wimax\" for hierarchy \"wimax:my_wimax\"" {  } { { "Wi_max_top_wrapper.vhd" "my_wimax" { Text "E:/asic/Wi_max_top_wrapper.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551295594128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prbs wimax:my_wimax\|prbs:my_randomizer " "Elaborating entity \"prbs\" for hierarchy \"wimax:my_wimax\|prbs:my_randomizer\"" {  } { { "Wi_max_top.vhd" "my_randomizer" { Text "E:/asic/Wi_max_top.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551295594135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder wimax:my_wimax\|encoder:my_encoder " "Elaborating entity \"encoder\" for hierarchy \"wimax:my_wimax\|encoder:my_encoder\"" {  } { { "Wi_max_top.vhd" "my_encoder" { Text "E:/asic/Wi_max_top.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551295594141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interleaver wimax:my_wimax\|interleaver:my_interleaver " "Elaborating entity \"interleaver\" for hierarchy \"wimax:my_wimax\|interleaver:my_interleaver\"" {  } { { "Wi_max_top.vhd" "my_interleaver" { Text "E:/asic/Wi_max_top.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551295594148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulator wimax:my_wimax\|modulator:my_modulator " "Elaborating entity \"modulator\" for hierarchy \"wimax:my_wimax\|modulator:my_modulator\"" {  } { { "Wi_max_top.vhd" "my_modulator" { Text "E:/asic/Wi_max_top.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551295594158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_100MHz Clock_100MHz:my_pll " "Elaborating entity \"Clock_100MHz\" for hierarchy \"Clock_100MHz:my_pll\"" {  } { { "Wi_max_top_wrapper.vhd" "my_pll" { Text "E:/asic/Wi_max_top_wrapper.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551295594234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_100MHz_0002 Clock_100MHz:my_pll\|Clock_100MHz_0002:clock_100mhz_inst " "Elaborating entity \"Clock_100MHz_0002\" for hierarchy \"Clock_100MHz:my_pll\|Clock_100MHz_0002:clock_100mhz_inst\"" {  } { { "Clock_100MHz.vhd" "clock_100mhz_inst" { Text "E:/asic/Clock_100MHz.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551295594241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Clock_100MHz:my_pll\|Clock_100MHz_0002:clock_100mhz_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Clock_100MHz:my_pll\|Clock_100MHz_0002:clock_100mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "Clock_100MHz/Clock_100MHz_0002.v" "altera_pll_i" { Text "E:/asic/Clock_100MHz/Clock_100MHz_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551295594288 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1551295594291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock_100MHz:my_pll\|Clock_100MHz_0002:clock_100mhz_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Clock_100MHz:my_pll\|Clock_100MHz_0002:clock_100mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "Clock_100MHz/Clock_100MHz_0002.v" "" { Text "E:/asic/Clock_100MHz/Clock_100MHz_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551295594292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock_100MHz:my_pll\|Clock_100MHz_0002:clock_100mhz_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"Clock_100MHz:my_pll\|Clock_100MHz_0002:clock_100mhz_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1551295594292 ""}  } { { "Clock_100MHz/Clock_100MHz_0002.v" "" { Text "E:/asic/Clock_100MHz/Clock_100MHz_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1551295594292 ""}
{ "Info" "ISGN_LLIS_BEGIN" "Top " "Starting Rapid Recompile for partition \"Top\"" {  } {  } 0 12244 "Starting Rapid Recompile for partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1551295596512 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1405 " "Implemented 1405 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1551295598294 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1551295598294 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1400 " "Implemented 1400 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1551295598294 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1551295598294 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1551295598294 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "728 " "Peak virtual memory: 728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551295600979 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 27 21:26:40 2019 " "Processing ended: Wed Feb 27 21:26:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551295600979 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551295600979 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551295600979 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551295600979 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "platform/V/img_index.qip " "Tcl Script File platform/V/img_index.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE platform/V/img_index.qip " "set_global_assignment -name QIP_FILE platform/V/img_index.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1551295603457 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1551295603457 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "platform/V/img_data.qip " "Tcl Script File platform/V/img_data.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE platform/V/img_data.qip " "set_global_assignment -name QIP_FILE platform/V/img_data.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1551295603469 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1551295603469 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "platform/V/vga_pll.qip " "Tcl Script File platform/V/vga_pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE platform/V/vga_pll.qip " "set_global_assignment -name QIP_FILE platform/V/vga_pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1551295603469 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1551295603469 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "V/vga_pll.sip " "Tcl Script File V/vga_pll.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE V/vga_pll.sip " "set_global_assignment -name SIP_FILE V/vga_pll.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1551295603469 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1551295603469 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1551295603499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551295603499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 27 21:26:42 2019 " "Processing started: Wed Feb 27 21:26:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551295603499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1551295603499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=on --write_settings_files=off Wi_max_top_wrapper -c Wi_max_top_wrapper --merge=on --recompile=on " "Command: quartus_cdb --read_settings_files=on --write_settings_files=off Wi_max_top_wrapper -c Wi_max_top_wrapper --merge=on --recompile=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1551295603500 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1551295603895 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_RR_HYBRID" "Top " "Using Hybrid (Rapid Recompile) netlist for partition \"Top\"" {  } {  } 0 12849 "Using Hybrid (Rapid Recompile) netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1551295606485 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "1 " "Resolved and merged 1 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1551295606821 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1551295606889 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1551295606889 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1482 " "Implemented 1482 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1551295610981 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1551295610981 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1471 " "Implemented 1471 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1551295610981 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1551295610981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 5 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "714 " "Peak virtual memory: 714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551295612730 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 27 21:26:52 2019 " "Processing ended: Wed Feb 27 21:26:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551295612730 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551295612730 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551295612730 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1551295612730 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "platform/V/img_index.qip " "Tcl Script File platform/V/img_index.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE platform/V/img_index.qip " "set_global_assignment -name QIP_FILE platform/V/img_index.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1551295614950 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Design Software" 0 -1 1551295614950 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "platform/V/img_data.qip " "Tcl Script File platform/V/img_data.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE platform/V/img_data.qip " "set_global_assignment -name QIP_FILE platform/V/img_data.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1551295614950 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Design Software" 0 -1 1551295614950 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "platform/V/vga_pll.qip " "Tcl Script File platform/V/vga_pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE platform/V/vga_pll.qip " "set_global_assignment -name QIP_FILE platform/V/vga_pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1551295614950 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Design Software" 0 -1 1551295614950 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "V/vga_pll.sip " "Tcl Script File V/vga_pll.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE V/vga_pll.sip " "set_global_assignment -name SIP_FILE V/vga_pll.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1551295614950 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Design Software" 0 -1 1551295614950 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551295615163 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551295615174 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 27 21:26:54 2019 " "Processing started: Wed Feb 27 21:26:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551295615174 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1551295615174 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Wi_max_top_wrapper -c Wi_max_top_wrapper --recompile=on " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Wi_max_top_wrapper -c Wi_max_top_wrapper --recompile=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1551295615174 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1551295615301 ""}
{ "Info" "0" "" "Project  = Wi_max_top_wrapper" {  } {  } 0 0 "Project  = Wi_max_top_wrapper" 0 0 "Fitter" 0 0 1551295615302 ""}
{ "Info" "0" "" "Revision = Wi_max_top_wrapper" {  } {  } 0 0 "Revision = Wi_max_top_wrapper" 0 0 "Fitter" 0 0 1551295615302 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1551295616403 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1551295616412 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Wi_max_top_wrapper 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"Wi_max_top_wrapper\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1551295616551 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1551295616592 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1551295616592 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1551295617048 ""}
{ "Info" "IFITCC_FITCC_RAPID_RECOMPILE_MODE" "" "Fitter is attempting to run in Rapid Recompile mode." {  } {  } 0 13184 "Fitter is attempting to run in Rapid Recompile mode." 0 0 "Fitter" 0 -1 1551295617251 ""}
{ "Info" "IFITCC_FITCC_RAPID_RECOMPILE_ENGAGED" "2 2 " "Rapid Recompile is attempting to preserve results from 2 out of 2 design partition(s):" { { "Info" "IFITCC_FITCC_RAPID_RECOMPILE_ENGAGED_STRING" "Top 99.65 " "Partition \"Top\" -- Placement preservation requested is 99.65 percent." {  } {  } 0 13186 "Partition \"%1!s!\" -- Placement preservation requested is %2!s! percent." 0 0 "Design Software" 0 -1 1551295617252 ""} { "Info" "IFITCC_FITCC_RAPID_RECOMPILE_ENGAGED_STRING" "hard_block:auto_generated_inst 100.00 " "Partition \"hard_block:auto_generated_inst\" -- Placement preservation requested is 100.00 percent." {  } {  } 0 13186 "Partition \"%1!s!\" -- Placement preservation requested is %2!s! percent." 0 0 "Design Software" 0 -1 1551295617252 ""}  } {  } 0 13185 "Rapid Recompile is attempting to preserve results from %1!d! out of %2!d! design partition(s):" 0 0 "Fitter" 0 -1 1551295617252 ""}
{ "Info" "IFITCC_FITCC_QIC_PARTITION_SUMMARY" "99.65 0 0 2 " "Fitter is preserving placement for 99.65 percent of the design from 0 Post-Fit partition(s) and 0 imported partition(s) of 2 total partition(s)" {  } {  } 0 171122 "Fitter is preserving placement for %1!s! percent of the design from %2!d! Post-Fit partition(s) and %3!d! imported partition(s) of %4!d! total partition(s)" 0 0 "Fitter" 0 -1 1551295617252 ""}
{ "Critical Warning" "WFSAC_FSAC_INITDONE_DISABLE_IN_AS" "" "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" {  } {  } 1 11114 "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" 0 0 "Fitter" 0 -1 1551295617300 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1551295617300 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1551295622978 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Clock_100MHz:my_pll\|Clock_100MHz_0002:clock_100mhz_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 447 global CLKCTRL_G4 " "Clock_100MHz:my_pll\|Clock_100MHz_0002:clock_100mhz_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 447 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1551295623100 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk1~inputCLKENA0 523 global CLKCTRL_G6 " "clk1~inputCLKENA0 with 523 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1551295623100 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "reset_not~inputCLKENA0 961 global CLKCTRL_G7 " "reset_not~inputCLKENA0 with 961 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1551295623100 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1551295623100 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1551295623100 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver reset_not~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver reset_not~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad reset_not PIN_U7 " "Refclk input I/O pad reset_not is placed onto PIN_U7" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1551295623100 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1551295623100 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1551295623100 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551295623101 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1551295623177 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1551295623181 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1551295623183 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1551295623189 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1551295623189 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1551295623192 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1551295623224 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1551295623227 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1551295623227 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551295623278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1551295625809 ""}
{ "Info" "ISTA_SDC_FOUND" "C:/Users/ahmadosamarady/Desktop/time.sdc " "Reading SDC File: 'C:/Users/ahmadosamarady/Desktop/time.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1551295626499 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1551295626504 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1551295626504 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1551295626504 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551295626702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551295626702 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551295626702 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1551295626702 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1551295626755 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1551295626755 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1551295626756 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551295626757 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551295626757 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000         clk1 " "  20.000         clk1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551295626757 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551295626757 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1551295626757 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1551295626757 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551295627412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1551295627476 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1551295628794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551295628794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1551295630374 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "99.17 " "Router is attempting to preserve 99.17 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1551295632595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "E:/asic/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1551295633450 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1551295633450 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551295634398 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.98 " "Total time spent on timing analysis during the Fitter is 1.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1551295637366 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1551295638312 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1551295638517 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/asic/output_files/Wi_max_top_wrapper.fit.smsg " "Generated suppressed messages file E:/asic/output_files/Wi_max_top_wrapper.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1551295639599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2022 " "Peak virtual memory: 2022 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551295646749 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 27 21:27:26 2019 " "Processing ended: Wed Feb 27 21:27:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551295646749 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551295646749 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551295646749 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1551295646749 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1551295649032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551295649054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 27 21:27:28 2019 " "Processing started: Wed Feb 27 21:27:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551295649054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1551295649054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Wi_max_top_wrapper -c Wi_max_top_wrapper " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Wi_max_top_wrapper -c Wi_max_top_wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1551295649054 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "platform/V/img_index.qip " "Tcl Script File platform/V/img_index.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE platform/V/img_index.qip " "set_global_assignment -name QIP_FILE platform/V/img_index.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1551295649269 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1551295649269 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "platform/V/img_data.qip " "Tcl Script File platform/V/img_data.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE platform/V/img_data.qip " "set_global_assignment -name QIP_FILE platform/V/img_data.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1551295649269 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1551295649269 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "platform/V/vga_pll.qip " "Tcl Script File platform/V/vga_pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE platform/V/vga_pll.qip " "set_global_assignment -name QIP_FILE platform/V/vga_pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1551295649269 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1551295649269 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "V/vga_pll.sip " "Tcl Script File V/vga_pll.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE V/vga_pll.sip " "set_global_assignment -name SIP_FILE V/vga_pll.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1551295649269 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1551295649269 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1551295650442 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1551295654990 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 5 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "699 " "Peak virtual memory: 699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551295711126 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 27 21:28:31 2019 " "Processing ended: Wed Feb 27 21:28:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551295711126 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551295711126 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551295711126 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1551295711126 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1551295714077 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "platform/V/img_index.qip " "Tcl Script File platform/V/img_index.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE platform/V/img_index.qip " "set_global_assignment -name QIP_FILE platform/V/img_index.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1551295714843 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1551295714843 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "platform/V/img_data.qip " "Tcl Script File platform/V/img_data.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE platform/V/img_data.qip " "set_global_assignment -name QIP_FILE platform/V/img_data.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1551295714843 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1551295714843 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "platform/V/vga_pll.qip " "Tcl Script File platform/V/vga_pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE platform/V/vga_pll.qip " "set_global_assignment -name QIP_FILE platform/V/vga_pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1551295714843 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1551295714843 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "V/vga_pll.sip " "Tcl Script File V/vga_pll.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE V/vga_pll.sip " "set_global_assignment -name SIP_FILE V/vga_pll.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1551295714843 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1551295714843 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1551295715037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551295715047 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 27 21:28:34 2019 " "Processing started: Wed Feb 27 21:28:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551295715047 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295715047 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Wi_max_top_wrapper -c Wi_max_top_wrapper " "Command: quartus_sta Wi_max_top_wrapper -c Wi_max_top_wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295715048 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1551295715174 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295716466 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295716466 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295716508 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295716508 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295716603 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295718345 ""}
{ "Info" "ISTA_SDC_FOUND" "C:/Users/ahmadosamarady/Desktop/time.sdc " "Reading SDC File: 'C:/Users/ahmadosamarady/Desktop/time.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295720496 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1551295720502 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1551295720502 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295720502 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551295720693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551295720693 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551295720693 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295720693 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295720697 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295720698 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1551295720699 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1551295720907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.187 " "Worst-case setup slack is 2.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295721261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295721261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.187               0.000 clk1  " "    2.187               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295721261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.146               0.000 my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.146               0.000 my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295721261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295721261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.332 " "Worst-case hold slack is 0.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295721482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295721482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 clk1  " "    0.332               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295721482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.409               0.000 my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295721482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295721482 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295721623 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295721764 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295721909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295721909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295721909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.289               0.000 my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.289               0.000 my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295721909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.358               0.000 clk1  " "    9.358               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295721909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295721909 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1551295722072 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295722157 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295723292 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551295725605 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551295725605 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551295725605 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295725605 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295725626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.347 " "Worst-case setup slack is 2.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295725925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295725925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.347               0.000 clk1  " "    2.347               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295725925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.479               0.000 my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.479               0.000 my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295725925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295725925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295726071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295726071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.186               0.000 my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295726071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 clk1  " "    0.315               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295726071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295726071 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295726213 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295726390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295726580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295726580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295726580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.189               0.000 my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.189               0.000 my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295726580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.220               0.000 clk1  " "    9.220               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295726580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295726580 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1551295726744 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295727267 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295728423 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551295729050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551295729050 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551295729050 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295729050 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295729051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.620 " "Worst-case setup slack is 5.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295729187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295729187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.620               0.000 my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.620               0.000 my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295729187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.096               0.000 clk1  " "    6.096               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295729187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295729187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295729366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295729366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 clk1  " "    0.174               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295729366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.178               0.000 my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295729366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295729366 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295729498 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295729632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295729762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295729762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295729762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.542               0.000 my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.542               0.000 my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295729762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.399               0.000 clk1  " "    9.399               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295729762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295729762 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1551295729949 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295730653 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295731833 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551295732427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551295732427 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1551295732427 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295732427 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295732428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.314 " "Worst-case setup slack is 6.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295732575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295732575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.314               0.000 my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.314               0.000 my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295732575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.333               0.000 clk1  " "    6.333               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295732575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295732575 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295732727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295732727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.077               0.000 my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295732727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 clk1  " "    0.156               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295732727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295732727 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295732890 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295733031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295733169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295733169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295733169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.538               0.000 my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.538               0.000 my_pll\|clock_100mhz_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295733169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.402               0.000 clk1  " "    9.402               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551295733169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295733169 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295741394 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295741400 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "959 " "Peak virtual memory: 959 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551295743141 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 27 21:29:03 2019 " "Processing ended: Wed Feb 27 21:29:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551295743141 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551295743141 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551295743141 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295743141 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551295751983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551295752003 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 27 21:29:11 2019 " "Processing started: Wed Feb 27 21:29:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551295752003 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1551295752003 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Wi_max_top_wrapper -c Wi_max_top_wrapper " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Wi_max_top_wrapper -c Wi_max_top_wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1551295752003 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "platform/V/img_index.qip " "Tcl Script File platform/V/img_index.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE platform/V/img_index.qip " "set_global_assignment -name QIP_FILE platform/V/img_index.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1551295752339 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1551295752339 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "platform/V/img_data.qip " "Tcl Script File platform/V/img_data.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE platform/V/img_data.qip " "set_global_assignment -name QIP_FILE platform/V/img_data.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1551295752339 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1551295752339 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "platform/V/vga_pll.qip " "Tcl Script File platform/V/vga_pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE platform/V/vga_pll.qip " "set_global_assignment -name QIP_FILE platform/V/vga_pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1551295752339 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1551295752339 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "V/vga_pll.sip " "Tcl Script File V/vga_pll.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE V/vga_pll.sip " "set_global_assignment -name SIP_FILE V/vga_pll.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1551295752339 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1551295752339 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1551295753704 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1551295753762 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Wi_max_top_wrapper.vho E:/asic/simulation/modelsim/ simulation " "Generated file Wi_max_top_wrapper.vho in folder \"E:/asic/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1551295764074 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 6 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "664 " "Peak virtual memory: 664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551295765145 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 27 21:29:25 2019 " "Processing ended: Wed Feb 27 21:29:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551295765145 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551295765145 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551295765145 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1551295765145 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Rapid Recompile 0 s 45 s " "Quartus Prime Rapid Recompile was successful. 0 errors, 45 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1551295766497 ""}
