#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Aug  4 01:22:50 2020
# Process ID: 19362
# Current directory: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/CN
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/CN/top.vds
# Journal file: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/CN/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/s1820419/Xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1522.086 ; gain = 40.688 ; free physical = 3839 ; free virtual = 115275
Command: synth_design -top top -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19689 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2514.238 ; gain = 0.000 ; free physical = 3645 ; free virtual = 115081
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/top.v:22]
INFO: [Synth 8-6157] synthesizing module 'clock_domain_wrapper' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/hdl/clock_domain_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'clock_domain' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/synth/clock_domain.v:13]
INFO: [Synth 8-6157] synthesizing module 'clock_domain_clk_wiz_0_0' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/CN/.Xil/Vivado-19362-lmpcc/realtime/clock_domain_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock_domain_clk_wiz_0_0' (1#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/CN/.Xil/Vivado-19362-lmpcc/realtime/clock_domain_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock_domain' (2#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/synth/clock_domain.v:13]
INFO: [Synth 8-6155] done synthesizing module 'clock_domain_wrapper' (3#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/hdl/clock_domain_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'sym_cn_lut_in' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_in.v:1]
INFO: [Synth 8-6157] synthesizing module 'sym_cn_rank' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_rank.v:1]
INFO: [Synth 8-6157] synthesizing module 'sym_cn_lut' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAM64M' [/home/s1820419/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70643]
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'RAM64M' (4#1) [/home/s1820419/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:70643]
INFO: [Synth 8-6155] done synthesizing module 'sym_cn_lut' (5#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sym_cn_rank' (6#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_rank.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sym_cn_lut_in' (7#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_in.v:1]
INFO: [Synth 8-6157] synthesizing module 'sym_cn_lut_internal' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sym_cn_lut_internal' (8#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_internal.v:1]
INFO: [Synth 8-6157] synthesizing module 'sym_cn_lut_out' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sym_cn_lut_out' (9#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/sym_cn_lut_out.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (10#1) [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/new/top.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2571.938 ; gain = 57.699 ; free physical = 3670 ; free virtual = 115106
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2574.906 ; gain = 60.668 ; free physical = 3664 ; free virtual = 115101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2574.906 ; gain = 60.668 ; free physical = 3664 ; free virtual = 115101
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2585.812 ; gain = 0.000 ; free physical = 3657 ; free virtual = 115094
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0_in_context.xdc] for cell 'system_clock/clock_domain_i/clk_wiz_0'
Finished Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0_in_context.xdc] for cell 'system_clock/clock_domain_i/clk_wiz_0'
Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1122]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1123]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1124]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1125]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1126]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1127]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1128]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1129]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1130]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1131]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1132]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1133]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1134]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1135]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1136]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1137]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1138]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1139]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1140]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1141]
WARNING: [Vivado 12-508] No pins matched 'system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1'. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc:1142]
Finished Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/CN/dont_touch.xdc]
Finished Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/CN/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.625 ; gain = 0.000 ; free physical = 3489 ; free virtual = 114926
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2749.625 ; gain = 0.000 ; free physical = 3489 ; free virtual = 114926
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2749.625 ; gain = 235.387 ; free physical = 3637 ; free virtual = 115074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2749.625 ; gain = 235.387 ; free physical = 3637 ; free virtual = 115074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK_300_N. (constraint file  /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_300_N. (constraint file  /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for CLK_300_P. (constraint file  /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK_300_P. (constraint file  /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0_in_context.xdc, line 7).
Applied set_property DONT_TOUCH = true for system_clock/clock_domain_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_clock/clock_domain_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2749.625 ; gain = 235.387 ; free physical = 3641 ; free virtual = 115077
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2749.625 ; gain = 235.387 ; free physical = 3633 ; free virtual = 115070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	                3 Bit    Registers := 48    
	                1 Bit    Registers := 40    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 40    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sym_cn_lut 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sym_cn_rank 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_in 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
Module sym_cn_lut_internal 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sym_cn_lut_out 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'm0/y1_pipe0_D_reg[1]' (FD) to 'm0/y1_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'm0/y1_pipe0_D_reg[2]' (FD) to 'm0/y1_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'm0/y0_pipe0_D_reg[0]' (FD) to 'm0/y0_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'm0/y0_pipe0_D_reg[1]' (FD) to 'm0/y0_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'm0/y0_pipe0_D_reg[2]' (FD) to 'm0/y0_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'm0/y1_pipe0_C_reg[1]' (FD) to 'm0/y1_pipe0_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'm0/y1_pipe0_C_reg[2]' (FD) to 'm0/y1_pipe0_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'm0/y0_pipe0_C_reg[0]' (FD) to 'm0/y0_pipe0_B_reg[0]'
INFO: [Synth 8-3886] merging instance 'm0/y0_pipe0_C_reg[1]' (FD) to 'm0/y0_pipe0_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'm0/y0_pipe0_C_reg[2]' (FD) to 'm0/y0_pipe0_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'm0/y1_pipe0_B_reg[1]' (FD) to 'm0/y1_pipe0_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'm0/y1_pipe0_B_reg[2]' (FD) to 'm0/y1_pipe0_A_reg[2]'
INFO: [Synth 8-3886] merging instance 'm0/y0_pipe0_B_reg[0]' (FD) to 'm0/y0_pipe0_A_reg[0]'
INFO: [Synth 8-3886] merging instance 'm0/y0_pipe0_B_reg[1]' (FD) to 'm0/y0_pipe0_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'm0/y0_pipe0_B_reg[2]' (FD) to 'm0/y0_pipe0_A_reg[2]'
INFO: [Synth 8-3886] merging instance 'm0/y1_pipe0_D_reg[0]' (FD) to 'm0/y1_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'm0/y1_pipe0_C_reg[0]' (FD) to 'm0/y1_pipe0_B_reg[0]'
INFO: [Synth 8-3886] merging instance 'm0/y1_pipe0_B_reg[0]' (FD) to 'm0/y1_pipe0_A_reg[0]'
INFO: [Synth 8-3886] merging instance 'm1/y1_pipe0_D_reg[1]' (FD) to 'm1/y1_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'm1/y1_pipe0_D_reg[2]' (FD) to 'm1/y1_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'm1/y1_pipe0_C_reg[1]' (FD) to 'm1/y1_pipe0_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'm1/y1_pipe0_C_reg[2]' (FD) to 'm1/y1_pipe0_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'm1/y1_pipe0_B_reg[1]' (FD) to 'm1/y1_pipe0_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'm1/y1_pipe0_B_reg[2]' (FD) to 'm1/y1_pipe0_A_reg[2]'
INFO: [Synth 8-3886] merging instance 'm0/msb_pipe0_D_reg' (FD) to 'm0/msb_pipe0_C_reg'
INFO: [Synth 8-3886] merging instance 'm0/msb_pipe0_C_reg' (FD) to 'm0/msb_pipe0_B_reg'
INFO: [Synth 8-3886] merging instance 'm0/msb_pipe0_B_reg' (FD) to 'm0/msb_pipe0_A_reg'
INFO: [Synth 8-3886] merging instance 'm1/y1_pipe0_D_reg[0]' (FD) to 'm1/y1_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'm1/y1_pipe0_C_reg[0]' (FD) to 'm1/y1_pipe0_B_reg[0]'
INFO: [Synth 8-3886] merging instance 'm1/y1_pipe0_B_reg[0]' (FD) to 'm1/y1_pipe0_A_reg[0]'
INFO: [Synth 8-3886] merging instance 'm0/msb_pipe1_D_reg' (FD) to 'm0/msb_pipe1_B_reg'
INFO: [Synth 8-3886] merging instance 'm0/msb_pipe1_C_reg' (FD) to 'm0/msb_pipe1_B_reg'
INFO: [Synth 8-3886] merging instance 'm0/msb_pipe1_B_reg' (FD) to 'm0/msb_pipe1_A_reg'
INFO: [Synth 8-3886] merging instance 'm2/y1_pipe0_D_reg[1]' (FD) to 'm2/y1_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'm2/y1_pipe0_D_reg[2]' (FD) to 'm2/y1_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'm2/y1_pipe0_C_reg[1]' (FD) to 'm2/y1_pipe0_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'm2/y1_pipe0_C_reg[2]' (FD) to 'm2/y1_pipe0_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'm2/y1_pipe0_B_reg[1]' (FD) to 'm2/y1_pipe0_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'm2/y1_pipe0_B_reg[2]' (FD) to 'm2/y1_pipe0_A_reg[2]'
INFO: [Synth 8-3886] merging instance 'm2/y1_pipe0_D_reg[0]' (FD) to 'm2/y1_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'm2/y1_pipe0_C_reg[0]' (FD) to 'm2/y1_pipe0_B_reg[0]'
INFO: [Synth 8-3886] merging instance 'm2/y1_pipe0_B_reg[0]' (FD) to 'm2/y1_pipe0_A_reg[0]'
INFO: [Synth 8-3886] merging instance 'm3/y1_pipe0_D_reg[1]' (FD) to 'm3/y1_pipe0_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'm3/y1_pipe0_D_reg[2]' (FD) to 'm3/y1_pipe0_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'm3/y1_pipe0_C_reg[1]' (FD) to 'm3/y1_pipe0_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'm3/y1_pipe0_C_reg[2]' (FD) to 'm3/y1_pipe0_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'm3/y1_pipe0_B_reg[1]' (FD) to 'm3/y1_pipe0_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'm3/y1_pipe0_B_reg[2]' (FD) to 'm3/y1_pipe0_A_reg[2]'
INFO: [Synth 8-3886] merging instance 'm3/y1_pipe0_D_reg[0]' (FD) to 'm3/y1_pipe0_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'm3/y1_pipe0_C_reg[0]' (FD) to 'm3/y1_pipe0_B_reg[0]'
INFO: [Synth 8-3886] merging instance 'm3/y1_pipe0_B_reg[0]' (FD) to 'm3/y1_pipe0_A_reg[0]'
INFO: [Synth 8-3886] merging instance 'm1/msb_pipe0_D_reg' (FD) to 'm1/msb_pipe0_C_reg'
INFO: [Synth 8-3886] merging instance 'm1/msb_pipe0_C_reg' (FD) to 'm1/msb_pipe0_B_reg'
INFO: [Synth 8-3886] merging instance 'm1/msb_pipe0_B_reg' (FD) to 'm1/msb_pipe0_A_reg'
INFO: [Synth 8-3886] merging instance 'm1/msb_pipe1_D_reg' (FD) to 'm1/msb_pipe1_B_reg'
INFO: [Synth 8-3886] merging instance 'm1/msb_pipe1_C_reg' (FD) to 'm1/msb_pipe1_B_reg'
INFO: [Synth 8-3886] merging instance 'm1/msb_pipe1_B_reg' (FD) to 'm1/msb_pipe1_A_reg'
INFO: [Synth 8-3886] merging instance 'm2/msb_pipe0_D_reg' (FD) to 'm2/msb_pipe0_C_reg'
INFO: [Synth 8-3886] merging instance 'm2/msb_pipe0_C_reg' (FD) to 'm2/msb_pipe0_B_reg'
INFO: [Synth 8-3886] merging instance 'm2/msb_pipe0_B_reg' (FD) to 'm2/msb_pipe0_A_reg'
INFO: [Synth 8-3886] merging instance 'm2/msb_pipe1_D_reg' (FD) to 'm2/msb_pipe1_B_reg'
INFO: [Synth 8-3886] merging instance 'm2/msb_pipe1_C_reg' (FD) to 'm2/msb_pipe1_B_reg'
INFO: [Synth 8-3886] merging instance 'm2/msb_pipe1_B_reg' (FD) to 'm2/msb_pipe1_A_reg'
INFO: [Synth 8-3886] merging instance 'm3/msb_pipe0_D_reg' (FD) to 'm3/msb_pipe0_C_reg'
INFO: [Synth 8-3886] merging instance 'm3/msb_pipe0_C_reg' (FD) to 'm3/msb_pipe0_B_reg'
INFO: [Synth 8-3886] merging instance 'm3/msb_pipe0_B_reg' (FD) to 'm3/msb_pipe0_A_reg'
INFO: [Synth 8-3886] merging instance 'm3/msb_pipe1_D_reg' (FD) to 'm3/msb_pipe1_B_reg'
INFO: [Synth 8-3886] merging instance 'm3/msb_pipe1_C_reg' (FD) to 'm3/msb_pipe1_B_reg'
INFO: [Synth 8-3886] merging instance 'm3/msb_pipe1_B_reg' (FD) to 'm3/msb_pipe1_A_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 2749.625 ; gain = 235.387 ; free physical = 3619 ; free virtual = 115059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:20 . Memory (MB): peak = 3201.211 ; gain = 686.973 ; free physical = 2926 ; free virtual = 114378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:20 . Memory (MB): peak = 3211.227 ; gain = 696.988 ; free physical = 2924 ; free virtual = 114376
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:20 . Memory (MB): peak = 3211.227 ; gain = 696.988 ; free physical = 2922 ; free virtual = 114375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop m0/OutD_pipe1_reg[0] is being inverted and renamed to m0/OutD_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop m0/OutD_pipe1_reg[1] is being inverted and renamed to m0/OutD_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop m0/OutD_pipe1_reg[2] is being inverted and renamed to m0/OutD_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop m0/OutA_pipe1_reg[0] is being inverted and renamed to m0/OutA_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop m0/OutA_pipe1_reg[1] is being inverted and renamed to m0/OutA_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop m0/OutA_pipe1_reg[2] is being inverted and renamed to m0/OutA_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop m0/OutB_pipe1_reg[0] is being inverted and renamed to m0/OutB_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop m0/OutB_pipe1_reg[1] is being inverted and renamed to m0/OutB_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop m0/OutB_pipe1_reg[2] is being inverted and renamed to m0/OutB_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop m0/OutC_pipe1_reg[0] is being inverted and renamed to m0/OutC_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop m0/OutC_pipe1_reg[1] is being inverted and renamed to m0/OutC_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop m0/OutC_pipe1_reg[2] is being inverted and renamed to m0/OutC_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop m1/OutD_pipe1_reg[0] is being inverted and renamed to m1/OutD_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop m1/OutD_pipe1_reg[1] is being inverted and renamed to m1/OutD_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop m1/OutD_pipe1_reg[2] is being inverted and renamed to m1/OutD_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop m1/OutA_pipe1_reg[0] is being inverted and renamed to m1/OutA_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop m1/OutA_pipe1_reg[1] is being inverted and renamed to m1/OutA_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop m1/OutA_pipe1_reg[2] is being inverted and renamed to m1/OutA_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop m1/OutB_pipe1_reg[0] is being inverted and renamed to m1/OutB_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop m1/OutB_pipe1_reg[1] is being inverted and renamed to m1/OutB_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop m1/OutB_pipe1_reg[2] is being inverted and renamed to m1/OutB_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop m1/OutC_pipe1_reg[0] is being inverted and renamed to m1/OutC_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop m1/OutC_pipe1_reg[1] is being inverted and renamed to m1/OutC_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop m1/OutC_pipe1_reg[2] is being inverted and renamed to m1/OutC_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop m2/OutD_pipe1_reg[0] is being inverted and renamed to m2/OutD_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop m2/OutD_pipe1_reg[1] is being inverted and renamed to m2/OutD_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop m2/OutD_pipe1_reg[2] is being inverted and renamed to m2/OutD_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop m2/OutA_pipe1_reg[0] is being inverted and renamed to m2/OutA_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop m2/OutA_pipe1_reg[1] is being inverted and renamed to m2/OutA_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop m2/OutA_pipe1_reg[2] is being inverted and renamed to m2/OutA_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop m2/OutB_pipe1_reg[0] is being inverted and renamed to m2/OutB_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop m2/OutB_pipe1_reg[1] is being inverted and renamed to m2/OutB_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop m2/OutB_pipe1_reg[2] is being inverted and renamed to m2/OutB_pipe1_reg[2]_inv.
INFO: [Synth 8-5365] Flop m2/OutC_pipe1_reg[0] is being inverted and renamed to m2/OutC_pipe1_reg[0]_inv.
INFO: [Synth 8-5365] Flop m2/OutC_pipe1_reg[1] is being inverted and renamed to m2/OutC_pipe1_reg[1]_inv.
INFO: [Synth 8-5365] Flop m2/OutC_pipe1_reg[2] is being inverted and renamed to m2/OutC_pipe1_reg[2]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:01:24 . Memory (MB): peak = 3227.070 ; gain = 712.832 ; free physical = 2924 ; free virtual = 114376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:01:24 . Memory (MB): peak = 3227.070 ; gain = 712.832 ; free physical = 2924 ; free virtual = 114377
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:01:24 . Memory (MB): peak = 3227.070 ; gain = 712.832 ; free physical = 2923 ; free virtual = 114376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:01:24 . Memory (MB): peak = 3227.070 ; gain = 712.832 ; free physical = 2923 ; free virtual = 114376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:01:24 . Memory (MB): peak = 3227.070 ; gain = 712.832 ; free physical = 2923 ; free virtual = 114376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:01:24 . Memory (MB): peak = 3227.070 ; gain = 712.832 ; free physical = 2923 ; free virtual = 114376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |clock_domain_clk_wiz_0_0 |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |clock_domain_clk_wiz_0_0 |     1|
|2     |BUFG                     |     1|
|3     |LUT1                     |     1|
|4     |LUT2                     |    33|
|5     |LUT3                     |    72|
|6     |RAM64M                   |    24|
|7     |FDRE                     |   115|
|8     |IBUF                     |    35|
|9     |OBUF                     |    17|
+------+-------------------------+------+

Report Instance Areas: 
+------+-------------------+----------------------+------+
|      |Instance           |Module                |Cells |
+------+-------------------+----------------------+------+
|1     |top                |                      |   301|
|2     |  m0               |sym_cn_lut_in         |    54|
|3     |    rank_m         |sym_cn_rank_8         |    24|
|4     |      bank0        |sym_cn_lut_9          |     9|
|5     |      bank1        |sym_cn_lut_10         |     3|
|6     |  m1               |sym_cn_lut_internal   |    59|
|7     |    rank_m         |sym_cn_rank_5         |    24|
|8     |      bank0        |sym_cn_lut_6          |     9|
|9     |      bank1        |sym_cn_lut_7          |     3|
|10    |  m2               |sym_cn_lut_internal_0 |    59|
|11    |    rank_m         |sym_cn_rank_2         |    24|
|12    |      bank0        |sym_cn_lut_3          |     9|
|13    |      bank1        |sym_cn_lut_4          |     3|
|14    |  m3               |sym_cn_lut_out        |    70|
|15    |    rank_m         |sym_cn_rank           |    24|
|16    |      bank0        |sym_cn_lut            |     9|
|17    |      bank1        |sym_cn_lut_1          |     3|
|18    |  system_clock     |clock_domain_wrapper  |     6|
|19    |    clock_domain_i |clock_domain          |     3|
+------+-------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:01:24 . Memory (MB): peak = 3227.070 ; gain = 712.832 ; free physical = 2923 ; free virtual = 114376
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:01:12 . Memory (MB): peak = 3227.070 ; gain = 538.113 ; free physical = 2962 ; free virtual = 114415
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:01:24 . Memory (MB): peak = 3227.078 ; gain = 712.832 ; free physical = 2964 ; free virtual = 114416
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3230.039 ; gain = 0.000 ; free physical = 3007 ; free virtual = 114459
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3289.805 ; gain = 0.000 ; free physical = 2970 ; free virtual = 114423
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 35 instances
  RAM64M => RAM64M (RAMD64E(x4)): 24 instances

INFO: [Common 17-83] Releasing license: Synthesis
143 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:48 . Memory (MB): peak = 3289.805 ; gain = 1767.719 ; free physical = 3065 ; free virtual = 114518
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3289.805 ; gain = 0.000 ; free physical = 3065 ; free virtual = 114518
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/CN/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug  4 01:24:55 2020...
