#:C0     
#Xilinx FPGA Editor Command Log File
#Editor Version:
#:V   NT M2.1 P.20131013
#Current Working Directory:
#:D   C:\BlifParser3\xdlFileCreated
#Date/Time:
#:T   Sun Aug 03 17:10:27 2014
#------------------------------
	#Reading C:\BlifParser3\xdlFileCreated\HelloWorld.ncd...
	#Loading device for application Rf_Device from file '6slx45.nph' in environment F:\Xilinix\14.7\ISE_DS\ISE\.
	#   "HelloWorld" is an NCD, version 3.2, device xc6slx45, package csg324, speed -3
	#Design creation date: 2014.08.03.12.40.05
	#Building chip graphics...
	#Loading speed info...
	#1
select -k comp 'test'
	#2
unselect comp 'test'
	#3
select -k comp 'test_FINAL_OUTPUT'
	#4
unselect -all
	#5
select comp 'test_FINAL_OUTPUT'
	#comp "test_FINAL_OUTPUT",  site "F3",  bonded type = IOB,  pad name = PAD332,  pin name = F3  (RPM grid X1Y344)
	#6
unselect -all
	#7
select comp 'test_FINAL_OUTPUT'
	#comp "test_FINAL_OUTPUT",  site "F3",  bonded type = IOB,  pad name = PAD332,  pin name = F3  (RPM grid X1Y344)
	#8
post block
	#9
post open
