# Verilog
![image](https://github.com/user-attachments/assets/f0ef83bb-f136-406c-9509-ab09a33ea217)


This is collection of some of many verilog design code with testbenches \
Click on [Project](Projects) 


![image](https://github.com/user-attachments/assets/93364e84-5c28-4498-96c7-7327b9a65749)
